Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Jul 19 11:57:10 2025
| Host         : Genshin-Impact running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file looongson_remote_top_timing_summary_routed.rpt -pb looongson_remote_top_timing_summary_routed.pb -rpx looongson_remote_top_timing_summary_routed.rpx -warn_on_violation
| Design       : looongson_remote_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           49          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.563        0.000                      0                  816        0.120        0.000                      0                  816        7.000        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk_11M0592         {0.000 45.211}     90.422          11.059          
clk_50M             {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 10.000}     20.000          50.000          
  cpu_clk_clk_pll   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                               7.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                   17.845        0.000                       0                     3  
  cpu_clk_clk_pll         6.563        0.000                      0                  816        0.120        0.000                      0                  816        8.750        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clkfbout_clk_pll                    
(none)            cpu_clk_clk_pll                     
(none)                              cpu_clk_clk_pll   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y3  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y3  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  soc_lites/pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y3  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y3  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y3  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 soc_lites/cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        13.052ns  (logic 3.425ns (26.240%)  route 9.627ns (73.760%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT5=1 LUT6=5 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 17.885 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.510ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.832    -2.510    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.456    -2.054 r  soc_lites/cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.935    -0.119    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/A0
    SLICE_X2Y161         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     0.005 f  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/SP/O
                         net (fo=4, routed)           0.818     0.823    soc_lites/cpu/u_regfile/spo[28]
    SLICE_X3Y162         LUT6 (Prop_lut6_I3_O)        0.124     0.947 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16/O
                         net (fo=3, routed)           0.711     1.658    soc_lites/cpu/u_regfile/bbstub_spo[27]
    SLICE_X4Y163         LUT6 (Prop_lut6_I4_O)        0.124     1.782 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.860     2.642    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X4Y163         LUT3 (Prop_lut3_I1_O)        0.152     2.794 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.468     4.261    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRA0
    SLICE_X6Y168         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     4.619 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.827     5.447    soc_lites/cpu/u_regfile/rdata20[12]
    SLICE_X7Y166         LUT6 (Prop_lut6_I5_O)        0.328     5.775 r  soc_lites/cpu/u_regfile/alu_result_carry__2_i_8/O
                         net (fo=1, routed)           0.000     5.775    soc_lites/cpu/u_regfile_n_91
    SLICE_X7Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  soc_lites/cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.307    soc_lites/cpu/alu_result_carry__2_n_0
    SLICE_X7Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  soc_lites/cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.421    soc_lites/cpu/alu_result_carry__3_n_0
    SLICE_X7Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.535 r  soc_lites/cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.535    soc_lites/cpu/alu_result_carry__4_n_0
    SLICE_X7Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  soc_lites/cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.649    soc_lites/cpu/alu_result_carry__5_n_0
    SLICE_X7Y170         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.983 f  soc_lites/cpu/alu_result_carry__6/O[1]
                         net (fo=2, routed)           0.571     7.554    soc_lites/cpu/u_regfile/cpu_data_addr[29]
    SLICE_X5Y168         LUT6 (Prop_lut6_I1_O)        0.303     7.857 f  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.449     8.306    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_n_0
    SLICE_X6Y166         LUT5 (Prop_lut5_I4_O)        0.124     8.430 f  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=9, routed)           1.271     9.701    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_0
    SLICE_X8Y163         LUT6 (Prop_lut6_I3_O)        0.124     9.825 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.717    10.542    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    17.885    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.420    17.465    
                         clock uncertainty           -0.111    17.354    
    SLICE_X2Y163         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.105    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 soc_lites/cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.897ns  (logic 3.425ns (26.557%)  route 9.472ns (73.443%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT5=1 LUT6=5 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 17.884 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.510ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.832    -2.510    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.456    -2.054 r  soc_lites/cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.935    -0.119    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/A0
    SLICE_X2Y161         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     0.005 f  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/SP/O
                         net (fo=4, routed)           0.818     0.823    soc_lites/cpu/u_regfile/spo[28]
    SLICE_X3Y162         LUT6 (Prop_lut6_I3_O)        0.124     0.947 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16/O
                         net (fo=3, routed)           0.711     1.658    soc_lites/cpu/u_regfile/bbstub_spo[27]
    SLICE_X4Y163         LUT6 (Prop_lut6_I4_O)        0.124     1.782 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.860     2.642    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X4Y163         LUT3 (Prop_lut3_I1_O)        0.152     2.794 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.468     4.261    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRA0
    SLICE_X6Y168         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     4.619 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.827     5.447    soc_lites/cpu/u_regfile/rdata20[12]
    SLICE_X7Y166         LUT6 (Prop_lut6_I5_O)        0.328     5.775 r  soc_lites/cpu/u_regfile/alu_result_carry__2_i_8/O
                         net (fo=1, routed)           0.000     5.775    soc_lites/cpu/u_regfile_n_91
    SLICE_X7Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  soc_lites/cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.307    soc_lites/cpu/alu_result_carry__2_n_0
    SLICE_X7Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  soc_lites/cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.421    soc_lites/cpu/alu_result_carry__3_n_0
    SLICE_X7Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.535 r  soc_lites/cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.535    soc_lites/cpu/alu_result_carry__4_n_0
    SLICE_X7Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  soc_lites/cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.649    soc_lites/cpu/alu_result_carry__5_n_0
    SLICE_X7Y170         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.983 f  soc_lites/cpu/alu_result_carry__6/O[1]
                         net (fo=2, routed)           0.571     7.554    soc_lites/cpu/u_regfile/cpu_data_addr[29]
    SLICE_X5Y168         LUT6 (Prop_lut6_I1_O)        0.303     7.857 f  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.449     8.306    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_n_0
    SLICE_X6Y166         LUT5 (Prop_lut5_I4_O)        0.124     8.430 f  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_13/O
                         net (fo=9, routed)           1.271     9.701    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_17_0
    SLICE_X8Y163         LUT6 (Prop_lut6_I3_O)        0.124     9.825 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.561    10.387    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.713    17.884    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.434    17.450    
                         clock uncertainty           -0.111    17.339    
    SLICE_X6Y163         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.090    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.090    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 soc_lites/cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 3.407ns (26.484%)  route 9.457ns (73.516%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 17.885 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.510ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.832    -2.510    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.456    -2.054 r  soc_lites/cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.935    -0.119    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/A0
    SLICE_X2Y161         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     0.005 f  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/SP/O
                         net (fo=4, routed)           0.818     0.823    soc_lites/cpu/u_regfile/spo[28]
    SLICE_X3Y162         LUT6 (Prop_lut6_I3_O)        0.124     0.947 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16/O
                         net (fo=3, routed)           0.711     1.658    soc_lites/cpu/u_regfile/bbstub_spo[27]
    SLICE_X4Y163         LUT6 (Prop_lut6_I4_O)        0.124     1.782 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.860     2.642    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X4Y163         LUT3 (Prop_lut3_I1_O)        0.152     2.794 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.468     4.261    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRA0
    SLICE_X6Y168         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     4.619 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.827     5.447    soc_lites/cpu/u_regfile/rdata20[12]
    SLICE_X7Y166         LUT6 (Prop_lut6_I5_O)        0.328     5.775 r  soc_lites/cpu/u_regfile/alu_result_carry__2_i_8/O
                         net (fo=1, routed)           0.000     5.775    soc_lites/cpu/u_regfile_n_91
    SLICE_X7Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  soc_lites/cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.307    soc_lites/cpu/alu_result_carry__2_n_0
    SLICE_X7Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  soc_lites/cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.421    soc_lites/cpu/alu_result_carry__3_n_0
    SLICE_X7Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.535 r  soc_lites/cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.535    soc_lites/cpu/alu_result_carry__4_n_0
    SLICE_X7Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  soc_lites/cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.649    soc_lites/cpu/alu_result_carry__5_n_0
    SLICE_X7Y170         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.962 f  soc_lites/cpu/alu_result_carry__6/O[3]
                         net (fo=2, routed)           0.817     7.779    soc_lites/cpu/u_regfile/cpu_data_addr[31]
    SLICE_X5Y169         LUT4 (Prop_lut4_I0_O)        0.306     8.085 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.485     8.570    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X5Y168         LUT5 (Prop_lut5_I4_O)        0.124     8.694 f  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=9, routed)           0.736     9.429    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_0
    SLICE_X5Y163         LUT6 (Prop_lut6_I4_O)        0.124     9.553 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.801    10.354    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    17.885    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.420    17.465    
                         clock uncertainty           -0.111    17.354    
    SLICE_X2Y163         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.096    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.096    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  6.742    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 soc_lites/cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.720ns  (logic 2.826ns (22.216%)  route 9.894ns (77.784%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=6 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 17.885 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.510ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.832    -2.510    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.456    -2.054 r  soc_lites/cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.935    -0.119    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/A0
    SLICE_X2Y161         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     0.005 f  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/SP/O
                         net (fo=4, routed)           0.818     0.823    soc_lites/cpu/u_regfile/spo[28]
    SLICE_X3Y162         LUT6 (Prop_lut6_I3_O)        0.124     0.947 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16/O
                         net (fo=3, routed)           0.711     1.658    soc_lites/cpu/u_regfile/bbstub_spo[27]
    SLICE_X4Y163         LUT6 (Prop_lut6_I4_O)        0.124     1.782 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.860     2.642    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X4Y163         LUT3 (Prop_lut3_I1_O)        0.152     2.794 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.468     4.261    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRA0
    SLICE_X6Y168         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     4.619 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.827     5.447    soc_lites/cpu/u_regfile/rdata20[12]
    SLICE_X7Y166         LUT6 (Prop_lut6_I5_O)        0.328     5.775 r  soc_lites/cpu/u_regfile/alu_result_carry__2_i_8/O
                         net (fo=1, routed)           0.000     5.775    soc_lites/cpu/u_regfile_n_91
    SLICE_X7Y166         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.381 f  soc_lites/cpu/alu_result_carry__2/O[3]
                         net (fo=2, routed)           0.657     7.038    soc_lites/cpu/u_regfile/cpu_data_addr[15]
    SLICE_X6Y166         LUT6 (Prop_lut6_I4_O)        0.306     7.344 f  soc_lites/cpu/u_regfile/led_data[15]_i_3/O
                         net (fo=2, routed)           0.645     7.988    soc_lites/cpu/u_regfile/alu_result_carry__2
    SLICE_X5Y166         LUT6 (Prop_lut6_I0_O)        0.124     8.112 f  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=8, routed)           1.462     9.574    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_12_n_0
    SLICE_X7Y161         LUT6 (Prop_lut6_I2_O)        0.124     9.698 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.512    10.210    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    17.885    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.420    17.465    
                         clock uncertainty           -0.111    17.354    
    SLICE_X2Y163         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.126    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.126    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 soc_lites/cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.759ns  (logic 3.407ns (26.702%)  route 9.352ns (73.298%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 17.884 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.510ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.832    -2.510    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.456    -2.054 r  soc_lites/cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.935    -0.119    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/A0
    SLICE_X2Y161         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     0.005 f  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/SP/O
                         net (fo=4, routed)           0.818     0.823    soc_lites/cpu/u_regfile/spo[28]
    SLICE_X3Y162         LUT6 (Prop_lut6_I3_O)        0.124     0.947 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16/O
                         net (fo=3, routed)           0.711     1.658    soc_lites/cpu/u_regfile/bbstub_spo[27]
    SLICE_X4Y163         LUT6 (Prop_lut6_I4_O)        0.124     1.782 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.860     2.642    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X4Y163         LUT3 (Prop_lut3_I1_O)        0.152     2.794 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.468     4.261    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRA0
    SLICE_X6Y168         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     4.619 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.827     5.447    soc_lites/cpu/u_regfile/rdata20[12]
    SLICE_X7Y166         LUT6 (Prop_lut6_I5_O)        0.328     5.775 r  soc_lites/cpu/u_regfile/alu_result_carry__2_i_8/O
                         net (fo=1, routed)           0.000     5.775    soc_lites/cpu/u_regfile_n_91
    SLICE_X7Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  soc_lites/cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.307    soc_lites/cpu/alu_result_carry__2_n_0
    SLICE_X7Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  soc_lites/cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.421    soc_lites/cpu/alu_result_carry__3_n_0
    SLICE_X7Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.535 r  soc_lites/cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.535    soc_lites/cpu/alu_result_carry__4_n_0
    SLICE_X7Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  soc_lites/cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.649    soc_lites/cpu/alu_result_carry__5_n_0
    SLICE_X7Y170         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.962 f  soc_lites/cpu/alu_result_carry__6/O[3]
                         net (fo=2, routed)           0.817     7.779    soc_lites/cpu/u_regfile/cpu_data_addr[31]
    SLICE_X5Y169         LUT4 (Prop_lut4_I0_O)        0.306     8.085 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.485     8.570    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X5Y168         LUT5 (Prop_lut5_I4_O)        0.124     8.694 f  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=9, routed)           0.843     9.537    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_0
    SLICE_X8Y165         LUT6 (Prop_lut6_I4_O)        0.124     9.661 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.589    10.249    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X6Y164         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.713    17.884    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y164         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.434    17.450    
                         clock uncertainty           -0.111    17.339    
    SLICE_X6Y164         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.178    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 soc_lites/cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.746ns  (logic 3.407ns (26.730%)  route 9.339ns (73.270%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 17.883 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.510ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.832    -2.510    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.456    -2.054 r  soc_lites/cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.935    -0.119    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/A0
    SLICE_X2Y161         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     0.005 f  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/SP/O
                         net (fo=4, routed)           0.818     0.823    soc_lites/cpu/u_regfile/spo[28]
    SLICE_X3Y162         LUT6 (Prop_lut6_I3_O)        0.124     0.947 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16/O
                         net (fo=3, routed)           0.711     1.658    soc_lites/cpu/u_regfile/bbstub_spo[27]
    SLICE_X4Y163         LUT6 (Prop_lut6_I4_O)        0.124     1.782 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.860     2.642    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X4Y163         LUT3 (Prop_lut3_I1_O)        0.152     2.794 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.468     4.261    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRA0
    SLICE_X6Y168         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     4.619 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.827     5.447    soc_lites/cpu/u_regfile/rdata20[12]
    SLICE_X7Y166         LUT6 (Prop_lut6_I5_O)        0.328     5.775 r  soc_lites/cpu/u_regfile/alu_result_carry__2_i_8/O
                         net (fo=1, routed)           0.000     5.775    soc_lites/cpu/u_regfile_n_91
    SLICE_X7Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  soc_lites/cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.307    soc_lites/cpu/alu_result_carry__2_n_0
    SLICE_X7Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  soc_lites/cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.421    soc_lites/cpu/alu_result_carry__3_n_0
    SLICE_X7Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.535 r  soc_lites/cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.535    soc_lites/cpu/alu_result_carry__4_n_0
    SLICE_X7Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  soc_lites/cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.649    soc_lites/cpu/alu_result_carry__5_n_0
    SLICE_X7Y170         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.962 f  soc_lites/cpu/alu_result_carry__6/O[3]
                         net (fo=2, routed)           0.817     7.779    soc_lites/cpu/u_regfile/cpu_data_addr[31]
    SLICE_X5Y169         LUT4 (Prop_lut4_I0_O)        0.306     8.085 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.485     8.570    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X5Y168         LUT5 (Prop_lut5_I4_O)        0.124     8.694 f  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=9, routed)           0.843     9.537    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_0
    SLICE_X8Y165         LUT6 (Prop_lut6_I4_O)        0.124     9.661 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.576    10.236    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X6Y165         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.712    17.883    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y165         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.434    17.449    
                         clock uncertainty           -0.111    17.338    
    SLICE_X6Y165         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.177    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.177    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.956ns  (required time - arrival time)
  Source:                 soc_lites/cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.723ns  (logic 3.407ns (26.779%)  route 9.316ns (73.221%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 17.885 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.510ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.832    -2.510    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.456    -2.054 r  soc_lites/cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.935    -0.119    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/A0
    SLICE_X2Y161         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     0.005 f  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/SP/O
                         net (fo=4, routed)           0.818     0.823    soc_lites/cpu/u_regfile/spo[28]
    SLICE_X3Y162         LUT6 (Prop_lut6_I3_O)        0.124     0.947 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16/O
                         net (fo=3, routed)           0.711     1.658    soc_lites/cpu/u_regfile/bbstub_spo[27]
    SLICE_X4Y163         LUT6 (Prop_lut6_I4_O)        0.124     1.782 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.860     2.642    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X4Y163         LUT3 (Prop_lut3_I1_O)        0.152     2.794 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.468     4.261    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRA0
    SLICE_X6Y168         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     4.619 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.827     5.447    soc_lites/cpu/u_regfile/rdata20[12]
    SLICE_X7Y166         LUT6 (Prop_lut6_I5_O)        0.328     5.775 r  soc_lites/cpu/u_regfile/alu_result_carry__2_i_8/O
                         net (fo=1, routed)           0.000     5.775    soc_lites/cpu/u_regfile_n_91
    SLICE_X7Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  soc_lites/cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.307    soc_lites/cpu/alu_result_carry__2_n_0
    SLICE_X7Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  soc_lites/cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.421    soc_lites/cpu/alu_result_carry__3_n_0
    SLICE_X7Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.535 r  soc_lites/cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.535    soc_lites/cpu/alu_result_carry__4_n_0
    SLICE_X7Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  soc_lites/cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.649    soc_lites/cpu/alu_result_carry__5_n_0
    SLICE_X7Y170         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.962 f  soc_lites/cpu/alu_result_carry__6/O[3]
                         net (fo=2, routed)           0.817     7.779    soc_lites/cpu/u_regfile/cpu_data_addr[31]
    SLICE_X5Y169         LUT4 (Prop_lut4_I0_O)        0.306     8.085 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.485     8.570    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X5Y168         LUT5 (Prop_lut5_I4_O)        0.124     8.694 f  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=9, routed)           0.805     9.499    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_0
    SLICE_X8Y163         LUT6 (Prop_lut6_I4_O)        0.124     9.623 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.590    10.213    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    17.885    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.420    17.465    
                         clock uncertainty           -0.111    17.354    
    SLICE_X2Y163         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.169    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         17.169    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  6.956    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 soc_lites/cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 3.407ns (26.841%)  route 9.286ns (73.159%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 17.885 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.510ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.832    -2.510    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.456    -2.054 r  soc_lites/cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.935    -0.119    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/A0
    SLICE_X2Y161         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     0.005 f  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/SP/O
                         net (fo=4, routed)           0.818     0.823    soc_lites/cpu/u_regfile/spo[28]
    SLICE_X3Y162         LUT6 (Prop_lut6_I3_O)        0.124     0.947 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16/O
                         net (fo=3, routed)           0.711     1.658    soc_lites/cpu/u_regfile/bbstub_spo[27]
    SLICE_X4Y163         LUT6 (Prop_lut6_I4_O)        0.124     1.782 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.860     2.642    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X4Y163         LUT3 (Prop_lut3_I1_O)        0.152     2.794 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.468     4.261    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRA0
    SLICE_X6Y168         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     4.619 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.827     5.447    soc_lites/cpu/u_regfile/rdata20[12]
    SLICE_X7Y166         LUT6 (Prop_lut6_I5_O)        0.328     5.775 r  soc_lites/cpu/u_regfile/alu_result_carry__2_i_8/O
                         net (fo=1, routed)           0.000     5.775    soc_lites/cpu/u_regfile_n_91
    SLICE_X7Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  soc_lites/cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.307    soc_lites/cpu/alu_result_carry__2_n_0
    SLICE_X7Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  soc_lites/cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.421    soc_lites/cpu/alu_result_carry__3_n_0
    SLICE_X7Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.535 r  soc_lites/cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.535    soc_lites/cpu/alu_result_carry__4_n_0
    SLICE_X7Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  soc_lites/cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.649    soc_lites/cpu/alu_result_carry__5_n_0
    SLICE_X7Y170         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.962 f  soc_lites/cpu/alu_result_carry__6/O[3]
                         net (fo=2, routed)           0.817     7.779    soc_lites/cpu/u_regfile/cpu_data_addr[31]
    SLICE_X5Y169         LUT4 (Prop_lut4_I0_O)        0.306     8.085 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.485     8.570    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X5Y168         LUT5 (Prop_lut5_I4_O)        0.124     8.694 f  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=9, routed)           0.778     9.472    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_0
    SLICE_X8Y163         LUT6 (Prop_lut6_I4_O)        0.124     9.596 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.588    10.183    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    17.885    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.420    17.465    
                         clock uncertainty           -0.111    17.354    
    SLICE_X2Y163         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    17.179    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         17.179    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 soc_lites/cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.569ns  (logic 3.407ns (27.107%)  route 9.162ns (72.893%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 17.884 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.510ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.832    -2.510    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.456    -2.054 r  soc_lites/cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.935    -0.119    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/A0
    SLICE_X2Y161         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     0.005 f  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/SP/O
                         net (fo=4, routed)           0.818     0.823    soc_lites/cpu/u_regfile/spo[28]
    SLICE_X3Y162         LUT6 (Prop_lut6_I3_O)        0.124     0.947 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16/O
                         net (fo=3, routed)           0.711     1.658    soc_lites/cpu/u_regfile/bbstub_spo[27]
    SLICE_X4Y163         LUT6 (Prop_lut6_I4_O)        0.124     1.782 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.860     2.642    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X4Y163         LUT3 (Prop_lut3_I1_O)        0.152     2.794 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.468     4.261    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRA0
    SLICE_X6Y168         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     4.619 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.827     5.447    soc_lites/cpu/u_regfile/rdata20[12]
    SLICE_X7Y166         LUT6 (Prop_lut6_I5_O)        0.328     5.775 r  soc_lites/cpu/u_regfile/alu_result_carry__2_i_8/O
                         net (fo=1, routed)           0.000     5.775    soc_lites/cpu/u_regfile_n_91
    SLICE_X7Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  soc_lites/cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.307    soc_lites/cpu/alu_result_carry__2_n_0
    SLICE_X7Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  soc_lites/cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.421    soc_lites/cpu/alu_result_carry__3_n_0
    SLICE_X7Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.535 r  soc_lites/cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.535    soc_lites/cpu/alu_result_carry__4_n_0
    SLICE_X7Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  soc_lites/cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.649    soc_lites/cpu/alu_result_carry__5_n_0
    SLICE_X7Y170         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.962 f  soc_lites/cpu/alu_result_carry__6/O[3]
                         net (fo=2, routed)           0.817     7.779    soc_lites/cpu/u_regfile/cpu_data_addr[31]
    SLICE_X5Y169         LUT4 (Prop_lut4_I0_O)        0.306     8.085 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.485     8.570    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X5Y168         LUT5 (Prop_lut5_I4_O)        0.124     8.694 f  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=9, routed)           0.662     9.356    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_0
    SLICE_X8Y164         LUT6 (Prop_lut6_I4_O)        0.124     9.480 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.579    10.059    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X6Y164         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.713    17.884    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y164         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.434    17.450    
                         clock uncertainty           -0.111    17.339    
    SLICE_X6Y164         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.081    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.081    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 soc_lites/cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.555ns  (logic 3.407ns (27.136%)  route 9.148ns (72.864%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 17.883 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.510ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.832    -2.510    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.456    -2.054 r  soc_lites/cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.935    -0.119    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/A0
    SLICE_X2Y161         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     0.005 f  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_28_28/SP/O
                         net (fo=4, routed)           0.818     0.823    soc_lites/cpu/u_regfile/spo[28]
    SLICE_X3Y162         LUT6 (Prop_lut6_I3_O)        0.124     0.947 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16/O
                         net (fo=3, routed)           0.711     1.658    soc_lites/cpu/u_regfile/bbstub_spo[27]
    SLICE_X4Y163         LUT6 (Prop_lut6_I4_O)        0.124     1.782 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.860     2.642    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X4Y163         LUT3 (Prop_lut3_I1_O)        0.152     2.794 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          1.468     4.261    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRA0
    SLICE_X6Y168         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     4.619 r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.827     5.447    soc_lites/cpu/u_regfile/rdata20[12]
    SLICE_X7Y166         LUT6 (Prop_lut6_I5_O)        0.328     5.775 r  soc_lites/cpu/u_regfile/alu_result_carry__2_i_8/O
                         net (fo=1, routed)           0.000     5.775    soc_lites/cpu/u_regfile_n_91
    SLICE_X7Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  soc_lites/cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.307    soc_lites/cpu/alu_result_carry__2_n_0
    SLICE_X7Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  soc_lites/cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.421    soc_lites/cpu/alu_result_carry__3_n_0
    SLICE_X7Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.535 r  soc_lites/cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.535    soc_lites/cpu/alu_result_carry__4_n_0
    SLICE_X7Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  soc_lites/cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.649    soc_lites/cpu/alu_result_carry__5_n_0
    SLICE_X7Y170         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.962 f  soc_lites/cpu/alu_result_carry__6/O[3]
                         net (fo=2, routed)           0.817     7.779    soc_lites/cpu/u_regfile/cpu_data_addr[31]
    SLICE_X5Y169         LUT4 (Prop_lut4_I0_O)        0.306     8.085 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.485     8.570    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X5Y168         LUT5 (Prop_lut5_I4_O)        0.124     8.694 f  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=9, routed)           0.662     9.356    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_0
    SLICE_X8Y164         LUT6 (Prop_lut6_I4_O)        0.124     9.480 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.566    10.045    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X6Y165         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.712    17.883    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y165         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.434    17.449    
                         clock uncertainty           -0.111    17.338    
    SLICE_X6Y165         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.080    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  7.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 soc_lites/cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.861%)  route 0.302ns (68.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.647    -0.616    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.141    -0.475 r  soc_lites/cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.302    -0.173    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/A1
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/WCLK
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/CLK
                         clock pessimism             -0.213    -0.602    
    SLICE_X2Y165         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.293    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 soc_lites/cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.861%)  route 0.302ns (68.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.647    -0.616    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.141    -0.475 r  soc_lites/cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.302    -0.173    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/A1
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/WCLK
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/CLK
                         clock pessimism             -0.213    -0.602    
    SLICE_X2Y165         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.293    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 soc_lites/cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.861%)  route 0.302ns (68.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.647    -0.616    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.141    -0.475 r  soc_lites/cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.302    -0.173    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/A1
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/WCLK
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/CLK
                         clock pessimism             -0.213    -0.602    
    SLICE_X2Y165         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.293    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 soc_lites/cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.861%)  route 0.302ns (68.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.647    -0.616    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.141    -0.475 r  soc_lites/cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.302    -0.173    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/A1
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/WCLK
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/CLK
                         clock pessimism             -0.213    -0.602    
    SLICE_X2Y165         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.293    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 soc_lites/cpu/pc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.101%)  route 0.250ns (63.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.647    -0.616    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.141    -0.475 r  soc_lites/cpu/pc_reg[4]/Q
                         net (fo=34, routed)          0.250    -0.225    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/A2
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/WCLK
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/CLK
                         clock pessimism             -0.213    -0.602    
    SLICE_X2Y165         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.348    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 soc_lites/cpu/pc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.101%)  route 0.250ns (63.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.647    -0.616    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.141    -0.475 r  soc_lites/cpu/pc_reg[4]/Q
                         net (fo=34, routed)          0.250    -0.225    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/A2
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/WCLK
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/CLK
                         clock pessimism             -0.213    -0.602    
    SLICE_X2Y165         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.348    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 soc_lites/cpu/pc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.101%)  route 0.250ns (63.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.647    -0.616    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.141    -0.475 r  soc_lites/cpu/pc_reg[4]/Q
                         net (fo=34, routed)          0.250    -0.225    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/A2
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/WCLK
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/CLK
                         clock pessimism             -0.213    -0.602    
    SLICE_X2Y165         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.348    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 soc_lites/cpu/pc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.101%)  route 0.250ns (63.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.647    -0.616    soc_lites/cpu/cpu_clk
    SLICE_X3Y164         FDSE                                         r  soc_lites/cpu/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDSE (Prop_fdse_C_Q)         0.141    -0.475 r  soc_lites/cpu/pc_reg[4]/Q
                         net (fo=34, routed)          0.250    -0.225    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/A2
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/WCLK
    SLICE_X2Y165         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/CLK
                         clock pessimism             -0.213    -0.602    
    SLICE_X2Y165         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.348    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 soc_lites/cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.889%)  route 0.241ns (63.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.647    -0.616    soc_lites/cpu/cpu_clk
    SLICE_X3Y165         FDSE                                         r  soc_lites/cpu/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDSE (Prop_fdse_C_Q)         0.141    -0.475 r  soc_lites/cpu/pc_reg[5]/Q
                         net (fo=34, routed)          0.241    -0.234    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/A3
    SLICE_X2Y164         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.920    -0.388    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/WCLK
    SLICE_X2Y164         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.213    -0.601    
    SLICE_X2Y164         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.361    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 soc_lites/cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.889%)  route 0.241ns (63.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.647    -0.616    soc_lites/cpu/cpu_clk
    SLICE_X3Y165         FDSE                                         r  soc_lites/cpu/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDSE (Prop_fdse_C_Q)         0.141    -0.475 r  soc_lites/cpu/pc_reg[5]/Q
                         net (fo=34, routed)          0.241    -0.234    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/A3
    SLICE_X2Y164         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.920    -0.388    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/WCLK
    SLICE_X2Y164         RAMS32                                       r  soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP/CLK
                         clock pessimism             -0.213    -0.601    
    SLICE_X2Y164         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.361    soc_lites/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  soc_lites/pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y3  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X2Y167    soc_lites/cpu_resetn_reg_inv/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X3Y164    soc_lites/cpu/pc_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X3Y164    soc_lites/cpu/pc_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X3Y164    soc_lites/cpu/pc_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X3Y165    soc_lites/cpu/pc_reg[5]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X3Y165    soc_lites/cpu/pc_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X2Y167    soc_lites/cpu/reset_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X3Y164    soc_lites/cpu/valid_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y163    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.519ns  (logic 0.029ns (1.909%)  route 1.490ns (98.091%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                     10.000    10.000 f  
    K21                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419    10.419 f  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.847     8.053 f  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.611     8.663    soc_lites/pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.692 f  soc_lites/pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.880     9.572    soc_lites/pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV                                    f  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.498ns  (logic 0.091ns (2.602%)  route 3.407ns (97.398%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.248    -5.674 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.755    -3.919    soc_lites/pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lites/pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.652    -2.177    soc_lites/pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV                                    r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.958ns  (logic 4.023ns (50.552%)  route 3.935ns (49.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.828    -2.514    soc_lites/u_confreg/cpu_clk
    SLICE_X0Y167         FDRE                                         r  soc_lites/u_confreg/led_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.456    -2.058 r  soc_lites/u_confreg/led_data_reg[11]/Q
                         net (fo=1, routed)           3.935     1.877    leds_OBUF[11]
    A18                  OBUF (Prop_obuf_I_O)         3.567     5.444 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.444    leds[11]
    A18                                                               r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.573ns  (logic 4.019ns (53.067%)  route 3.554ns (46.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.826    -2.516    soc_lites/u_confreg/cpu_clk
    SLICE_X0Y168         FDRE                                         r  soc_lites/u_confreg/led_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_fdre_C_Q)         0.456    -2.060 r  soc_lites/u_confreg/led_data_reg[15]/Q
                         net (fo=1, routed)           3.554     1.494    leds_OBUF[15]
    B20                  OBUF (Prop_obuf_I_O)         3.563     5.057 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.057    leds[15]
    B20                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.492ns  (logic 3.998ns (53.356%)  route 3.495ns (46.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.828    -2.514    soc_lites/u_confreg/cpu_clk
    SLICE_X1Y167         FDRE                                         r  soc_lites/u_confreg/led_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDRE (Prop_fdre_C_Q)         0.456    -2.058 r  soc_lites/u_confreg/led_data_reg[6]/Q
                         net (fo=1, routed)           3.495     1.437    leds_OBUF[6]
    E20                  OBUF (Prop_obuf_I_O)         3.542     4.978 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.978    leds[6]
    E20                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.437ns  (logic 4.155ns (55.866%)  route 3.282ns (44.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.828    -2.514    soc_lites/u_confreg/cpu_clk
    SLICE_X1Y167         FDRE                                         r  soc_lites/u_confreg/led_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDRE (Prop_fdre_C_Q)         0.419    -2.095 r  soc_lites/u_confreg/led_data_reg[8]/Q
                         net (fo=1, routed)           3.282     1.187    leds_OBUF[8]
    C23                  OBUF (Prop_obuf_I_O)         3.736     4.923 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.923    leds[8]
    C23                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.381ns  (logic 4.019ns (54.447%)  route 3.362ns (45.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.826    -2.516    soc_lites/u_confreg/cpu_clk
    SLICE_X0Y168         FDRE                                         r  soc_lites/u_confreg/led_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_fdre_C_Q)         0.456    -2.060 r  soc_lites/u_confreg/led_data_reg[14]/Q
                         net (fo=1, routed)           3.362     1.302    leds_OBUF[14]
    A20                  OBUF (Prop_obuf_I_O)         3.563     4.865 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.865    leds[14]
    A20                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 4.009ns (54.711%)  route 3.319ns (45.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.828    -2.514    soc_lites/u_confreg/cpu_clk
    SLICE_X1Y167         FDRE                                         r  soc_lites/u_confreg/led_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDRE (Prop_fdre_C_Q)         0.456    -2.058 r  soc_lites/u_confreg/led_data_reg[5]/Q
                         net (fo=1, routed)           3.319     1.261    leds_OBUF[5]
    C21                  OBUF (Prop_obuf_I_O)         3.553     4.814 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.814    leds[5]
    C21                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 4.173ns (57.036%)  route 3.144ns (42.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.828    -2.514    soc_lites/u_confreg/cpu_clk
    SLICE_X1Y167         FDRE                                         r  soc_lites/u_confreg/led_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDRE (Prop_fdre_C_Q)         0.419    -2.095 r  soc_lites/u_confreg/led_data_reg[9]/Q
                         net (fo=1, routed)           3.144     1.049    leds_OBUF[9]
    A23                  OBUF (Prop_obuf_I_O)         3.754     4.803 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.803    leds[9]
    A23                                                               r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.271ns  (logic 4.003ns (55.055%)  route 3.268ns (44.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.828    -2.514    soc_lites/u_confreg/cpu_clk
    SLICE_X0Y167         FDRE                                         r  soc_lites/u_confreg/led_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.456    -2.058 r  soc_lites/u_confreg/led_data_reg[10]/Q
                         net (fo=1, routed)           3.268     1.210    leds_OBUF[10]
    D21                  OBUF (Prop_obuf_I_O)         3.547     4.757 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.757    leds[10]
    D21                                                               r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.239ns  (logic 4.028ns (55.645%)  route 3.211ns (44.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.828    -2.514    soc_lites/u_confreg/cpu_clk
    SLICE_X1Y167         FDRE                                         r  soc_lites/u_confreg/led_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDRE (Prop_fdre_C_Q)         0.456    -2.058 r  soc_lites/u_confreg/led_data_reg[7]/Q
                         net (fo=1, routed)           3.211     1.153    leds_OBUF[7]
    B22                  OBUF (Prop_obuf_I_O)         3.572     4.725 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.725    leds[7]
    B22                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.154ns  (logic 4.027ns (56.285%)  route 3.127ns (43.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.826    -2.516    soc_lites/u_confreg/cpu_clk
    SLICE_X0Y168         FDRE                                         r  soc_lites/u_confreg/led_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_fdre_C_Q)         0.456    -2.060 r  soc_lites/u_confreg/led_data_reg[13]/Q
                         net (fo=1, routed)           3.127     1.067    leds_OBUF[13]
    A22                  OBUF (Prop_obuf_I_O)         3.571     4.638 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.638    leds[13]
    A22                                                               r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.404ns (64.547%)  route 0.771ns (35.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.645    -0.618    soc_lites/u_confreg/cpu_clk
    SLICE_X1Y167         FDRE                                         r  soc_lites/u_confreg/led_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_lites/u_confreg/led_data_reg[4]/Q
                         net (fo=1, routed)           0.771     0.294    leds_OBUF[4]
    C22                  OBUF (Prop_obuf_I_O)         1.263     1.557 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.557    leds[4]
    C22                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.384ns (61.895%)  route 0.852ns (38.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.644    -0.619    soc_lites/u_confreg/cpu_clk
    SLICE_X0Y168         FDRE                                         r  soc_lites/u_confreg/led_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  soc_lites/u_confreg/led_data_reg[12]/Q
                         net (fo=1, routed)           0.852     0.374    leds_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.243     1.617 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.617    leds[12]
    D20                                                               r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.416ns (62.173%)  route 0.862ns (37.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.645    -0.618    soc_lites/u_confreg/cpu_clk
    SLICE_X0Y167         FDRE                                         r  soc_lites/u_confreg/led_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_lites/u_confreg/led_data_reg[0]/Q
                         net (fo=1, routed)           0.862     0.385    leds_OBUF[0]
    B24                  OBUF (Prop_obuf_I_O)         1.275     1.660 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.660    leds[0]
    B24                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.383ns (60.074%)  route 0.919ns (39.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.644    -0.619    soc_lites/u_confreg/cpu_clk
    SLICE_X1Y168         FDRE                                         r  soc_lites/u_confreg/led_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  soc_lites/u_confreg/led_data_reg[1]/Q
                         net (fo=1, routed)           0.919     0.441    leds_OBUF[1]
    E21                  OBUF (Prop_obuf_I_O)         1.242     1.683 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.683    leds[1]
    E21                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.428ns (61.981%)  route 0.876ns (38.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.644    -0.619    soc_lites/u_confreg/cpu_clk
    SLICE_X1Y168         FDRE                                         r  soc_lites/u_confreg/led_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  soc_lites/u_confreg/led_data_reg[2]/Q
                         net (fo=1, routed)           0.876     0.398    leds_OBUF[2]
    A24                  OBUF (Prop_obuf_I_O)         1.287     1.685 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.685    leds[2]
    A24                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.404ns (60.029%)  route 0.935ns (39.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.645    -0.618    soc_lites/u_confreg/cpu_clk
    SLICE_X0Y167         FDRE                                         r  soc_lites/u_confreg/led_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_lites/u_confreg/led_data_reg[3]/Q
                         net (fo=1, routed)           0.935     0.458    leds_OBUF[3]
    D23                  OBUF (Prop_obuf_I_O)         1.263     1.720 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.720    leds[3]
    D23                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.412ns (59.444%)  route 0.963ns (40.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.644    -0.619    soc_lites/u_confreg/cpu_clk
    SLICE_X0Y168         FDRE                                         r  soc_lites/u_confreg/led_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y168         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  soc_lites/u_confreg/led_data_reg[13]/Q
                         net (fo=1, routed)           0.963     0.485    leds_OBUF[13]
    A22                  OBUF (Prop_obuf_I_O)         1.271     1.757 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.757    leds[13]
    A22                                                               r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.414ns (59.134%)  route 0.977ns (40.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.645    -0.618    soc_lites/u_confreg/cpu_clk
    SLICE_X1Y167         FDRE                                         r  soc_lites/u_confreg/led_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_lites/u_confreg/led_data_reg[7]/Q
                         net (fo=1, routed)           0.977     0.500    leds_OBUF[7]
    B22                  OBUF (Prop_obuf_I_O)         1.273     1.773 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.773    leds[7]
    B22                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.389ns (57.464%)  route 1.028ns (42.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.645    -0.618    soc_lites/u_confreg/cpu_clk
    SLICE_X0Y167         FDRE                                         r  soc_lites/u_confreg/led_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  soc_lites/u_confreg/led_data_reg[10]/Q
                         net (fo=1, routed)           1.028     0.551    leds_OBUF[10]
    D21                  OBUF (Prop_obuf_I_O)         1.248     1.799 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.799    leds[10]
    D21                                                               r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/u_confreg/led_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.464ns (60.398%)  route 0.960ns (39.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.645    -0.618    soc_lites/u_confreg/cpu_clk
    SLICE_X1Y167         FDRE                                         r  soc_lites/u_confreg/led_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  soc_lites/u_confreg/led_data_reg[9]/Q
                         net (fo=1, routed)           0.960     0.470    leds_OBUF[9]
    A23                  OBUF (Prop_obuf_I_O)         1.336     1.805 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.805    leds[9]
    A23                                                               r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dip_sw[0]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.474ns  (logic 1.619ns (19.107%)  route 6.854ns (80.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  dip_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[0]_inst/O
                         net (fo=1, routed)           6.344     7.839    soc_lites/cpu/u_regfile/dip_sw_IBUF[0]
    SLICE_X7Y161         LUT6 (Prop_lut6_I5_O)        0.124     7.963 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.511     8.474    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -2.115    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 dip_sw[0]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.306ns  (logic 1.619ns (19.494%)  route 6.687ns (80.506%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  dip_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[0]_inst/O
                         net (fo=1, routed)           6.344     7.839    soc_lites/cpu/u_regfile/dip_sw_IBUF[0]
    SLICE_X7Y161         LUT6 (Prop_lut6_I5_O)        0.124     7.963 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.343     8.306    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.713    -2.116    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 dip_sw[3]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.223ns  (logic 1.628ns (19.801%)  route 6.595ns (80.199%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  dip_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[3]
    P1                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  dip_sw_IBUF[3]_inst/O
                         net (fo=1, routed)           6.083     7.587    soc_lites/cpu/u_regfile/dip_sw_IBUF[3]
    SLICE_X7Y161         LUT6 (Prop_lut6_I5_O)        0.124     7.711 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.512     8.223    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -2.115    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/cpu_resetn_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.188ns  (logic 1.480ns (18.080%)  route 6.707ns (81.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_btn_IBUF_inst/O
                         net (fo=1, routed)           6.707     8.188    soc_lites/reset_btn_IBUF
    SLICE_X2Y167         FDRE                                         r  soc_lites/cpu_resetn_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.711    -2.118    soc_lites/cpu_clk
    SLICE_X2Y167         FDRE                                         r  soc_lites/cpu_resetn_reg_inv/C

Slack:                    inf
  Source:                 dip_sw[4]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.178ns  (logic 1.612ns (19.715%)  route 6.565ns (80.285%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  dip_sw[4] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[4]
    P4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  dip_sw_IBUF[4]_inst/O
                         net (fo=1, routed)           5.978     7.466    soc_lites/cpu/u_regfile/dip_sw_IBUF[4]
    SLICE_X8Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.590 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.588     8.178    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -2.115    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/CLK

Slack:                    inf
  Source:                 dip_sw[2]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.163ns  (logic 1.619ns (19.835%)  route 6.544ns (80.165%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  dip_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[2]
    M2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[2]_inst/O
                         net (fo=1, routed)           5.954     7.449    soc_lites/cpu/u_regfile/dip_sw_IBUF[2]
    SLICE_X8Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.573 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.590     8.163    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -2.115    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/CLK

Slack:                    inf
  Source:                 dip_sw[3]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.055ns  (logic 1.628ns (20.214%)  route 6.427ns (79.786%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  dip_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[3]
    P1                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  dip_sw_IBUF[3]_inst/O
                         net (fo=1, routed)           6.083     7.587    soc_lites/cpu/u_regfile/dip_sw_IBUF[3]
    SLICE_X7Y161         LUT6 (Prop_lut6_I5_O)        0.124     7.711 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.344     8.055    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.713    -2.116    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 dip_sw[1]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.040ns  (logic 1.622ns (20.172%)  route 6.418ns (79.828%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  dip_sw[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[1]
    J3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  dip_sw_IBUF[1]_inst/O
                         net (fo=1, routed)           5.617     7.115    soc_lites/cpu/u_regfile/dip_sw_IBUF[1]
    SLICE_X5Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.239 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.801     8.040    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -2.115    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 dip_sw[4]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.612ns (20.086%)  route 6.414ns (79.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  dip_sw[4] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[4]
    P4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  dip_sw_IBUF[4]_inst/O
                         net (fo=1, routed)           5.978     7.466    soc_lites/cpu/u_regfile/dip_sw_IBUF[4]
    SLICE_X8Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.590 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.437     8.027    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.713    -2.116    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK

Slack:                    inf
  Source:                 dip_sw[2]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.011ns  (logic 1.619ns (20.211%)  route 6.392ns (79.789%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  dip_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[2]
    M2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[2]_inst/O
                         net (fo=1, routed)           5.954     7.449    soc_lites/cpu/u_regfile/dip_sw_IBUF[2]
    SLICE_X8Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.573 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.438     8.011    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         1.713    -2.116    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.705ns  (logic 0.284ns (10.508%)  route 2.421ns (89.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    N6                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  dip_sw_IBUF[7]_inst/O
                         net (fo=1, routed)           2.167     2.406    soc_lites/cpu/u_regfile/dip_sw_IBUF[7]
    SLICE_X8Y164         LUT6 (Prop_lut6_I5_O)        0.045     2.451 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.254     2.705    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X6Y165         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.918    -0.390    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y165         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.720ns  (logic 0.284ns (10.448%)  route 2.436ns (89.552%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    N6                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  dip_sw_IBUF[7]_inst/O
                         net (fo=1, routed)           2.167     2.406    soc_lites/cpu/u_regfile/dip_sw_IBUF[7]
    SLICE_X8Y164         LUT6 (Prop_lut6_I5_O)        0.045     2.451 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.269     2.720    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X6Y164         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y164         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 dip_sw[5]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.746ns  (logic 0.283ns (10.319%)  route 2.463ns (89.681%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  dip_sw[5] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[5]
    L5                   IBUF (Prop_ibuf_I_O)         0.238     0.238 r  dip_sw_IBUF[5]_inst/O
                         net (fo=1, routed)           2.211     2.450    soc_lites/cpu/u_regfile/dip_sw_IBUF[5]
    SLICE_X8Y163         LUT6 (Prop_lut6_I5_O)        0.045     2.495 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.251     2.746    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 dip_sw[5]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.811ns  (logic 0.283ns (10.082%)  route 2.527ns (89.918%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  dip_sw[5] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[5]
    L5                   IBUF (Prop_ibuf_I_O)         0.238     0.238 r  dip_sw_IBUF[5]_inst/O
                         net (fo=1, routed)           2.211     2.450    soc_lites/cpu/u_regfile/dip_sw_IBUF[5]
    SLICE_X8Y163         LUT6 (Prop_lut6_I5_O)        0.045     2.495 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.316     2.811    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.920    -0.388    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 dip_sw[1]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.934ns  (logic 0.310ns (10.580%)  route 2.624ns (89.420%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  dip_sw[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[1]
    J3                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  dip_sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.510     2.776    soc_lites/cpu/u_regfile/dip_sw_IBUF[1]
    SLICE_X5Y163         LUT6 (Prop_lut6_I5_O)        0.045     2.821 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.114     2.934    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 dip_sw[6]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.985ns  (logic 0.301ns (10.075%)  route 2.684ns (89.925%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  dip_sw[6] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[6]
    L3                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  dip_sw_IBUF[6]_inst/O
                         net (fo=1, routed)           2.437     2.693    soc_lites/cpu/u_regfile/dip_sw_IBUF[6]
    SLICE_X8Y165         LUT6 (Prop_lut6_I5_O)        0.045     2.738 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.247     2.985    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X6Y164         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y164         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK

Slack:                    inf
  Source:                 dip_sw[6]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.987ns  (logic 0.301ns (10.069%)  route 2.686ns (89.931%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  dip_sw[6] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[6]
    L3                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  dip_sw_IBUF[6]_inst/O
                         net (fo=1, routed)           2.437     2.693    soc_lites/cpu/u_regfile/dip_sw_IBUF[6]
    SLICE_X8Y165         LUT6 (Prop_lut6_I5_O)        0.045     2.738 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.249     2.987    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X6Y165         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.918    -0.390    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y165         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK

Slack:                    inf
  Source:                 dip_sw[1]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.089ns  (logic 0.310ns (10.052%)  route 2.778ns (89.948%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  dip_sw[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[1]
    J3                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  dip_sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.510     2.776    soc_lites/cpu/u_regfile/dip_sw_IBUF[1]
    SLICE_X5Y163         LUT6 (Prop_lut6_I5_O)        0.045     2.821 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.268     3.089    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.920    -0.388    soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 dip_sw[4]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.186ns  (logic 0.301ns (9.445%)  route 2.885ns (90.555%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  dip_sw[4] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[4]
    P4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  dip_sw_IBUF[4]_inst/O
                         net (fo=1, routed)           2.673     2.929    soc_lites/cpu/u_regfile/dip_sw_IBUF[4]
    SLICE_X8Y163         LUT6 (Prop_lut6_I5_O)        0.045     2.974 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.213     3.186    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK

Slack:                    inf
  Source:                 dip_sw[2]
                            (input port)
  Destination:            soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.221ns  (logic 0.308ns (9.558%)  route 2.913ns (90.442%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  dip_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[2]
    M2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  dip_sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.700     2.963    soc_lites/cpu/u_regfile/dip_sw_IBUF[2]
    SLICE_X8Y163         LUT6 (Prop_lut6_I5_O)        0.045     3.008 r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.213     3.221    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lites/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lites/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lites/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lites/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lites/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lites/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=144, routed)         0.919    -0.389    soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y163         RAMD32                                       r  soc_lites/cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK





