Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Amin\Desktop\final\VGA_Display.vhd" into library work
Parsing entity <VGA_Display>.
Parsing architecture <Behavioral> of entity <vga_display>.
Parsing VHDL file "C:\Users\Amin\Desktop\final\VGA_Controller.vhd" into library work
Parsing entity <VGA_controller>.
Parsing architecture <Behavioral> of entity <vga_controller>.
Parsing VHDL file "C:\Users\Amin\Desktop\final\main.vhd" into library work
Parsing entity <main>.
Parsing architecture <main> of entity <main>.
WARNING:HDLCompiler:946 - "C:\Users\Amin\Desktop\final\main.vhd" Line 93: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Amin\Desktop\final\main.vhd" Line 103: Actual for formal port reset is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <main>) from library <work>.

Elaborating entity <VGA_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA_Display> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Amin\Desktop\final\VGA_Display.vhd" Line 24: Using initial value 430 for v1player since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Amin\Desktop\final\VGA_Display.vhd" Line 25: Using initial value 480 for v2player since it is never assigned
WARNING:HDLCompiler:92 - "C:\Users\Amin\Desktop\final\VGA_Display.vhd" Line 70: h1player should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Amin\Desktop\final\VGA_Display.vhd" Line 71: tirh1 should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\Amin\Desktop\final\VGA_Display.vhd" Line 97. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\Users\Amin\Desktop\final\VGA_Display.vhd" Line 43: Assignment to h_flag ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "C:\Users\Amin\Desktop\final\main.vhd" Line 158: lose should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\Amin\Desktop\final\main.vhd".
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <flag_key>.
    Found 1-bit register for signal <flag_key_0020>.
    Found 25-bit register for signal <counter>.
    Found 32-bit register for signal <timer_game>.
    Found 8-bit register for signal <Leds>.
    Found 8-bit register for signal <leds_signal>.
    Found 24-bit register for signal <timer_leds>.
    Found 8-bit register for signal <seg0>.
    Found 8-bit register for signal <seg3>.
    Found 8-bit register for signal <seg1>.
    Found 8-bit register for signal <seg2>.
    Found 4-bit register for signal <seg_selectors>.
    Found 32-bit register for signal <input_score>.
    Found 32-bit register for signal <input>.
    Found 13-bit register for signal <_v2>.
    Found 13-bit adder for signal <counter[12]_GND_5_o_add_0_OUT> created at line 118.
    Found 25-bit adder for signal <counter[24]_GND_5_o_add_6_OUT> created at line 142.
    Found 32-bit adder for signal <timer_game[31]_GND_5_o_add_8_OUT> created at line 148.
    Found 24-bit adder for signal <timer_leds[23]_GND_5_o_add_18_OUT> created at line 176.
    Found 32-bit subtractor for signal <score[31]_GND_5_o_sub_31_OUT<31:0>> created at line 223.
    Found 32-bit subtractor for signal <score[31]_GND_5_o_sub_33_OUT<31:0>> created at line 227.
    Found 32-bit subtractor for signal <score[31]_GND_5_o_sub_35_OUT<31:0>> created at line 231.
    Found 32-bit subtractor for signal <score[31]_GND_5_o_sub_37_OUT<31:0>> created at line 235.
    Found 32-bit subtractor for signal <score[31]_GND_5_o_sub_39_OUT<31:0>> created at line 239.
    Found 32-bit subtractor for signal <score[31]_GND_5_o_sub_41_OUT<31:0>> created at line 243.
    Found 32-bit subtractor for signal <score[31]_GND_5_o_sub_43_OUT<31:0>> created at line 247.
    Found 32-bit subtractor for signal <score[31]_GND_5_o_sub_45_OUT<31:0>> created at line 251.
    Found 32-bit subtractor for signal <score[31]_GND_5_o_sub_47_OUT<31:0>> created at line 255.
    Found 32-bit subtractor for signal <timer_game[31]_GND_5_o_sub_67_OUT<31:0>> created at line 264.
    Found 32-bit subtractor for signal <timer_game[31]_GND_5_o_sub_69_OUT<31:0>> created at line 268.
    Found 32-bit subtractor for signal <timer_game[31]_GND_5_o_sub_71_OUT<31:0>> created at line 272.
    Found 32-bit subtractor for signal <timer_game[31]_GND_5_o_sub_73_OUT<31:0>> created at line 276.
    Found 32-bit subtractor for signal <timer_game[31]_GND_5_o_sub_75_OUT<31:0>> created at line 280.
    Found 32-bit subtractor for signal <timer_game[31]_GND_5_o_sub_77_OUT<31:0>> created at line 284.
    Found 16x8-bit Read Only RAM for signal <_n0379>
    Found 16x8-bit Read Only RAM for signal <_n0399>
WARNING:Xst:737 - Found 1-bit latch for signal <flag_rst_0018>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator lessequal for signal <n0043> created at line 222
    Found 32-bit comparator lessequal for signal <n0046> created at line 226
    Found 32-bit comparator lessequal for signal <n0049> created at line 230
    Found 32-bit comparator lessequal for signal <n0052> created at line 234
    Found 32-bit comparator lessequal for signal <n0055> created at line 238
    Found 32-bit comparator lessequal for signal <n0058> created at line 242
    Found 32-bit comparator lessequal for signal <n0061> created at line 246
    Found 32-bit comparator lessequal for signal <n0064> created at line 250
    Found 32-bit comparator lessequal for signal <n0067> created at line 254
    Found 32-bit comparator lessequal for signal <n0088> created at line 263
    Found 32-bit comparator lessequal for signal <n0091> created at line 267
    Found 32-bit comparator lessequal for signal <n0094> created at line 271
    Found 32-bit comparator lessequal for signal <n0097> created at line 275
    Found 32-bit comparator lessequal for signal <n0100> created at line 279
    Found 32-bit comparator lessequal for signal <n0103> created at line 283
    Found 32-bit comparator lessequal for signal <n0129> created at line 300
    Summary:
	inferred   2 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 212 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred  16 Comparator(s).
	inferred  52 Multiplexer(s).
Unit <main> synthesized.

Synthesizing Unit <VGA_controller>.
    Related source file is "C:\Users\Amin\Desktop\final\VGA_Controller.vhd".
    Found 11-bit register for signal <CurrentVPos>.
    Found 11-bit register for signal <CurrentHPos>.
    Found 11-bit adder for signal <CurrentHPos[10]_GND_6_o_add_1_OUT> created at line 48.
    Found 11-bit adder for signal <CurrentVPos[10]_GND_6_o_add_3_OUT> created at line 51.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_20_OUT<10:0>> created at line 79.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_17_OUT<10:0>> created at line 76.
    Found 11-bit comparator greater for signal <CurrentHPos[10]_GND_6_o_LessThan_1_o> created at line 47
    Found 11-bit comparator greater for signal <CurrentVPos[10]_GND_6_o_LessThan_3_o> created at line 50
    Found 11-bit comparator lessequal for signal <CurrentHPos[10]_GND_6_o_LessThan_10_o> created at line 61
    Found 11-bit comparator lessequal for signal <CurrentVPos[10]_GND_6_o_LessThan_11_o> created at line 64
    Found 11-bit comparator lessequal for signal <n0012> created at line 67
    Found 11-bit comparator greater for signal <CurrentHPos[10]_GND_6_o_LessThan_13_o> created at line 67
    Found 11-bit comparator lessequal for signal <n0017> created at line 70
    Found 11-bit comparator greater for signal <CurrentVPos[10]_GND_6_o_LessThan_15_o> created at line 70
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <VGA_controller> synthesized.

Synthesizing Unit <VGA_Display>.
    Related source file is "C:\Users\Amin\Desktop\final\VGA_Display.vhd".
WARNING:Xst:647 - Input <BtnUp<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <start_flag>.
    Found 1-bit register for signal <flag_lose>.
    Found 32-bit register for signal <H2player>.
    Found 32-bit register for signal <counter>.
    Found 32-bit register for signal <count_score>.
    Found 32-bit register for signal <H1Thresh>.
    Found 32-bit register for signal <H2Thresh>.
    Found 32-bit register for signal <H1player>.
    Found 32-bit register for signal <V1Thresh>.
    Found 32-bit register for signal <V2Thresh>.
    Found 32-bit register for signal <h_Thresh>.
    Found 32-bit register for signal <tirV1>.
    Found 32-bit register for signal <tirV2>.
    Found 32-bit register for signal <random_number>.
    Found 32-bit register for signal <tempH>.
    Found 32-bit register for signal <health>.
    Found 1-bit register for signal <HDir>.
    Found 1-bit register for signal <VDir>.
    Found 1-bit register for signal <tirH1<31>>.
    Found 1-bit register for signal <tirH1<30>>.
    Found 1-bit register for signal <tirH1<29>>.
    Found 1-bit register for signal <tirH1<28>>.
    Found 1-bit register for signal <tirH1<27>>.
    Found 1-bit register for signal <tirH1<26>>.
    Found 1-bit register for signal <tirH1<25>>.
    Found 1-bit register for signal <tirH1<24>>.
    Found 1-bit register for signal <tirH1<23>>.
    Found 1-bit register for signal <tirH1<22>>.
    Found 1-bit register for signal <tirH1<21>>.
    Found 1-bit register for signal <tirH1<20>>.
    Found 1-bit register for signal <tirH1<19>>.
    Found 1-bit register for signal <tirH1<18>>.
    Found 1-bit register for signal <tirH1<17>>.
    Found 1-bit register for signal <tirH1<16>>.
    Found 1-bit register for signal <tirH1<15>>.
    Found 1-bit register for signal <tirH1<14>>.
    Found 1-bit register for signal <tirH1<13>>.
    Found 1-bit register for signal <tirH1<12>>.
    Found 1-bit register for signal <tirH1<11>>.
    Found 1-bit register for signal <tirH1<10>>.
    Found 1-bit register for signal <tirH1<9>>.
    Found 1-bit register for signal <tirH1<8>>.
    Found 1-bit register for signal <tirH1<7>>.
    Found 1-bit register for signal <tirH1<6>>.
    Found 1-bit register for signal <tirH1<5>>.
    Found 1-bit register for signal <tirH1<4>>.
    Found 1-bit register for signal <tirH1<3>>.
    Found 1-bit register for signal <tirH1<2>>.
    Found 1-bit register for signal <tirH1<1>>.
    Found 1-bit register for signal <tirH1<0>>.
    Found 1-bit register for signal <tirH2<31>>.
    Found 1-bit register for signal <tirH2<30>>.
    Found 1-bit register for signal <tirH2<29>>.
    Found 1-bit register for signal <tirH2<28>>.
    Found 1-bit register for signal <tirH2<27>>.
    Found 1-bit register for signal <tirH2<26>>.
    Found 1-bit register for signal <tirH2<25>>.
    Found 1-bit register for signal <tirH2<24>>.
    Found 1-bit register for signal <tirH2<23>>.
    Found 1-bit register for signal <tirH2<22>>.
    Found 1-bit register for signal <tirH2<21>>.
    Found 1-bit register for signal <tirH2<20>>.
    Found 1-bit register for signal <tirH2<19>>.
    Found 1-bit register for signal <tirH2<18>>.
    Found 1-bit register for signal <tirH2<17>>.
    Found 1-bit register for signal <tirH2<16>>.
    Found 1-bit register for signal <tirH2<15>>.
    Found 1-bit register for signal <tirH2<14>>.
    Found 1-bit register for signal <tirH2<13>>.
    Found 1-bit register for signal <tirH2<12>>.
    Found 1-bit register for signal <tirH2<11>>.
    Found 1-bit register for signal <tirH2<10>>.
    Found 1-bit register for signal <tirH2<9>>.
    Found 1-bit register for signal <tirH2<8>>.
    Found 1-bit register for signal <tirH2<7>>.
    Found 1-bit register for signal <tirH2<6>>.
    Found 1-bit register for signal <tirH2<5>>.
    Found 1-bit register for signal <tirH2<4>>.
    Found 1-bit register for signal <tirH2<3>>.
    Found 1-bit register for signal <tirH2<2>>.
    Found 1-bit register for signal <tirH2<1>>.
    Found 1-bit register for signal <tirH2<0>>.
    Found 32-bit adder for signal <tirH1[31]_GND_7_o_add_1_OUT> created at line 71.
    Found 32-bit adder for signal <tempH[31]_GND_7_o_add_3_OUT> created at line 79.
    Found 32-bit adder for signal <counter[31]_GND_7_o_add_20_OUT> created at line 114.
    Found 32-bit adder for signal <H1player[31]_GND_7_o_add_23_OUT> created at line 134.
    Found 32-bit adder for signal <H2player[31]_GND_7_o_add_24_OUT> created at line 135.
    Found 32-bit adder for signal <H2Thresh[31]_GND_7_o_add_41_OUT> created at line 156.
    Found 32-bit adder for signal <H1Thresh[31]_GND_7_o_add_42_OUT> created at line 157.
    Found 32-bit adder for signal <V2Thresh[31]_GND_7_o_add_45_OUT> created at line 161.
    Found 32-bit adder for signal <V1Thresh[31]_GND_7_o_add_46_OUT> created at line 162.
    Found 32-bit adder for signal <count_score[31]_GND_7_o_add_66_OUT> created at line 195.
    Found 32-bit adder for signal <H1player[31]_GND_7_o_add_74_OUT> created at line 204.
    Found 32-bit adder for signal <n0556> created at line 221.
    Found 32-bit adder for signal <n0557> created at line 222.
    Found 32-bit adder for signal <n0558> created at line 223.
    Found 32-bit adder for signal <n0559> created at line 224.
    Found 32-bit adder for signal <n0560> created at line 225.
    Found 32-bit subtractor for signal <H1player[31]_GND_7_o_sub_31_OUT<31:0>> created at line 143.
    Found 32-bit subtractor for signal <H2player[31]_GND_7_o_sub_32_OUT<31:0>> created at line 144.
    Found 32-bit subtractor for signal <H2Thresh[31]_GND_7_o_sub_50_OUT<31:0>> created at line 166.
    Found 32-bit subtractor for signal <H1Thresh[31]_GND_7_o_sub_51_OUT<31:0>> created at line 167.
    Found 32-bit subtractor for signal <V2Thresh[31]_GND_7_o_sub_54_OUT<31:0>> created at line 171.
    Found 32-bit subtractor for signal <V1Thresh[31]_GND_7_o_sub_55_OUT<31:0>> created at line 172.
    Found 32-bit subtractor for signal <h_Thresh[31]_GND_7_o_sub_66_OUT<31:0>> created at line 194.
    Found 32-bit subtractor for signal <H2player[31]_GND_7_o_sub_76_OUT<31:0>> created at line 205.
    Found 32-bit subtractor for signal <tirV1[31]_GND_7_o_sub_77_OUT<31:0>> created at line 209.
    Found 32-bit subtractor for signal <tirV2[31]_GND_7_o_sub_78_OUT<31:0>> created at line 210.
    Found 4x32-bit Read Only RAM for signal <n0611>
    Found 8x32-bit Read Only RAM for signal <n0612>
WARNING:Xst:737 - Found 1-bit latch for signal <flag_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <H2player[31]_GND_7_o_LessThan_23_o> created at line 130
    Found 32-bit comparator greater for signal <GND_7_o_H1player[31]_LessThan_30_o> created at line 139
    Found 32-bit comparator greater for signal <n0038> created at line 147
    Found 32-bit comparator greater for signal <H2Thresh[31]_H1player[31]_LessThan_38_o> created at line 148
    Found 32-bit comparator lessequal for signal <n0041> created at line 148
    Found 32-bit comparator lessequal for signal <n0044> created at line 148
    Found 32-bit comparator greater for signal <H2player[31]_H1Thresh[31]_LessThan_41_o> created at line 148
    Found 32-bit comparator greater for signal <H1Thresh[31]_GND_7_o_LessThan_58_o> created at line 177
    Found 32-bit comparator greater for signal <GND_7_o_H2Thresh[31]_LessThan_59_o> created at line 181
    Found 32-bit comparator greater for signal <V1Thresh[31]_GND_7_o_LessThan_60_o> created at line 185
    Found 32-bit comparator greater for signal <GND_7_o_V2Thresh[31]_LessThan_61_o> created at line 189
    Found 32-bit comparator lessequal for signal <n0077> created at line 193
    Found 32-bit comparator lessequal for signal <n0079> created at line 193
    Found 32-bit comparator lessequal for signal <n0081> created at line 193
    Found 32-bit comparator lessequal for signal <n0083> created at line 193
    Found 32-bit comparator greater for signal <GND_7_o_tirV1[31]_LessThan_74_o> created at line 203
    Found 12-bit comparator lessequal for signal <n0179> created at line 221
    Found 12-bit comparator lessequal for signal <n0185> created at line 222
    Found 12-bit comparator lessequal for signal <n0191> created at line 223
    Found 12-bit comparator lessequal for signal <n0197> created at line 224
    Found 12-bit comparator lessequal for signal <n0203> created at line 225
    Found 12-bit comparator lessequal for signal <n0208> created at line 226
    Found 12-bit comparator lessequal for signal <n0210> created at line 226
    Found 12-bit comparator lessequal for signal <n0212> created at line 226
    Found 12-bit comparator lessequal for signal <n0214> created at line 226
    Found 12-bit comparator lessequal for signal <n0221> created at line 227
    Found 12-bit comparator greater for signal <GND_7_o_tirH1[11]_LessThan_187_o> created at line 227
    Found 12-bit comparator lessequal for signal <n0224> created at line 227
    Found 12-bit comparator greater for signal <GND_7_o_tirV1[11]_LessThan_189_o> created at line 227
    Found 12-bit comparator lessequal for signal <n0230> created at line 228
    Found 12-bit comparator greater for signal <GND_7_o_H1player[11]_LessThan_191_o> created at line 228
    Found 11-bit comparator lessequal for signal <n0233> created at line 228
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineY[10]_LessThan_193_o> created at line 228
    Summary:
	inferred   2 RAM(s).
	inferred  21 Adder/Subtractor(s).
	inferred 516 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred  33 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <VGA_Display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port Read Only RAM                    : 2
 4x32-bit single-port Read Only RAM                    : 1
 8x32-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 31
 11-bit adder                                          : 2
 11-bit subtractor                                     : 2
 13-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 12
 32-bit addsub                                         : 5
 32-bit subtractor                                     : 7
# Registers                                            : 99
 1-bit register                                        : 70
 11-bit register                                       : 2
 13-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 32-bit register                                       : 17
 4-bit register                                        : 1
 8-bit register                                        : 6
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 57
 11-bit comparator greater                             : 5
 11-bit comparator lessequal                           : 5
 12-bit comparator greater                             : 3
 12-bit comparator lessequal                           : 12
 32-bit comparator greater                             : 10
 32-bit comparator lessequal                           : 22
# Multiplexers                                         : 106
 1-bit 2-to-1 multiplexer                              : 4
 11-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 3
 25-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 53
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 34
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <VGA_controller>.
The following registers are absorbed into counter <CurrentHPos>: 1 register on signal <CurrentHPos>.
The following registers are absorbed into counter <CurrentVPos>: 1 register on signal <CurrentVPos>.
Unit <VGA_controller> synthesized (advanced).

Synthesizing (advanced) Unit <main>.
The following registers are absorbed into counter <_i000016>: 1 register on signal <_i000016>.
The following registers are absorbed into counter <timer_leds>: 1 register on signal <timer_leds>.
The following registers are absorbed into counter <timer_game>: 1 register on signal <timer_game>.
INFO:Xst:3231 - The small RAM <Mram__n0399> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <input_score<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0379> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <input<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <VGA_DIS/Mram_n0612> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VGA_DIS/random_number<4:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <VGA_DIS/Mram_n0611> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 32-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VGA_DIS/random_number<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port distributed Read Only RAM        : 2
 4x32-bit single-port distributed Read Only RAM        : 1
 8x32-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 28
 11-bit subtractor                                     : 2
 12-bit adder                                          : 5
 13-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 6
 32-bit addsub                                         : 5
 32-bit subtractor                                     : 7
# Counters                                             : 5
 11-bit up counter                                     : 2
 13-bit up counter                                     : 1
 24-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 659
 Flip-Flops                                            : 659
# Comparators                                          : 57
 11-bit comparator greater                             : 5
 11-bit comparator lessequal                           : 5
 12-bit comparator greater                             : 3
 12-bit comparator lessequal                           : 12
 32-bit comparator greater                             : 10
 32-bit comparator lessequal                           : 22
# Multiplexers                                         : 104
 1-bit 2-to-1 multiplexer                              : 4
 11-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 3
 25-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 53
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 34
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <flag_rst_0018> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <VGA_DIS/flag_reset> 
WARNING:Xst:1426 - The value init of the FF/Latch VGA_DIS/tempH_6 hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <VGA_DIS/health_30> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_31> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_0> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_9> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_11> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_12> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_13> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_14> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_15> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_16> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_17> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_18> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_19> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_20> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_21> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_22> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_23> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_24> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_25> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_26> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_27> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_28> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_29> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_30> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tempH_31> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_4> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_5> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_6> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_7> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_8> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_9> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_11> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_12> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_13> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_14> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_15> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_16> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_17> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_18> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_19> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_20> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_21> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_22> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_23> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_24> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_25> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_26> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_27> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_28> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/health_29> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_DIS/tirV1_0> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/tirV2_0> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg0_7> has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg2_7> has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg1_7> has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg3_7> has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <VGA_DIS/random_number_1> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_DIS/tempH_1> <VGA_DIS/tempH_3> 
INFO:Xst:2261 - The FF/Latch <VGA_DIS/random_number_2> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <VGA_DIS/tempH_8> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    VGA_DIS/tirH1_0 in unit <main>
    VGA_DIS/tirH2_0 in unit <main>
    VGA_DIS/tirH1_31 in unit <main>
    VGA_DIS/tirH1_30 in unit <main>
    VGA_DIS/tirH1_29 in unit <main>
    VGA_DIS/tirH1_28 in unit <main>
    VGA_DIS/tirH1_27 in unit <main>
    VGA_DIS/tirH1_26 in unit <main>
    VGA_DIS/tirH1_25 in unit <main>
    VGA_DIS/tirH1_24 in unit <main>
    VGA_DIS/tirH1_23 in unit <main>
    VGA_DIS/tirH1_22 in unit <main>
    VGA_DIS/tirH1_21 in unit <main>
    VGA_DIS/tirH1_20 in unit <main>
    VGA_DIS/tirH1_18 in unit <main>
    VGA_DIS/tirH1_17 in unit <main>
    VGA_DIS/tirH1_19 in unit <main>
    VGA_DIS/tirH1_16 in unit <main>
    VGA_DIS/tirH1_15 in unit <main>
    VGA_DIS/tirH1_14 in unit <main>
    VGA_DIS/tirH1_13 in unit <main>
    VGA_DIS/tirH1_12 in unit <main>
    VGA_DIS/tirH1_11 in unit <main>
    VGA_DIS/tirH1_9 in unit <main>
    VGA_DIS/tirH1_8 in unit <main>
    VGA_DIS/tirH1_10 in unit <main>
    VGA_DIS/tirH1_7 in unit <main>
    VGA_DIS/tirH1_6 in unit <main>
    VGA_DIS/tirH1_5 in unit <main>
    VGA_DIS/tirH1_4 in unit <main>
    VGA_DIS/tirH1_3 in unit <main>
    VGA_DIS/tirH1_2 in unit <main>
    VGA_DIS/tirH2_31 in unit <main>
    VGA_DIS/tirH1_1 in unit <main>
    VGA_DIS/tirH2_30 in unit <main>
    VGA_DIS/tirH2_29 in unit <main>
    VGA_DIS/tirH2_28 in unit <main>
    VGA_DIS/tirH2_27 in unit <main>
    VGA_DIS/tirH2_26 in unit <main>
    VGA_DIS/tirH2_25 in unit <main>
    VGA_DIS/tirH2_24 in unit <main>
    VGA_DIS/tirH2_23 in unit <main>
    VGA_DIS/tirH2_22 in unit <main>
    VGA_DIS/tirH2_21 in unit <main>
    VGA_DIS/tirH2_20 in unit <main>
    VGA_DIS/tirH2_19 in unit <main>
    VGA_DIS/tirH2_18 in unit <main>
    VGA_DIS/tirH2_17 in unit <main>
    VGA_DIS/tirH2_15 in unit <main>
    VGA_DIS/tirH2_14 in unit <main>
    VGA_DIS/tirH2_16 in unit <main>
    VGA_DIS/tirH2_13 in unit <main>
    VGA_DIS/tirH2_12 in unit <main>
    VGA_DIS/tirH2_11 in unit <main>
    VGA_DIS/tirH2_10 in unit <main>
    VGA_DIS/tirH2_9 in unit <main>
    VGA_DIS/tirH2_8 in unit <main>
    VGA_DIS/tirH2_6 in unit <main>
    VGA_DIS/tirH2_5 in unit <main>
    VGA_DIS/tirH2_7 in unit <main>
    VGA_DIS/tirH2_4 in unit <main>
    VGA_DIS/tirH2_3 in unit <main>
    VGA_DIS/tirH2_2 in unit <main>
    VGA_DIS/tirH2_1 in unit <main>


  List of register instances with asynchronous set or reset and opposite initialization value:
    seg3_6 in unit <main>
    seg3_5 in unit <main>
    seg3_4 in unit <main>
    seg1_6 in unit <main>
    seg2_6 in unit <main>
    seg2_5 in unit <main>
    seg2_2 in unit <main>
    seg0_6 in unit <main>
    seg0_5 in unit <main>
    seg0_4 in unit <main>
    VGA_DIS/H1Thresh_31 in unit <main>
    VGA_DIS/H1Thresh_8 in unit <main>
    VGA_DIS/H1Thresh_6 in unit <main>
    VGA_DIS/H1Thresh_4 in unit <main>
    VGA_DIS/H1Thresh_3 in unit <main>
    VGA_DIS/H1Thresh_2 in unit <main>
    VGA_DIS/H1Thresh_1 in unit <main>
    VGA_DIS/H2Thresh_31 in unit <main>
    VGA_DIS/H2Thresh_8 in unit <main>
    VGA_DIS/H2Thresh_7 in unit <main>
    VGA_DIS/H2Thresh_4 in unit <main>
    VGA_DIS/V1Thresh_31 in unit <main>
    VGA_DIS/V1Thresh_3 in unit <main>
    VGA_DIS/V1Thresh_1 in unit <main>
    VGA_DIS/tirV2_30 in unit <main>
    VGA_DIS/tirV2_29 in unit <main>
    VGA_DIS/tirV2_28 in unit <main>
    VGA_DIS/tirV2_27 in unit <main>
    VGA_DIS/tirV2_26 in unit <main>
    VGA_DIS/tirV2_25 in unit <main>
    VGA_DIS/tirV2_24 in unit <main>
    VGA_DIS/tirV2_23 in unit <main>
    VGA_DIS/tirV2_22 in unit <main>
    VGA_DIS/tirV2_21 in unit <main>
    VGA_DIS/tirV2_20 in unit <main>
    VGA_DIS/tirV2_19 in unit <main>
    VGA_DIS/tirV2_18 in unit <main>
    VGA_DIS/tirV2_17 in unit <main>
    VGA_DIS/tirV2_16 in unit <main>
    VGA_DIS/tirV2_15 in unit <main>
    VGA_DIS/tirV2_14 in unit <main>
    VGA_DIS/tirV2_13 in unit <main>
    VGA_DIS/tirV2_12 in unit <main>
    VGA_DIS/tirV2_11 in unit <main>
    VGA_DIS/tirV2_10 in unit <main>
    VGA_DIS/tirV2_9 in unit <main>
    VGA_DIS/tirV2_8 in unit <main>
    VGA_DIS/tirV2_7 in unit <main>
    VGA_DIS/tirV2_6 in unit <main>
    VGA_DIS/tirV2_5 in unit <main>
    VGA_DIS/tirV2_3 in unit <main>
    VGA_DIS/tirV2_2 in unit <main>
    VGA_DIS/tirV1_30 in unit <main>
    VGA_DIS/tirV1_29 in unit <main>
    VGA_DIS/tirV1_28 in unit <main>
    VGA_DIS/tirV1_27 in unit <main>
    VGA_DIS/tirV1_26 in unit <main>
    VGA_DIS/tirV1_25 in unit <main>
    VGA_DIS/tirV1_24 in unit <main>
    VGA_DIS/tirV1_23 in unit <main>
    VGA_DIS/tirV1_22 in unit <main>
    VGA_DIS/tirV1_21 in unit <main>
    VGA_DIS/tirV1_20 in unit <main>
    VGA_DIS/tirV1_19 in unit <main>
    VGA_DIS/tirV1_18 in unit <main>
    VGA_DIS/tirV1_17 in unit <main>
    VGA_DIS/tirV1_16 in unit <main>
    VGA_DIS/tirV1_15 in unit <main>
    VGA_DIS/tirV1_14 in unit <main>
    VGA_DIS/tirV1_13 in unit <main>
    VGA_DIS/tirV1_12 in unit <main>
    VGA_DIS/tirV1_11 in unit <main>
    VGA_DIS/tirV1_10 in unit <main>
    VGA_DIS/tirV1_9 in unit <main>
    VGA_DIS/tirV1_8 in unit <main>
    VGA_DIS/tirV1_7 in unit <main>
    VGA_DIS/tirV1_6 in unit <main>
    VGA_DIS/tirV1_5 in unit <main>
    VGA_DIS/tirV1_4 in unit <main>
    VGA_DIS/tirV1_2 in unit <main>
    VGA_DIS/tirV1_1 in unit <main>
    VGA_DIS/H2player_31 in unit <main>
    VGA_DIS/H2player_8 in unit <main>
    VGA_DIS/H2player_7 in unit <main>
    VGA_DIS/H2player_6 in unit <main>
    VGA_DIS/H2player_1 in unit <main>
    VGA_DIS/count_score_31 in unit <main>
    VGA_DIS/H1player_31 in unit <main>
    VGA_DIS/H1player_8 in unit <main>
    VGA_DIS/H1player_7 in unit <main>
    VGA_DIS/H1player_4 in unit <main>
    VGA_DIS/V2Thresh_31 in unit <main>
    VGA_DIS/V2Thresh_5 in unit <main>
    VGA_DIS/V2Thresh_4 in unit <main>
    VGA_DIS/V2Thresh_3 in unit <main>
    VGA_DIS/V2Thresh_2 in unit <main>
    VGA_DIS/h_Thresh_31 in unit <main>
    VGA_DIS/h_Thresh_0 in unit <main>
    flag_rst_0018 in unit <main>


Optimizing unit <main> ...
WARNING:Xst:1293 - FF/Latch <VGA_DIS/H2Thresh_0> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <VGA_controller> ...
WARNING:Xst:1293 - FF/Latch <VGA_DIS/V2Thresh_0> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/V1Thresh_0> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_DIS/H1Thresh_0> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_Control/CurrentVPos_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_Control/CurrentHPos_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <leds_signal_1> in Unit <main> is equivalent to the following 3 FFs/Latches, which will be removed : <leds_signal_3> <leds_signal_5> <leds_signal_7> 
INFO:Xst:2261 - The FF/Latch <VGA_DIS/tirV1_2> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <VGA_DIS/tirV2_2> 
INFO:Xst:2261 - The FF/Latch <Leds_0> in Unit <main> is equivalent to the following 3 FFs/Latches, which will be removed : <Leds_2> <Leds_4> <Leds_6> 
INFO:Xst:2261 - The FF/Latch <Leds_1> in Unit <main> is equivalent to the following 3 FFs/Latches, which will be removed : <Leds_3> <Leds_5> <Leds_7> 
INFO:Xst:2261 - The FF/Latch <VGA_DIS/H1player_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <VGA_DIS/H2player_0> 
INFO:Xst:3203 - The FF/Latch <leds_signal_1> in Unit <main> is the opposite to the following 4 FFs/Latches, which will be removed : <leds_signal_0> <leds_signal_2> <leds_signal_4> <leds_signal_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 45.
WARNING:Xst:1426 - The value init of the FF/Latch VGA_DIS/V2Thresh_2_LD hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch VGA_DIS/V2Thresh_31_LD hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 0.

Final Macro Processing ...

Processing Unit <main> :
	Found 17-bit shift register for signal <VGA_DIS/random_number_21>.
	Found 10-bit shift register for signal <VGA_DIS/random_number_31>.
Unit <main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 801
 Flip-Flops                                            : 801
# Shift Registers                                      : 2
 10-bit shift register                                 : 1
 17-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4450
#      GND                         : 1
#      INV                         : 152
#      LUT1                        : 291
#      LUT2                        : 314
#      LUT3                        : 580
#      LUT4                        : 500
#      LUT5                        : 483
#      LUT6                        : 412
#      MUXCY                       : 1021
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 688
# FlipFlops/Latches                : 870
#      FD                          : 4
#      FDC                         : 133
#      FDCE                        : 323
#      FDE                         : 178
#      FDP                         : 66
#      FDPE                        : 86
#      FDR                         : 13
#      LD                          : 3
#      LDC                         : 62
#      LDP                         : 2
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 3
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             870  out of  11440     7%  
 Number of Slice LUTs:                 2734  out of   5720    47%  
    Number used as Logic:              2732  out of   5720    47%  
    Number used as Memory:                2  out of   1440     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2976
   Number with an unused Flip Flop:    2106  out of   2976    70%  
   Number with an unused LUT:           242  out of   2976     8%  
   Number of fully used LUT-FF pairs:   628  out of   2976    21%  
   Number of unique control sets:       213

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  32  out of    102    31%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)         | Load  |
-----------------------------------------------------------------------------+-------------------------------+-------+
CLOCK_24                                                                     | BUFGP                         | 805   |
RESET_N                                                                      | IBUF+BUFG                     | 3     |
VGA_DIS/RESET_tirH1[31]_AND_165_o(VGA_DIS/RESET_tirH1[31]_AND_165_o1:O)      | NONE(*)(VGA_DIS/tirH2_1_LDC)  | 1     |
VGA_DIS/RESET_tirH1[31]_AND_163_o(VGA_DIS/RESET_tirH1[31]_AND_163_o1:O)      | NONE(*)(VGA_DIS/tirH2_2_LDC)  | 1     |
VGA_DIS/RESET_tirH1[31]_AND_161_o(VGA_DIS/RESET_tirH1[31]_AND_161_o1:O)      | NONE(*)(VGA_DIS/tirH2_3_LDC)  | 1     |
VGA_DIS/RESET_tirH1[31]_AND_159_o(VGA_DIS/RESET_tirH1[31]_AND_159_o1:O)      | NONE(*)(VGA_DIS/tirH2_4_LDC)  | 1     |
VGA_DIS/RESET_tirH1[31]_AND_153_o(VGA_DIS/RESET_tirH1[31]_AND_153_o1:O)      | NONE(*)(VGA_DIS/tirH2_7_LDC)  | 1     |
VGA_DIS/RESET_tirH1[31]_AND_157_o(VGA_DIS/RESET_tirH1[31]_AND_157_o1:O)      | NONE(*)(VGA_DIS/tirH2_5_LDC)  | 1     |
VGA_DIS/RESET_tirH1[31]_AND_155_o(VGA_DIS/RESET_tirH1[31]_AND_155_o1:O)      | NONE(*)(VGA_DIS/tirH2_6_LDC)  | 1     |
VGA_DIS/RESET_tirH1[31]_AND_151_o(VGA_DIS/RESET_tirH1[31]_AND_151_o1:O)      | NONE(*)(VGA_DIS/tirH2_8_LDC)  | 1     |
VGA_DIS/RESET_tirH1[31]_AND_149_o(VGA_DIS/RESET_tirH1[31]_AND_149_o1:O)      | NONE(*)(VGA_DIS/tirH2_9_LDC)  | 1     |
VGA_DIS/RESET_tirH1[31]_AND_147_o(VGA_DIS/RESET_tirH1[31]_AND_147_o1:O)      | NONE(*)(VGA_DIS/tirH2_10_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_145_o(VGA_DIS/RESET_tirH1[31]_AND_145_o1:O)      | NONE(*)(VGA_DIS/tirH2_11_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_143_o(VGA_DIS/RESET_tirH1[31]_AND_143_o1:O)      | NONE(*)(VGA_DIS/tirH2_12_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_141_o(VGA_DIS/RESET_tirH1[31]_AND_141_o1:O)      | NONE(*)(VGA_DIS/tirH2_13_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_135_o(VGA_DIS/RESET_tirH1[31]_AND_135_o1:O)      | NONE(*)(VGA_DIS/tirH2_16_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_139_o(VGA_DIS/RESET_tirH1[31]_AND_139_o1:O)      | NONE(*)(VGA_DIS/tirH2_14_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_137_o(VGA_DIS/RESET_tirH1[31]_AND_137_o1:O)      | NONE(*)(VGA_DIS/tirH2_15_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_133_o(VGA_DIS/RESET_tirH1[31]_AND_133_o1:O)      | NONE(*)(VGA_DIS/tirH2_17_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_131_o(VGA_DIS/RESET_tirH1[31]_AND_131_o1:O)      | NONE(*)(VGA_DIS/tirH2_18_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_129_o(VGA_DIS/RESET_tirH1[31]_AND_129_o1:O)      | NONE(*)(VGA_DIS/tirH2_19_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_127_o(VGA_DIS/RESET_tirH1[31]_AND_127_o1:O)      | NONE(*)(VGA_DIS/tirH2_20_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_125_o(VGA_DIS/RESET_tirH1[31]_AND_125_o1:O)      | NONE(*)(VGA_DIS/tirH2_21_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_123_o(VGA_DIS/RESET_tirH1[31]_AND_123_o1:O)      | NONE(*)(VGA_DIS/tirH2_22_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_121_o(VGA_DIS/RESET_tirH1[31]_AND_121_o1:O)      | NONE(*)(VGA_DIS/tirH2_23_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_119_o(VGA_DIS/RESET_tirH1[31]_AND_119_o1:O)      | NONE(*)(VGA_DIS/tirH2_24_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_117_o(VGA_DIS/RESET_tirH1[31]_AND_117_o1:O)      | NONE(*)(VGA_DIS/tirH2_25_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_115_o(VGA_DIS/RESET_tirH1[31]_AND_115_o1:O)      | NONE(*)(VGA_DIS/tirH2_26_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_113_o(VGA_DIS/RESET_tirH1[31]_AND_113_o1:O)      | NONE(*)(VGA_DIS/tirH2_27_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_111_o(VGA_DIS/RESET_tirH1[31]_AND_111_o1:O)      | NONE(*)(VGA_DIS/tirH2_28_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_109_o(VGA_DIS/RESET_tirH1[31]_AND_109_o1:O)      | NONE(*)(VGA_DIS/tirH2_29_LDC) | 1     |
VGA_DIS/RESET_tirH1[31]_AND_107_o(VGA_DIS/RESET_tirH1[31]_AND_107_o1:O)      | NONE(*)(VGA_DIS/tirH2_30_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_101_o(VGA_DIS/RESET_H1player[31]_AND_101_o1:O)| NONE(*)(VGA_DIS/tirH1_1_LDC)  | 1     |
VGA_DIS/RESET_tirH1[31]_AND_106_o(VGA_DIS/RESET_tirH1[31]_AND_106_o1:O)      | NONE(*)(VGA_DIS/tirH2_31_LDC1)| 1     |
VGA_DIS/RESET_H1player[31]_AND_99_o(VGA_DIS/RESET_H1player[31]_AND_99_o1:O)  | NONE(*)(VGA_DIS/tirH1_2_LDC)  | 1     |
VGA_DIS/RESET_H1player[31]_AND_97_o(VGA_DIS/RESET_H1player[31]_AND_97_o1:O)  | NONE(*)(VGA_DIS/tirH1_3_LDC)  | 1     |
VGA_DIS/RESET_H1player[31]_AND_95_o(VGA_DIS/RESET_H1player[31]_AND_95_o1:O)  | NONE(*)(VGA_DIS/tirH1_4_LDC)  | 1     |
VGA_DIS/RESET_H1player[31]_AND_93_o(VGA_DIS/RESET_H1player[31]_AND_93_o1:O)  | NONE(*)(VGA_DIS/tirH1_5_LDC)  | 1     |
VGA_DIS/RESET_H1player[31]_AND_91_o(VGA_DIS/RESET_H1player[31]_AND_91_o1:O)  | NONE(*)(VGA_DIS/tirH1_6_LDC)  | 1     |
VGA_DIS/RESET_H1player[31]_AND_89_o(VGA_DIS/RESET_H1player[31]_AND_89_o1:O)  | NONE(*)(VGA_DIS/tirH1_7_LDC)  | 1     |
VGA_DIS/RESET_H1player[31]_AND_83_o(VGA_DIS/RESET_H1player[31]_AND_83_o1:O)  | NONE(*)(VGA_DIS/tirH1_10_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_87_o(VGA_DIS/RESET_H1player[31]_AND_87_o1:O)  | NONE(*)(VGA_DIS/tirH1_8_LDC)  | 1     |
VGA_DIS/RESET_H1player[31]_AND_85_o(VGA_DIS/RESET_H1player[31]_AND_85_o1:O)  | NONE(*)(VGA_DIS/tirH1_9_LDC)  | 1     |
VGA_DIS/RESET_H1player[31]_AND_81_o(VGA_DIS/RESET_H1player[31]_AND_81_o1:O)  | NONE(*)(VGA_DIS/tirH1_11_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_79_o(VGA_DIS/RESET_H1player[31]_AND_79_o1:O)  | NONE(*)(VGA_DIS/tirH1_12_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_77_o(VGA_DIS/RESET_H1player[31]_AND_77_o1:O)  | NONE(*)(VGA_DIS/tirH1_13_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_75_o(VGA_DIS/RESET_H1player[31]_AND_75_o1:O)  | NONE(*)(VGA_DIS/tirH1_14_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_73_o(VGA_DIS/RESET_H1player[31]_AND_73_o1:O)  | NONE(*)(VGA_DIS/tirH1_15_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_71_o(VGA_DIS/RESET_H1player[31]_AND_71_o1:O)  | NONE(*)(VGA_DIS/tirH1_16_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_65_o(VGA_DIS/RESET_H1player[31]_AND_65_o1:O)  | NONE(*)(VGA_DIS/tirH1_19_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_69_o(VGA_DIS/RESET_H1player[31]_AND_69_o1:O)  | NONE(*)(VGA_DIS/tirH1_17_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_67_o(VGA_DIS/RESET_H1player[31]_AND_67_o1:O)  | NONE(*)(VGA_DIS/tirH1_18_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_63_o(VGA_DIS/RESET_H1player[31]_AND_63_o1:O)  | NONE(*)(VGA_DIS/tirH1_20_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_61_o(VGA_DIS/RESET_H1player[31]_AND_61_o1:O)  | NONE(*)(VGA_DIS/tirH1_21_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_59_o(VGA_DIS/RESET_H1player[31]_AND_59_o1:O)  | NONE(*)(VGA_DIS/tirH1_22_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_57_o(VGA_DIS/RESET_H1player[31]_AND_57_o1:O)  | NONE(*)(VGA_DIS/tirH1_23_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_55_o(VGA_DIS/RESET_H1player[31]_AND_55_o1:O)  | NONE(*)(VGA_DIS/tirH1_24_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_53_o(VGA_DIS/RESET_H1player[31]_AND_53_o1:O)  | NONE(*)(VGA_DIS/tirH1_25_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_51_o(VGA_DIS/RESET_H1player[31]_AND_51_o1:O)  | NONE(*)(VGA_DIS/tirH1_26_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_49_o(VGA_DIS/RESET_H1player[31]_AND_49_o1:O)  | NONE(*)(VGA_DIS/tirH1_27_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_47_o(VGA_DIS/RESET_H1player[31]_AND_47_o1:O)  | NONE(*)(VGA_DIS/tirH1_28_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_45_o(VGA_DIS/RESET_H1player[31]_AND_45_o1:O)  | NONE(*)(VGA_DIS/tirH1_29_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_43_o(VGA_DIS/RESET_H1player[31]_AND_43_o1:O)  | NONE(*)(VGA_DIS/tirH1_30_LDC) | 1     |
VGA_DIS/RESET_H1player[31]_AND_42_o(VGA_DIS/RESET_H1player[31]_AND_42_o1:O)  | NONE(*)(VGA_DIS/tirH1_31_LDC1)| 1     |
VGA_DIS/RESET_tirH1[31]_AND_167_o(VGA_DIS/RESET_tirH1[31]_AND_167_o1:O)      | NONE(*)(VGA_DIS/tirH2_0_LDC)  | 1     |
VGA_DIS/RESET_H1player[31]_AND_103_o(VGA_DIS/RESET_H1player[31]_AND_103_o1:O)| NONE(*)(VGA_DIS/tirH1_0_LDC)  | 1     |
-----------------------------------------------------------------------------+-------------------------------+-------+
(*) These 64 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.783ns (Maximum Frequency: 113.856MHz)
   Minimum input arrival time before clock: 9.125ns
   Maximum output required time after clock: 18.465ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_24'
  Clock period: 8.783ns (frequency: 113.856MHz)
  Total number of paths / destination ports: 786746 / 1534
-------------------------------------------------------------------------
Delay:               8.783ns (Levels of Logic = 7)
  Source:            timer_game_11 (FF)
  Destination:       VGA_DIS/h_Thresh_1 (FF)
  Source Clock:      CLOCK_24 rising
  Destination Clock: CLOCK_24 rising

  Data Path: timer_game_11 to VGA_DIS/h_Thresh_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.525   1.585  timer_game_11 (timer_game_11)
     LUT6:I1->O            4   0.254   1.080  GND_5_o_timer_game[31]_equal_18_o<31>2 (GND_5_o_timer_game[31]_equal_18_o<31>1)
     LUT6:I2->O            4   0.254   0.804  GND_5_o_timer_game[31]_equal_18_o<31>7_1 (GND_5_o_timer_game[31]_equal_18_o<31>7)
     LUT3:I2->O            6   0.254   0.876  flag_rst_0018_PWR_5_o_AND_175_o11_1 (flag_rst_0018_PWR_5_o_AND_175_o11)
     LUT5:I4->O           16   0.254   1.182  VGA_DIS/Mmux_H1Thresh[31]_H1Thresh[31]_mux_96_OUT110611_SW0_3 (VGA_DIS/Mmux_H1Thresh[31]_H1Thresh[31]_mux_96_OUT110611_SW02)
     LUT6:I5->O            1   0.254   0.958  VGA_DIS/_n0893_inv1_SW2_G (N404)
     LUT6:I2->O            1   0.254   0.000  VGA_DIS/h_Thresh_0_rstpot_G (N577)
     MUXF7:I1->O           2   0.175   0.000  VGA_DIS/h_Thresh_0_rstpot (VGA_DIS/h_Thresh_0_rstpot)
     FD:D                      0.074          VGA_DIS/h_Thresh_0_C_0
    ----------------------------------------
    Total                      8.783ns (2.298ns logic, 6.485ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_24'
  Total number of paths / destination ports: 3668 / 1316
-------------------------------------------------------------------------
Offset:              9.125ns (Levels of Logic = 6)
  Source:            Key<1> (PAD)
  Destination:       VGA_DIS/H2Thresh_5 (FF)
  Destination Clock: CLOCK_24 rising

  Data Path: Key<1> to VGA_DIS/H2Thresh_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           156   1.328   2.597  Key_1_IBUF (Key_1_IBUF)
     LUT3:I0->O           38   0.235   1.620  VGA_DIS/Mmux_start_flag_PWR_8_o_MUX_100_o11 (VGA_DIS/start_flag_PWR_8_o_MUX_100_o)
     LUT5:I4->O            1   0.254   0.682  VGA_DIS/GND_7_o_counter[31]_equal_22_o<31>8_SW2 (N98)
     LUT6:I5->O            1   0.254   0.790  VGA_DIS/Mmux_H1Thresh[31]_H1Thresh[31]_mux_96_OUT137_SW0 (N61)
     LUT6:I4->O            1   0.250   0.790  VGA_DIS/Mmux_H1Thresh[31]_H1Thresh[31]_mux_96_OUT137 (VGA_DIS/H2Thresh[31]_H2Thresh[31]_mux_95_OUT<5>)
     LUT3:I1->O            1   0.250   0.000  VGA_DIS/H2Thresh_5_dpot (VGA_DIS/H2Thresh_5_dpot)
     FDCE:D                    0.074          VGA_DIS/H2Thresh_5
    ----------------------------------------
    Total                      9.125ns (2.645ns logic, 6.480ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RESET_N'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.382ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       flag_rst_0018 (LATCH)
  Destination Clock: RESET_N rising

  Data Path: RESET_N to flag_rst_0018
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.310  RESET_N_IBUF (RESET_N_IBUF)
     INV:I->O            481   0.255   2.454  RESET_N_IBUF_BUFG_LUT1_INV_0 (RESET_N_IBUF_BUFG_LUT1)
     LD:D                      0.036          flag_rst_0018
    ----------------------------------------
    Total                      6.382ns (1.619ns logic, 4.763ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_165_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_1_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_165_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_166_o1 (VGA_DIS/RESET_tirH1[31]_AND_166_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_1_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_163_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_2_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_163_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_164_o1 (VGA_DIS/RESET_tirH1[31]_AND_164_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_2_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_161_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_3_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_161_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_162_o1 (VGA_DIS/RESET_tirH1[31]_AND_162_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_3_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_159_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_4_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_159_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_160_o1 (VGA_DIS/RESET_tirH1[31]_AND_160_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_4_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_153_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_7_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_153_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_154_o1 (VGA_DIS/RESET_tirH1[31]_AND_154_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_7_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_157_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_5_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_157_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_158_o1 (VGA_DIS/RESET_tirH1[31]_AND_158_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_5_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_155_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_6_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_155_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_156_o1 (VGA_DIS/RESET_tirH1[31]_AND_156_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_6_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_151_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_8_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_151_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_152_o1 (VGA_DIS/RESET_tirH1[31]_AND_152_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_8_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_149_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_9_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_149_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_150_o1 (VGA_DIS/RESET_tirH1[31]_AND_150_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_9_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_147_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_10_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_147_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_148_o1 (VGA_DIS/RESET_tirH1[31]_AND_148_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_10_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_145_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_11_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_145_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_146_o1 (VGA_DIS/RESET_tirH1[31]_AND_146_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_11_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_143_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_12_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_143_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_144_o1 (VGA_DIS/RESET_tirH1[31]_AND_144_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_12_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_141_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_13_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_141_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_142_o1 (VGA_DIS/RESET_tirH1[31]_AND_142_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_13_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_135_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_16_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_135_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_136_o1 (VGA_DIS/RESET_tirH1[31]_AND_136_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_16_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_139_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_14_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_139_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_140_o1 (VGA_DIS/RESET_tirH1[31]_AND_140_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_14_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_137_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_15_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_137_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_138_o1 (VGA_DIS/RESET_tirH1[31]_AND_138_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_15_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_133_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_17_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_133_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_134_o1 (VGA_DIS/RESET_tirH1[31]_AND_134_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_17_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_131_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_18_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_131_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_132_o1 (VGA_DIS/RESET_tirH1[31]_AND_132_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_18_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_129_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_19_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_129_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_130_o1 (VGA_DIS/RESET_tirH1[31]_AND_130_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_19_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_127_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_20_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_127_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_128_o1 (VGA_DIS/RESET_tirH1[31]_AND_128_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_20_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_125_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_21_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_125_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_126_o1 (VGA_DIS/RESET_tirH1[31]_AND_126_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_21_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_123_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_22_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_123_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_124_o1 (VGA_DIS/RESET_tirH1[31]_AND_124_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_22_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_121_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_23_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_121_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_122_o1 (VGA_DIS/RESET_tirH1[31]_AND_122_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_23_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_119_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_24_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_119_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_120_o1 (VGA_DIS/RESET_tirH1[31]_AND_120_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_24_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_117_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_25_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_117_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_118_o1 (VGA_DIS/RESET_tirH1[31]_AND_118_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_25_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_115_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_26_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_115_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_116_o1 (VGA_DIS/RESET_tirH1[31]_AND_116_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_26_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_27_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_113_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_114_o1 (VGA_DIS/RESET_tirH1[31]_AND_114_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_27_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_28_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_111_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_112_o1 (VGA_DIS/RESET_tirH1[31]_AND_112_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_28_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_29_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_109_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_110_o1 (VGA_DIS/RESET_tirH1[31]_AND_110_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_29_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_30_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_107_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_108_o1 (VGA_DIS/RESET_tirH1[31]_AND_108_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_30_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_1_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_101_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_102_o1 (VGA_DIS/RESET_H1player[31]_AND_102_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_1_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_106_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_31_LDC1 (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_106_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_31_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_105_o1 (VGA_DIS/tirH2_31_LDC)
     LDP:PRE                   0.459          VGA_DIS/tirH2_31_LDC1
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_2_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_99_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_100_o1 (VGA_DIS/RESET_H1player[31]_AND_100_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_2_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_3_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_97_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_98_o1 (VGA_DIS/RESET_H1player[31]_AND_98_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_3_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_4_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_95_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_96_o1 (VGA_DIS/RESET_H1player[31]_AND_96_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_4_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_5_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_93_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_94_o1 (VGA_DIS/RESET_H1player[31]_AND_94_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_5_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_6_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_91_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_92_o1 (VGA_DIS/RESET_H1player[31]_AND_92_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_6_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_7_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_89_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_90_o1 (VGA_DIS/RESET_H1player[31]_AND_90_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_7_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_10_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_83_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_84_o1 (VGA_DIS/RESET_H1player[31]_AND_84_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_10_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_8_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_87_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_88_o1 (VGA_DIS/RESET_H1player[31]_AND_88_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_8_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_9_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_85_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_86_o1 (VGA_DIS/RESET_H1player[31]_AND_86_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_9_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_11_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_81_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_82_o1 (VGA_DIS/RESET_H1player[31]_AND_82_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_11_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_12_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_79_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_80_o1 (VGA_DIS/RESET_H1player[31]_AND_80_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_12_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_13_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_77_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_78_o1 (VGA_DIS/RESET_H1player[31]_AND_78_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_13_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_14_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_75_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_76_o1 (VGA_DIS/RESET_H1player[31]_AND_76_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_14_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_15_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_73_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_74_o1 (VGA_DIS/RESET_H1player[31]_AND_74_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_15_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_16_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_71_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_72_o1 (VGA_DIS/RESET_H1player[31]_AND_72_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_16_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_65_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_19_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_65_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_66_o1 (VGA_DIS/RESET_H1player[31]_AND_66_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_19_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_17_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_69_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_70_o1 (VGA_DIS/RESET_H1player[31]_AND_70_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_17_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_18_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_67_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_68_o1 (VGA_DIS/RESET_H1player[31]_AND_68_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_18_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_63_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_20_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_63_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_64_o1 (VGA_DIS/RESET_H1player[31]_AND_64_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_20_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_61_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_21_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_61_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_62_o1 (VGA_DIS/RESET_H1player[31]_AND_62_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_21_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_59_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_22_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_59_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_60_o1 (VGA_DIS/RESET_H1player[31]_AND_60_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_22_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_57_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_23_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_57_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_58_o1 (VGA_DIS/RESET_H1player[31]_AND_58_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_23_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_55_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_24_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_55_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_56_o1 (VGA_DIS/RESET_H1player[31]_AND_56_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_24_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_53_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_25_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_53_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_54_o1 (VGA_DIS/RESET_H1player[31]_AND_54_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_25_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_51_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_26_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_51_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_52_o1 (VGA_DIS/RESET_H1player[31]_AND_52_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_26_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_27_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_49_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_50_o1 (VGA_DIS/RESET_H1player[31]_AND_50_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_27_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_28_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_47_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_48_o1 (VGA_DIS/RESET_H1player[31]_AND_48_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_28_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_29_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_45_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_46_o1 (VGA_DIS/RESET_H1player[31]_AND_46_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_29_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_30_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_43_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_44_o1 (VGA_DIS/RESET_H1player[31]_AND_44_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_30_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_42_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_31_LDC1 (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_42_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_31_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_41_o1 (VGA_DIS/tirH1_31_LDC)
     LDP:PRE                   0.459          VGA_DIS/tirH1_31_LDC1
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_tirH1[31]_AND_167_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH2_0_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_tirH1[31]_AND_167_o falling

  Data Path: RESET_N to VGA_DIS/tirH2_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_tirH1[31]_AND_168_o1 (VGA_DIS/RESET_tirH1[31]_AND_168_o)
     LDC:CLR                   0.459          VGA_DIS/tirH2_0_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_DIS/RESET_H1player[31]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.181ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_DIS/tirH1_0_LDC (LATCH)
  Destination Clock: VGA_DIS/RESET_H1player[31]_AND_103_o falling

  Data Path: RESET_N to VGA_DIS/tirH1_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.328   2.419  RESET_N_IBUF (RESET_N_IBUF)
     LUT2:I0->O            2   0.250   0.725  VGA_DIS/RESET_H1player[31]_AND_104_o1 (VGA_DIS/RESET_H1player[31]_AND_104_o)
     LDC:CLR                   0.459          VGA_DIS/tirH1_0_LDC
    ----------------------------------------
    Total                      5.181ns (2.037ns logic, 3.144ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_24'
  Total number of paths / destination ports: 85048 / 27
-------------------------------------------------------------------------
Offset:              18.465ns (Levels of Logic = 13)
  Source:            VGA_Control/CurrentVPos_2 (FF)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      CLOCK_24 rising

  Data Path: VGA_Control/CurrentVPos_2 to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.525   1.052  VGA_Control/CurrentVPos_2 (VGA_Control/CurrentVPos_2)
     LUT2:I0->O            3   0.250   0.766  VGA_Control/Blank_INV_22_o111 (VGA_Control/Blank_INV_22_o11)
     LUT6:I5->O           11   0.254   1.039  VGA_Control/Blank_INV_22_o2 (VGA_Control/Blank_INV_22_o2)
     LUT5:I4->O           23   0.254   1.813  VGA_Control/Blank_INV_22_o3 (VGA_Control/Blank_INV_22_o)
     LUT6:I0->O           19   0.254   1.537  VGA_Control/Mmux_ScanlineY81 (ScanlineY<6>)
     LUT4:I0->O            1   0.254   0.000  VGA_DIS/Mcompar_tirV2[11]_GND_7_o_LessThan_188_o_lut<3> (VGA_DIS/Mcompar_tirV2[11]_GND_7_o_LessThan_188_o_lut<3>)
     MUXCY:S->O            1   0.215   0.000  VGA_DIS/Mcompar_tirV2[11]_GND_7_o_LessThan_188_o_cy<3> (VGA_DIS/Mcompar_tirV2[11]_GND_7_o_LessThan_188_o_cy<3>)
     MUXCY:CI->O           1   0.235   0.682  VGA_DIS/Mcompar_tirV2[11]_GND_7_o_LessThan_188_o_cy<4> (VGA_DIS/Mcompar_tirV2[11]_GND_7_o_LessThan_188_o_cy<4>)
     LUT6:I5->O            1   0.254   1.137  VGA_DIS/Mcompar_tirV2[11]_GND_7_o_LessThan_188_o_cy<5> (VGA_DIS/tirV2[11]_GND_7_o_LessThan_188_o)
     LUT6:I0->O            1   0.254   1.137  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15_SW0 (N568)
     LUT6:I0->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     18.465ns (6.423ns logic, 12.042ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RESET_N'
  Total number of paths / destination ports: 1886 / 10
-------------------------------------------------------------------------
Offset:              16.850ns (Levels of Logic = 10)
  Source:            VGA_DIS/V2Thresh_2_LD (LATCH)
  Destination:       VGA_B<0> (PAD)
  Source Clock:      RESET_N rising

  Data Path: VGA_DIS/V2Thresh_2_LD to VGA_B<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             184   0.581   2.627  VGA_DIS/V2Thresh_2_LD (VGA_DIS/V2Thresh_2_LD)
     LUT3:I0->O           19   0.235   1.537  VGA_DIS/V1Thresh_32 (VGA_DIS/V1Thresh_3)
     LUT6:I2->O            4   0.254   0.804  VGA_DIS/Madd_n0558_Madd_cy<6>11 (VGA_DIS/Madd_n0558_Madd_cy<6>)
     LUT3:I2->O            2   0.254   1.002  VGA_DIS/Madd_n0558_Madd_xor<8>11 (VGA_DIS/n0558<8>)
     LUT4:I0->O            1   0.254   0.000  VGA_DIS/Mcompar_GND_7_o_V1Thresh[31]_LessThan_167_o_lut<4> (VGA_DIS/Mcompar_GND_7_o_V1Thresh[31]_LessThan_167_o_lut<4>)
     MUXCY:S->O            1   0.427   0.910  VGA_DIS/Mcompar_GND_7_o_V1Thresh[31]_LessThan_167_o_cy<4> (VGA_DIS/Mcompar_GND_7_o_V1Thresh[31]_LessThan_167_o_cy<4>)
     LUT6:I3->O            1   0.235   0.958  VGA_DIS/Mcompar_GND_7_o_V1Thresh[31]_LessThan_167_o_cy<5> (VGA_DIS/GND_7_o_V1Thresh[31]_LessThan_167_o)
     LUT4:I0->O            3   0.254   1.221  VGA_DIS/H2Thresh[11]_GND_7_o_AND_22_o1 (VGA_DIS/H2Thresh[11]_GND_7_o_AND_22_o)
     LUT6:I0->O            1   0.254   1.112  ColorTable<0> (ColorTable<0>)
     LUT6:I1->O            3   0.254   0.765  VGA_Control/Mmux_BLUE11 (VGA_B_0_OBUF)
     OBUF:I->O                 2.912          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     16.850ns (5.914ns logic, 10.936ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_tirH1[31]_AND_145_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              11.072ns (Levels of Logic = 6)
  Source:            VGA_DIS/tirH2_11_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_tirH1[31]_AND_145_o falling

  Data Path: VGA_DIS/tirH2_11_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   1.181  VGA_DIS/tirH2_11_LDC (VGA_DIS/tirH2_11_LDC)
     LUT6:I0->O            1   0.254   1.112  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<5> (VGA_DIS/tirH2[11]_GND_7_o_LessThan_186_o)
     LUT6:I1->O            1   0.254   1.137  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15_SW0 (N568)
     LUT6:I0->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     11.072ns (4.763ns logic, 6.309ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_tirH1[31]_AND_147_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              11.981ns (Levels of Logic = 7)
  Source:            VGA_DIS/tirH2_10_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_tirH1[31]_AND_147_o falling

  Data Path: VGA_DIS/tirH2_10_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH2_10_LDC (VGA_DIS/tirH2_10_LDC)
     LUT3:I0->O            5   0.235   0.949  VGA_DIS/tirH2_101 (VGA_DIS/tirH2_10)
     LUT6:I4->O            1   0.250   1.112  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<5> (VGA_DIS/tirH2[11]_GND_7_o_LessThan_186_o)
     LUT6:I1->O            1   0.254   1.137  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15_SW0 (N568)
     LUT6:I0->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     11.981ns (4.994ns logic, 6.987ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_tirH1[31]_AND_165_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              13.610ns (Levels of Logic = 13)
  Source:            VGA_DIS/tirH2_1_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_tirH1[31]_AND_165_o falling

  Data Path: VGA_DIS/tirH2_1_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH2_1_LDC (VGA_DIS/tirH2_1_LDC)
     LUT3:I0->O            6   0.235   1.152  VGA_DIS/tirH2_110 (VGA_DIS/tirH2_1)
     LUT4:I0->O            0   0.254   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lutdi (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<0> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<1> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<2> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3>)
     MUXCY:CI->O           1   0.235   0.682  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4>)
     LUT6:I5->O            1   0.254   1.112  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<5> (VGA_DIS/tirH2[11]_GND_7_o_LessThan_186_o)
     LUT6:I1->O            1   0.254   1.137  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15_SW0 (N568)
     LUT6:I0->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     13.610ns (5.738ns logic, 7.872ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_tirH1[31]_AND_167_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              13.577ns (Levels of Logic = 13)
  Source:            VGA_DIS/tirH2_0_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_tirH1[31]_AND_167_o falling

  Data Path: VGA_DIS/tirH2_0_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH2_0_LDC (VGA_DIS/tirH2_0_LDC)
     LUT3:I0->O            6   0.235   1.104  VGA_DIS/tirH2_01 (VGA_DIS/tirH2_0)
     LUT4:I1->O            1   0.235   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lut<0> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<0> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<1> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<2> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3>)
     MUXCY:CI->O           1   0.235   0.682  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4>)
     LUT6:I5->O            1   0.254   1.112  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<5> (VGA_DIS/tirH2[11]_GND_7_o_LessThan_186_o)
     LUT6:I1->O            1   0.254   1.137  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15_SW0 (N568)
     LUT6:I0->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     13.577ns (5.753ns logic, 7.824ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_tirH1[31]_AND_161_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              13.552ns (Levels of Logic = 12)
  Source:            VGA_DIS/tirH2_3_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_tirH1[31]_AND_161_o falling

  Data Path: VGA_DIS/tirH2_3_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH2_3_LDC (VGA_DIS/tirH2_3_LDC)
     LUT3:I0->O            5   0.235   1.117  VGA_DIS/tirH2_32 (VGA_DIS/tirH2_3)
     LUT4:I0->O            0   0.254   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lutdi1 (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<1> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<2> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3>)
     MUXCY:CI->O           1   0.235   0.682  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4>)
     LUT6:I5->O            1   0.254   1.112  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<5> (VGA_DIS/tirH2[11]_GND_7_o_LessThan_186_o)
     LUT6:I1->O            1   0.254   1.137  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15_SW0 (N568)
     LUT6:I0->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     13.552ns (5.715ns logic, 7.837ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_tirH1[31]_AND_163_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              13.519ns (Levels of Logic = 12)
  Source:            VGA_DIS/tirH2_2_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_tirH1[31]_AND_163_o falling

  Data Path: VGA_DIS/tirH2_2_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH2_2_LDC (VGA_DIS/tirH2_2_LDC)
     LUT3:I0->O            5   0.235   1.069  VGA_DIS/tirH2_210 (VGA_DIS/tirH2_2)
     LUT4:I1->O            1   0.235   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lut<1> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<1> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<2> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3>)
     MUXCY:CI->O           1   0.235   0.682  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4>)
     LUT6:I5->O            1   0.254   1.112  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<5> (VGA_DIS/tirH2[11]_GND_7_o_LessThan_186_o)
     LUT6:I1->O            1   0.254   1.137  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15_SW0 (N568)
     LUT6:I0->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     13.519ns (5.730ns logic, 7.789ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_tirH1[31]_AND_157_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              13.564ns (Levels of Logic = 11)
  Source:            VGA_DIS/tirH2_5_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_tirH1[31]_AND_157_o falling

  Data Path: VGA_DIS/tirH2_5_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH2_5_LDC (VGA_DIS/tirH2_5_LDC)
     LUT3:I0->O            6   0.235   1.152  VGA_DIS/tirH2_51 (VGA_DIS/tirH2_5)
     LUT4:I0->O            0   0.254   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lutdi2 (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lutdi2)
     MUXCY:DI->O           1   0.181   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<2> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3>)
     MUXCY:CI->O           1   0.235   0.682  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4>)
     LUT6:I5->O            1   0.254   1.112  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<5> (VGA_DIS/tirH2[11]_GND_7_o_LessThan_186_o)
     LUT6:I1->O            1   0.254   1.137  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15_SW0 (N568)
     LUT6:I0->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     13.564ns (5.691ns logic, 7.872ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_tirH1[31]_AND_159_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              13.530ns (Levels of Logic = 11)
  Source:            VGA_DIS/tirH2_4_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_tirH1[31]_AND_159_o falling

  Data Path: VGA_DIS/tirH2_4_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH2_4_LDC (VGA_DIS/tirH2_4_LDC)
     LUT3:I0->O            6   0.235   1.104  VGA_DIS/tirH2_41 (VGA_DIS/tirH2_4)
     LUT4:I1->O            1   0.235   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lut<2> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<2> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3>)
     MUXCY:CI->O           1   0.235   0.682  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4>)
     LUT6:I5->O            1   0.254   1.112  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<5> (VGA_DIS/tirH2[11]_GND_7_o_LessThan_186_o)
     LUT6:I1->O            1   0.254   1.137  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15_SW0 (N568)
     LUT6:I0->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     13.530ns (5.706ns logic, 7.824ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_tirH1[31]_AND_153_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              13.505ns (Levels of Logic = 10)
  Source:            VGA_DIS/tirH2_7_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_tirH1[31]_AND_153_o falling

  Data Path: VGA_DIS/tirH2_7_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH2_7_LDC (VGA_DIS/tirH2_7_LDC)
     LUT3:I0->O            5   0.235   1.117  VGA_DIS/tirH2_71 (VGA_DIS/tirH2_7)
     LUT4:I0->O            0   0.254   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lutdi3 (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3>)
     MUXCY:CI->O           1   0.235   0.682  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4>)
     LUT6:I5->O            1   0.254   1.112  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<5> (VGA_DIS/tirH2[11]_GND_7_o_LessThan_186_o)
     LUT6:I1->O            1   0.254   1.137  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15_SW0 (N568)
     LUT6:I0->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     13.505ns (5.668ns logic, 7.837ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_tirH1[31]_AND_155_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              13.472ns (Levels of Logic = 10)
  Source:            VGA_DIS/tirH2_6_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_tirH1[31]_AND_155_o falling

  Data Path: VGA_DIS/tirH2_6_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH2_6_LDC (VGA_DIS/tirH2_6_LDC)
     LUT3:I0->O            5   0.235   1.069  VGA_DIS/tirH2_61 (VGA_DIS/tirH2_6)
     LUT4:I1->O            1   0.235   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lut<3> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lut<3>)
     MUXCY:S->O            1   0.215   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<3>)
     MUXCY:CI->O           1   0.235   0.682  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4>)
     LUT6:I5->O            1   0.254   1.112  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<5> (VGA_DIS/tirH2[11]_GND_7_o_LessThan_186_o)
     LUT6:I1->O            1   0.254   1.137  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15_SW0 (N568)
     LUT6:I0->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     13.472ns (5.683ns logic, 7.789ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_tirH1[31]_AND_149_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              13.517ns (Levels of Logic = 9)
  Source:            VGA_DIS/tirH2_9_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_tirH1[31]_AND_149_o falling

  Data Path: VGA_DIS/tirH2_9_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH2_9_LDC (VGA_DIS/tirH2_9_LDC)
     LUT3:I0->O            6   0.235   1.152  VGA_DIS/tirH2_91 (VGA_DIS/tirH2_9)
     LUT4:I0->O            0   0.254   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lutdi4 (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lutdi4)
     MUXCY:DI->O           1   0.393   0.682  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4>)
     LUT6:I5->O            1   0.254   1.112  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<5> (VGA_DIS/tirH2[11]_GND_7_o_LessThan_186_o)
     LUT6:I1->O            1   0.254   1.137  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15_SW0 (N568)
     LUT6:I0->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     13.517ns (5.645ns logic, 7.872ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_tirH1[31]_AND_151_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              13.449ns (Levels of Logic = 9)
  Source:            VGA_DIS/tirH2_8_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_tirH1[31]_AND_151_o falling

  Data Path: VGA_DIS/tirH2_8_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH2_8_LDC (VGA_DIS/tirH2_8_LDC)
     LUT3:I0->O            5   0.235   1.069  VGA_DIS/tirH2_81 (VGA_DIS/tirH2_8)
     LUT4:I1->O            1   0.235   0.000  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lut<4> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_lut<4>)
     MUXCY:S->O            1   0.427   0.682  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4> (VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<4>)
     LUT6:I5->O            1   0.254   1.112  VGA_DIS/Mcompar_tirH2[11]_GND_7_o_LessThan_186_o_cy<5> (VGA_DIS/tirH2[11]_GND_7_o_LessThan_186_o)
     LUT6:I1->O            1   0.254   1.137  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15_SW0 (N568)
     LUT6:I0->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     13.449ns (5.660ns logic, 7.789ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_H1player[31]_AND_101_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              11.327ns (Levels of Logic = 11)
  Source:            VGA_DIS/tirH1_1_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_H1player[31]_AND_101_o falling

  Data Path: VGA_DIS/tirH1_1_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  VGA_DIS/tirH1_1_LDC (VGA_DIS/tirH1_1_LDC)
     LUT3:I0->O            6   0.235   1.152  VGA_DIS/tirH1_110 (VGA_DIS/tirH1_1)
     LUT4:I0->O            0   0.254   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lutdi (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<0> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<1> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<2> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3>)
     MUXCY:CI->O           1   0.235   1.112  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4>)
     LUT6:I1->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     11.327ns (5.230ns logic, 6.097ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_H1player[31]_AND_103_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              11.318ns (Levels of Logic = 11)
  Source:            VGA_DIS/tirH1_0_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_H1player[31]_AND_103_o falling

  Data Path: VGA_DIS/tirH1_0_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH1_0_LDC (VGA_DIS/tirH1_0_LDC)
     LUT3:I0->O            8   0.235   1.172  VGA_DIS/tirH1_01 (VGA_DIS/tirH1_0)
     LUT4:I1->O            1   0.235   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lut<0> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<0> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<1> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<2> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3>)
     MUXCY:CI->O           1   0.235   1.112  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4>)
     LUT6:I1->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     11.318ns (5.245ns logic, 6.073ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_H1player[31]_AND_97_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              11.269ns (Levels of Logic = 10)
  Source:            VGA_DIS/tirH1_3_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_H1player[31]_AND_97_o falling

  Data Path: VGA_DIS/tirH1_3_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  VGA_DIS/tirH1_3_LDC (VGA_DIS/tirH1_3_LDC)
     LUT3:I0->O            5   0.235   1.117  VGA_DIS/tirH1_32 (VGA_DIS/tirH1_3)
     LUT4:I0->O            0   0.254   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lutdi1 (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<1> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<2> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3>)
     MUXCY:CI->O           1   0.235   1.112  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4>)
     LUT6:I1->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     11.269ns (5.207ns logic, 6.062ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_H1player[31]_AND_99_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              11.227ns (Levels of Logic = 10)
  Source:            VGA_DIS/tirH1_2_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_H1player[31]_AND_99_o falling

  Data Path: VGA_DIS/tirH1_2_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH1_2_LDC (VGA_DIS/tirH1_2_LDC)
     LUT3:I0->O            6   0.235   1.104  VGA_DIS/tirH1_210 (VGA_DIS/tirH1_2)
     LUT4:I1->O            1   0.235   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lut<1> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<1> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<2> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3>)
     MUXCY:CI->O           1   0.235   1.112  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4>)
     LUT6:I1->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     11.227ns (5.222ns logic, 6.005ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_H1player[31]_AND_93_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              11.271ns (Levels of Logic = 9)
  Source:            VGA_DIS/tirH1_5_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_H1player[31]_AND_93_o falling

  Data Path: VGA_DIS/tirH1_5_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH1_5_LDC (VGA_DIS/tirH1_5_LDC)
     LUT3:I0->O            7   0.235   1.186  VGA_DIS/tirH1_51 (VGA_DIS/tirH1_5)
     LUT4:I0->O            0   0.254   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lutdi2 (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lutdi2)
     MUXCY:DI->O           1   0.181   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<2> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3>)
     MUXCY:CI->O           1   0.235   1.112  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4>)
     LUT6:I1->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     11.271ns (5.183ns logic, 6.087ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_H1player[31]_AND_95_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              11.238ns (Levels of Logic = 9)
  Source:            VGA_DIS/tirH1_4_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_H1player[31]_AND_95_o falling

  Data Path: VGA_DIS/tirH1_4_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH1_4_LDC (VGA_DIS/tirH1_4_LDC)
     LUT3:I0->O            7   0.235   1.138  VGA_DIS/tirH1_41 (VGA_DIS/tirH1_4)
     LUT4:I1->O            1   0.235   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lut<2> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<2> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3>)
     MUXCY:CI->O           1   0.235   1.112  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4>)
     LUT6:I1->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     11.238ns (5.198ns logic, 6.039ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_H1player[31]_AND_89_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              11.213ns (Levels of Logic = 8)
  Source:            VGA_DIS/tirH1_7_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_H1player[31]_AND_89_o falling

  Data Path: VGA_DIS/tirH1_7_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH1_7_LDC (VGA_DIS/tirH1_7_LDC)
     LUT3:I0->O            6   0.235   1.152  VGA_DIS/tirH1_71 (VGA_DIS/tirH1_7)
     LUT4:I0->O            0   0.254   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lutdi3 (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3>)
     MUXCY:CI->O           1   0.235   1.112  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4>)
     LUT6:I1->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     11.213ns (5.160ns logic, 6.053ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_H1player[31]_AND_91_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              11.180ns (Levels of Logic = 8)
  Source:            VGA_DIS/tirH1_6_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_H1player[31]_AND_91_o falling

  Data Path: VGA_DIS/tirH1_6_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH1_6_LDC (VGA_DIS/tirH1_6_LDC)
     LUT3:I0->O            6   0.235   1.104  VGA_DIS/tirH1_61 (VGA_DIS/tirH1_6)
     LUT4:I1->O            1   0.235   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lut<3> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lut<3>)
     MUXCY:S->O            1   0.215   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<3>)
     MUXCY:CI->O           1   0.235   1.112  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4>)
     LUT6:I1->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     11.180ns (5.175ns logic, 6.005ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_H1player[31]_AND_85_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              11.224ns (Levels of Logic = 7)
  Source:            VGA_DIS/tirH1_9_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_H1player[31]_AND_85_o falling

  Data Path: VGA_DIS/tirH1_9_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH1_9_LDC (VGA_DIS/tirH1_9_LDC)
     LUT3:I0->O            7   0.235   1.186  VGA_DIS/tirH1_91 (VGA_DIS/tirH1_9)
     LUT4:I0->O            0   0.254   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lutdi4 (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lutdi4)
     MUXCY:DI->O           1   0.393   1.112  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4>)
     LUT6:I1->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     11.224ns (5.137ns logic, 6.087ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_H1player[31]_AND_87_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              11.157ns (Levels of Logic = 7)
  Source:            VGA_DIS/tirH1_8_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_H1player[31]_AND_87_o falling

  Data Path: VGA_DIS/tirH1_8_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH1_8_LDC (VGA_DIS/tirH1_8_LDC)
     LUT3:I0->O            6   0.235   1.104  VGA_DIS/tirH1_81 (VGA_DIS/tirH1_8)
     LUT4:I1->O            1   0.235   0.000  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lut<4> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_lut<4>)
     MUXCY:S->O            1   0.427   1.112  VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4> (VGA_DIS/Mcompar_GND_7_o_tirH1[11]_LessThan_187_o_cy<4>)
     LUT6:I1->O            3   0.254   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     11.157ns (5.152ns logic, 6.005ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_H1player[31]_AND_83_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              9.364ns (Levels of Logic = 5)
  Source:            VGA_DIS/tirH1_10_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_H1player[31]_AND_83_o falling

  Data Path: VGA_DIS/tirH1_10_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH1_10_LDC (VGA_DIS/tirH1_10_LDC)
     LUT3:I0->O            6   0.235   1.104  VGA_DIS/tirH1_101 (VGA_DIS/tirH1_10)
     LUT6:I3->O            3   0.235   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                      9.364ns (4.471ns logic, 4.893ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DIS/RESET_H1player[31]_AND_81_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              9.259ns (Levels of Logic = 5)
  Source:            VGA_DIS/tirH1_11_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_DIS/RESET_H1player[31]_AND_81_o falling

  Data Path: VGA_DIS/tirH1_11_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_DIS/tirH1_11_LDC (VGA_DIS/tirH1_11_LDC)
     LUT3:I0->O            6   0.235   0.984  VGA_DIS/tirH1_111 (VGA_DIS/tirH1_11)
     LUT6:I4->O            3   0.250   1.042  VGA_DIS/tirH2[11]_GND_7_o_AND_37_o15 (VGA_DIS/tirH2[11]_GND_7_o_AND_37_o_mmx_out)
     LUT6:I2->O            1   0.254   1.112  ColorTable<4> (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                      9.259ns (4.486ns logic, 4.773ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_24
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |    8.783|         |         |         |
RESET_N                             |   10.241|         |         |         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |    8.329|         |         |
VGA_DIS/RESET_H1player[31]_AND_103_o|         |    8.320|         |         |
VGA_DIS/RESET_H1player[31]_AND_42_o |         |    7.763|         |         |
VGA_DIS/RESET_H1player[31]_AND_43_o |         |    7.868|         |         |
VGA_DIS/RESET_H1player[31]_AND_45_o |         |    7.924|         |         |
VGA_DIS/RESET_H1player[31]_AND_47_o |         |    7.891|         |         |
VGA_DIS/RESET_H1player[31]_AND_49_o |         |    7.947|         |         |
VGA_DIS/RESET_H1player[31]_AND_51_o |         |    7.914|         |         |
VGA_DIS/RESET_H1player[31]_AND_53_o |         |    7.971|         |         |
VGA_DIS/RESET_H1player[31]_AND_55_o |         |    7.938|         |         |
VGA_DIS/RESET_H1player[31]_AND_57_o |         |    7.994|         |         |
VGA_DIS/RESET_H1player[31]_AND_59_o |         |    7.961|         |         |
VGA_DIS/RESET_H1player[31]_AND_61_o |         |    8.017|         |         |
VGA_DIS/RESET_H1player[31]_AND_63_o |         |    7.984|         |         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |    8.040|         |         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |    8.007|         |         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |    8.064|         |         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |    8.031|         |         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |    8.087|         |         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |    8.054|         |         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |    8.110|         |         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |    8.077|         |         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |    8.168|         |         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |    8.135|         |         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |    8.226|         |         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |    8.159|         |         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |    8.215|         |         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |    8.182|         |         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |    8.272|         |         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |    8.239|         |         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |    8.270|         |         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |    8.228|         |         |
VGA_DIS/RESET_tirH1[31]_AND_106_o   |         |    7.360|         |         |
VGA_DIS/RESET_tirH1[31]_AND_107_o   |         |    7.394|         |         |
VGA_DIS/RESET_tirH1[31]_AND_109_o   |         |    7.245|         |         |
VGA_DIS/RESET_tirH1[31]_AND_111_o   |         |    7.417|         |         |
VGA_DIS/RESET_tirH1[31]_AND_113_o   |         |    7.268|         |         |
VGA_DIS/RESET_tirH1[31]_AND_115_o   |         |    7.440|         |         |
VGA_DIS/RESET_tirH1[31]_AND_117_o   |         |    7.292|         |         |
VGA_DIS/RESET_tirH1[31]_AND_119_o   |         |    7.464|         |         |
VGA_DIS/RESET_tirH1[31]_AND_121_o   |         |    7.315|         |         |
VGA_DIS/RESET_tirH1[31]_AND_123_o   |         |    7.487|         |         |
VGA_DIS/RESET_tirH1[31]_AND_125_o   |         |    7.338|         |         |
VGA_DIS/RESET_tirH1[31]_AND_127_o   |         |    7.510|         |         |
VGA_DIS/RESET_tirH1[31]_AND_129_o   |         |    7.361|         |         |
VGA_DIS/RESET_tirH1[31]_AND_131_o   |         |    7.533|         |         |
VGA_DIS/RESET_tirH1[31]_AND_133_o   |         |    7.385|         |         |
VGA_DIS/RESET_tirH1[31]_AND_135_o   |         |    7.557|         |         |
VGA_DIS/RESET_tirH1[31]_AND_137_o   |         |    7.408|         |         |
VGA_DIS/RESET_tirH1[31]_AND_139_o   |         |    7.580|         |         |
VGA_DIS/RESET_tirH1[31]_AND_141_o   |         |    7.431|         |         |
VGA_DIS/RESET_tirH1[31]_AND_143_o   |         |    7.603|         |         |
VGA_DIS/RESET_tirH1[31]_AND_145_o   |         |    7.498|         |         |
VGA_DIS/RESET_tirH1[31]_AND_147_o   |         |    7.663|         |         |
VGA_DIS/RESET_tirH1[31]_AND_149_o   |         |    7.550|         |         |
VGA_DIS/RESET_tirH1[31]_AND_151_o   |         |    7.687|         |         |
VGA_DIS/RESET_tirH1[31]_AND_153_o   |         |    7.538|         |         |
VGA_DIS/RESET_tirH1[31]_AND_155_o   |         |    7.710|         |         |
VGA_DIS/RESET_tirH1[31]_AND_157_o   |         |    7.596|         |         |
VGA_DIS/RESET_tirH1[31]_AND_159_o   |         |    7.768|         |         |
VGA_DIS/RESET_tirH1[31]_AND_161_o   |         |    7.584|         |         |
VGA_DIS/RESET_tirH1[31]_AND_163_o   |         |    7.756|         |         |
VGA_DIS/RESET_tirH1[31]_AND_165_o   |         |    7.643|         |         |
VGA_DIS/RESET_tirH1[31]_AND_167_o   |         |    7.815|         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    3.032|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    3.249|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_42_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    6.039|         |
RESET_N        |         |         |    7.833|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    6.016|         |
RESET_N        |         |         |    7.810|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.992|         |
RESET_N        |         |         |    7.786|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.969|         |
RESET_N        |         |         |    7.763|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.946|         |
RESET_N        |         |         |    7.740|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_51_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.923|         |
RESET_N        |         |         |    7.717|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_53_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.899|         |
RESET_N        |         |         |    7.693|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_55_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.876|         |
RESET_N        |         |         |    7.670|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_57_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.853|         |
RESET_N        |         |         |    7.647|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_59_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.830|         |
RESET_N        |         |         |    7.624|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_61_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.806|         |
RESET_N        |         |         |    7.600|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_63_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.783|         |
RESET_N        |         |         |    7.577|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_65_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.760|         |
RESET_N        |         |         |    7.554|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.737|         |
RESET_N        |         |         |    7.531|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_69_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.713|         |
RESET_N        |         |         |    7.507|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.690|         |
RESET_N        |         |         |    7.484|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.667|         |
RESET_N        |         |         |    7.461|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.644|         |
RESET_N        |         |         |    7.438|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.620|         |
RESET_N        |         |         |    7.414|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.597|         |
RESET_N        |         |         |    7.391|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.574|         |
RESET_N        |         |         |    7.368|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.551|         |
RESET_N        |         |         |    7.345|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.527|         |
RESET_N        |         |         |    7.321|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.504|         |
RESET_N        |         |         |    7.298|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    5.232|         |
RESET_N        |         |         |    7.026|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    4.513|         |
RESET_N        |         |         |    6.091|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    4.490|         |
RESET_N        |         |         |    6.068|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    4.466|         |
RESET_N        |         |         |    5.796|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    4.443|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_H1player[31]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |         |         |    4.171|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_106_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.931|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    5.029|         |
VGA_DIS/RESET_H1player[31]_AND_42_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_43_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_45_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_47_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_49_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_51_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_53_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_55_o |         |         |    5.546|         |
VGA_DIS/RESET_H1player[31]_AND_57_o |         |         |    5.569|         |
VGA_DIS/RESET_H1player[31]_AND_59_o |         |         |    5.592|         |
VGA_DIS/RESET_H1player[31]_AND_61_o |         |         |    5.615|         |
VGA_DIS/RESET_H1player[31]_AND_63_o |         |         |    5.639|         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |         |    5.662|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.685|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.708|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.732|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.755|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.778|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.801|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.825|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.883|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.906|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.963|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.953|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.976|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.999|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    6.056|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    6.080|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.983|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    6.092|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_107_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.908|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    5.006|         |
VGA_DIS/RESET_H1player[31]_AND_43_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_45_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_47_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_49_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_51_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_53_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_55_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_57_o |         |         |    5.546|         |
VGA_DIS/RESET_H1player[31]_AND_59_o |         |         |    5.569|         |
VGA_DIS/RESET_H1player[31]_AND_61_o |         |         |    5.592|         |
VGA_DIS/RESET_H1player[31]_AND_63_o |         |         |    5.615|         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |         |    5.639|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.662|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.685|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.708|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.732|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.755|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.778|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.801|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.860|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.883|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.940|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.929|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.953|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.976|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    6.033|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    6.056|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.960|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    6.069|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_109_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.885|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.983|         |
VGA_DIS/RESET_H1player[31]_AND_45_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_47_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_49_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_51_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_53_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_55_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_57_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_59_o |         |         |    5.546|         |
VGA_DIS/RESET_H1player[31]_AND_61_o |         |         |    5.569|         |
VGA_DIS/RESET_H1player[31]_AND_63_o |         |         |    5.592|         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |         |    5.615|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.639|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.662|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.685|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.708|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.732|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.755|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.778|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.836|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.860|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.917|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.906|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.929|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.953|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    6.010|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    6.033|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.936|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    6.046|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_111_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.861|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.960|         |
VGA_DIS/RESET_H1player[31]_AND_47_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_49_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_51_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_53_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_55_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_57_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_59_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_61_o |         |         |    5.546|         |
VGA_DIS/RESET_H1player[31]_AND_63_o |         |         |    5.569|         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |         |    5.592|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.615|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.639|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.662|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.685|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.708|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.732|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.755|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.813|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.836|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.894|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.883|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.906|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.929|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.987|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    6.010|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.913|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    6.022|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_113_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.838|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.936|         |
VGA_DIS/RESET_H1player[31]_AND_49_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_51_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_53_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_55_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_57_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_59_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_61_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_63_o |         |         |    5.546|         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |         |    5.569|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.592|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.615|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.639|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.662|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.685|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.708|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.732|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.790|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.813|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.870|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.860|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.883|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.906|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.963|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.987|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.890|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.999|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_115_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.815|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.913|         |
VGA_DIS/RESET_H1player[31]_AND_51_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_53_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_55_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_57_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_59_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_61_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_63_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |         |    5.546|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.569|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.592|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.615|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.639|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.662|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.685|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.708|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.767|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.790|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.847|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.836|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.860|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.883|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.940|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.963|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.867|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.976|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_117_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.792|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.890|         |
VGA_DIS/RESET_H1player[31]_AND_53_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_55_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_57_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_59_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_61_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_63_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.546|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.569|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.592|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.615|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.639|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.662|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.685|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.743|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.767|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.824|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.813|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.836|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.860|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.917|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.940|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.843|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.953|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_119_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.768|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.867|         |
VGA_DIS/RESET_H1player[31]_AND_55_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_57_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_59_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_61_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_63_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.546|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.569|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.592|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.615|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.639|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.662|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.720|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.743|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.801|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.790|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.813|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.836|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.894|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.917|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.820|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.929|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_121_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.745|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.843|         |
VGA_DIS/RESET_H1player[31]_AND_57_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_59_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_61_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_63_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.546|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.569|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.592|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.615|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.639|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.697|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.720|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.777|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.767|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.790|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.813|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.870|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.894|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.797|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.906|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_123_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.722|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.820|         |
VGA_DIS/RESET_H1player[31]_AND_59_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_61_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_63_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.546|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.569|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.592|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.615|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.674|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.697|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.754|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.743|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.767|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.790|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.847|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.870|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.774|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.883|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_125_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.699|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.797|         |
VGA_DIS/RESET_H1player[31]_AND_61_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_63_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.546|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.569|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.592|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.650|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.674|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.731|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.720|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.743|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.767|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.824|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.847|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.750|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.860|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_127_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.675|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.774|         |
VGA_DIS/RESET_H1player[31]_AND_63_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.546|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.569|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.627|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.650|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.708|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.697|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.720|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.743|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.801|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.824|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.727|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.836|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_129_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.652|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.750|         |
VGA_DIS/RESET_H1player[31]_AND_65_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.546|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.604|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.627|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.684|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.674|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.697|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.720|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.777|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.801|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.704|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.813|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_131_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.629|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.727|         |
VGA_DIS/RESET_H1player[31]_AND_67_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.581|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.604|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.661|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.650|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.674|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.697|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.754|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.777|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.681|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.790|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_133_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.606|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.704|         |
VGA_DIS/RESET_H1player[31]_AND_69_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.499|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.557|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.581|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.638|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.627|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.650|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.674|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.731|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.754|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.657|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.767|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_135_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.582|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.681|         |
VGA_DIS/RESET_H1player[31]_AND_71_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.476|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.534|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.557|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.615|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.604|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.627|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.650|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.708|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.731|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.634|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.743|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_137_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.559|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.657|         |
VGA_DIS/RESET_H1player[31]_AND_73_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.453|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.511|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.534|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.591|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.581|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.604|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.627|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.684|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.708|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.611|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.720|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_139_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.536|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.634|         |
VGA_DIS/RESET_H1player[31]_AND_75_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.429|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.488|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.511|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.568|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.557|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.581|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.604|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.661|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.684|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.588|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.697|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_141_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.513|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.611|         |
VGA_DIS/RESET_H1player[31]_AND_77_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.406|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.464|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.488|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.545|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.534|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.557|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.581|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.638|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.661|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.564|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.674|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_143_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.489|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.588|         |
VGA_DIS/RESET_H1player[31]_AND_79_o |         |         |    5.134|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.441|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.464|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.511|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.534|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.557|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.615|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.638|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.541|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.650|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_145_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.466|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.564|         |
VGA_DIS/RESET_H1player[31]_AND_81_o |         |         |    5.169|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.441|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.498|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.488|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.511|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.534|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.591|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.615|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.518|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.627|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_147_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.443|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.541|         |
VGA_DIS/RESET_H1player[31]_AND_83_o |         |         |    5.169|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.475|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.464|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.488|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.511|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.568|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.591|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.495|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.604|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_149_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.420|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.518|         |
VGA_DIS/RESET_H1player[31]_AND_85_o |         |         |    5.203|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.441|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.464|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.488|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.545|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.568|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.471|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.581|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_151_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.396|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.495|         |
VGA_DIS/RESET_H1player[31]_AND_87_o |         |         |    5.169|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.441|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.464|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.545|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.448|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.557|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_153_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.373|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.471|         |
VGA_DIS/RESET_H1player[31]_AND_89_o |         |         |    5.169|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.441|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.498|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.522|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.425|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.534|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_155_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.350|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.448|         |
VGA_DIS/RESET_H1player[31]_AND_91_o |         |         |    5.169|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.475|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.498|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.402|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.511|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_157_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.327|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.425|         |
VGA_DIS/RESET_H1player[31]_AND_93_o |         |         |    5.203|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.475|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.378|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.488|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_159_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.303|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.402|         |
VGA_DIS/RESET_H1player[31]_AND_95_o |         |         |    5.203|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.355|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.464|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_161_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.280|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.378|         |
VGA_DIS/RESET_H1player[31]_AND_97_o |         |         |    4.083|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.441|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_163_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    5.008|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.355|         |
VGA_DIS/RESET_H1player[31]_AND_99_o |         |         |    5.169|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_165_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    3.922|         |
VGA_DIS/RESET_H1player[31]_AND_101_o|         |         |    4.083|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_DIS/RESET_tirH1[31]_AND_167_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLOCK_24                            |         |         |    3.947|         |
VGA_DIS/RESET_H1player[31]_AND_103_o|         |         |    4.108|         |
------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 46.00 secs
Total CPU time to Xst completion: 46.62 secs
 
--> 

Total memory usage is 305640 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   81 (   0 filtered)
Number of infos    :   15 (   0 filtered)

