	component system is
		port (
			blue_pio_export  : out std_logic_vector(7 downto 0);                     -- export
			btn_pio_export   : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			clk_clk          : in  std_logic                     := 'X';             -- clk
			green_pio_export : out std_logic_vector(7 downto 0);                     -- export
			mem_address      : in  std_logic_vector(18 downto 0) := (others => 'X'); -- address
			mem_chipselect   : in  std_logic                     := 'X';             -- chipselect
			mem_clken        : in  std_logic                     := 'X';             -- clken
			mem_write        : in  std_logic                     := 'X';             -- write
			mem_readdata     : out std_logic_vector(7 downto 0);                     -- readdata
			mem_writedata    : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- writedata
			red_pio_export   : out std_logic_vector(7 downto 0);                     -- export
			reset_reset_n    : in  std_logic                     := 'X'              -- reset_n
		);
	end component system;

