\hypertarget{classLSDelayChipV1}{
\section{LSDelayChipV1 Class Reference}
\label{classLSDelayChipV1}\index{LSDelayChipV1@{LSDelayChipV1}}
}


{\ttfamily \#include $<$LSDelayChipV1.h$>$}Inheritance diagram for LSDelayChipV1::\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=5cm]{classLSDelayChipV1}
\end{center}
\end{figure}
\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235}{Attribut} \{ \par
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}{UNDEFINED}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}{PASSIVE}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}{ACTIVE}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}{INTERFACE}, 
\par
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}{IO}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}{IODATA}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}{ELEMENT}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}{HARDWARE}, 
\par
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}{PROCESSUS}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}{SOFTWARE}
 \}
\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classLSDelayChipV1_a4dbc01a273a6e044b6f163e12e136134}{LSDelayChipV1} ()
\item 
void \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{configRegBulkRead} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} confRegAddr)
\item 
void \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} confRegAddr, \hyperlink{LSDelayChipV1_8h_adf928e51a60dba0df29d615401cc55a8}{U16} \hyperlink{structconfRegData}{confRegData})
\item 
void \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} confRegAddr)
\item 
void \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} confRegAddr, \hyperlink{structconfRegData}{confRegData} d)
\item 
void \hyperlink{classLSDelayChipV1_ad83fb046d3576cdccdb4b4fe59f7ff71}{setConfigRegPhaseADC} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} confRegAddr, \hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} phaseADC)
\item 
void \hyperlink{classLSDelayChipV1_aa1364ef56bf75884756a8d589cee4328}{setConfigRegPhaseTH} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} confRegAddr, \hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} phaseTH)
\item 
void \hyperlink{classLSDelayChipV1_a317f739744d1093385306530fe5b312a}{setConfigRegPhaseINT} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} confRegAddr, \hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} phaseINT)
\item 
void \hyperlink{classLSDelayChipV1_a46a7aee8c7373c6858af9ecd29e9b116}{setConfigRegLVDSOutEn} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} confRegAddr, bool en)
\item 
void \hyperlink{classLSDelayChipV1_a813eca3585445d504d60a93ec55817f4}{setConfigRegDebugMode} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} confRegAddr, bool en)
\item 
void \hyperlink{classLSDelayChipV1_afd8a57dda2cd6a62607cbfc9808c3220}{setConfigRegVControlOutEn} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} confRegAddr, bool en)
\item 
void \hyperlink{classLSDelayChipV1_a2a1eebeacb7ed2b0fc5584f3630d0aa0}{setConfigRegLOCUS} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} confRegAddr, \hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} locus)
\item 
void \hyperlink{classLSDelayChipV1_a5b2c2e527b044b128306695828e9fd19}{resetPumps} ()
\item 
void \hyperlink{classLSDelayChipV1_a9e04b654e8d6d63efe23fc3b31e15ce6}{bypassMisoMosi} (\hyperlink{LSDelayChipV1_8h_adf928e51a60dba0df29d615401cc55a8}{U16} writeData)
\item 
void \hyperlink{classLSDelayChipV1_ad0ed8d0797c985d7595fbe56f0da1996}{spiBERTest} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} confRegAddr, long nFrames)
\item 
void \hyperlink{classLSDelayChipV1_a01c1e85ae0d0e031164fe2d47b4f4824}{showConfig} ()
\item 
\hyperlink{classLSDelayChipV1_a86c96f60b9be6f35745536df46919817}{$\sim$LSDelayChipV1} ()
\item 
void \hyperlink{classLSDelayChipV1_a3d57457a70f7d42687197704321b0c8e}{help} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classLSDelayChipV1_af8bc9c84a1b65cbc2176fdbc349e829c}{init} ()
\item 
void \hyperlink{classLSDelayChipV1_a6b772084a850e96b2f9bb5600c29259c}{reset} ()
\item 
void \hyperlink{classLSDelayChipV1_a7d4eb6fb7ca527286d36f30123bfd60a}{update} ()
\item 
void \hyperlink{classLSDelayChipV1_a04ec44c79258fd22f7d2d5ea27a67648}{setAddress} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} address)
\item 
void \hyperlink{classElement_a3c0abcb36f8906688bb7e32608df7086}{recursiveInitElement} ()
\item 
void \hyperlink{classElement_a82119ed37dff76508a2746a853ec35ba}{recursiveInitCommunications} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classElement_ab476b4b1df5954141ceb14f072433b89}{setConnection} (\hyperlink{classHierarchy}{Hierarchy} $\ast$)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classElement_af57444353c1ddf9fa0109801e97debf7}{connection} ()
\item 
void \hyperlink{classHierarchy_af4d43b0765b402670eed2d62c73405af}{clear} ()
\item 
void \hyperlink{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}{setParent} (\hyperlink{classHierarchy}{Hierarchy} $\ast$parent)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent} ()
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}{parent} (std::string)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{origin} ()
\item 
virtual void \hyperlink{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}{addChild} (\hyperlink{classHierarchy}{Hierarchy} $\ast$element)
\item 
std::vector$<$ \hyperlink{classHierarchy}{Hierarchy} $\ast$ $>$ \hyperlink{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{children} ()
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a1e207f973c694b538bf90107b4868817}{child} (std::string)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}{childTyped} (std::string)
\item 
unsigned long \hyperlink{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}{numberOfChildren} ()
\item 
bool \hyperlink{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}{hasChildren} ()
\item 
void \hyperlink{classHierarchy_a2b2b359fac003233f65786a616766bde}{delChild} (\hyperlink{classHierarchy}{Hierarchy} $\ast$)
\item 
void \hyperlink{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}{delChild} (std::string)
\item 
std::string \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path} (std::string=std::string(\char`\"{}\char`\"{}))
\item 
std::string \hyperlink{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}{pathTyped} (std::string=std::string(\char`\"{}\char`\"{}))
\item 
void \hyperlink{classHierarchy_a76e914b9a677a22a82deb74d892bf261}{tree} (std::string indent=std::string(\char`\"{}\char`\"{}))
\item 
void \hyperlink{classHierarchy_a594c294c5f60c230e106d522ed008212}{tree} ()
\item 
std::string \hyperlink{classObject_a975e888d50bfcbffda2c86368332a5cd}{name} () const 
\item 
std::string \hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type} ()
\item 
unsigned char \hyperlink{classObject_af99145335cc61ff6e2798ea17db009d2}{id} ()
\item 
std::string \hyperlink{classObject_a73a0f1a41828fdd8303dd662446fb6c3}{title} ()
\item 
void \hyperlink{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}{msgSvc} (int level, std::string msg, std::string name)
\item 
void \hyperlink{classObject_a58b2d0618c2d08cf2383012611528d97}{msg} (std::string mymsg)
\item 
void \hyperlink{classObject_ac5d59299273cee27aacf7de00d2e7034}{msg} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a83d2db2df682907ea1115ad721c1c4a1}{verbose} (std::string mymsg)
\item 
void \hyperlink{classObject_a2d4120195317e2a3c6532e8bb9f3da68}{verbose} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug} (std::string mymsg)
\item 
void \hyperlink{classObject_a6c9a0397ca804e04d675ed05683f5420}{debug} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info} (std::string mymsg)
\item 
void \hyperlink{classObject_a1ca123253dfd30fc28b156f521dcbdae}{info} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning} (std::string mymsg)
\item 
void \hyperlink{classObject_a11f101db4dd73d9391b0231818881d86}{warning} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a204a95f57818c0f811933917a30eff45}{error} (std::string mymsg)
\item 
void \hyperlink{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}{error} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}{fatal} (std::string mymsg)
\item 
void \hyperlink{classObject_ae62acd3d09f716220f75f252dc38bc9a}{fatal} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}{setName} (std::string name)
\item 
void \hyperlink{classObject_aae534cc9d982bcb9b99fd505f2e103a5}{setType} (std::string type)
\item 
void \hyperlink{classObject_a398fe08cba594a0ce6891d59fe4f159f}{setId} (unsigned char id)
\item 
void \hyperlink{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}{setTitle} (std::string title)
\item 
void \hyperlink{classObject_a870c5af919958c2136623b2d7816d123}{setDllName} (std::string dllName)
\item 
std::string \hyperlink{classObject_a2e3947f2870094c332d7454117f3ec63}{dllName} ()
\item 
bool \hyperlink{classAttrib_a704f26af560909ad22065083bb7d4c34}{is} (int attribut)
\item 
void \hyperlink{classAttrib_a235f773af19c900264a190b00a3b4ad7}{add} (int attribut)
\item 
void \hyperlink{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}{remove} (int attribut)
\item 
std::string \hyperlink{classAttrib_aee7bbf16b144887f196e1341b24f8a26}{attributs} ()
\end{DoxyCompactItemize}
\subsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}{m\_\-connection}
\item 
std::string \hyperlink{classAttrib_a3414521d7a82476e874b25a5407b5e63}{m\_\-attribString} \mbox{[}10\mbox{]}
\end{DoxyCompactItemize}
\subsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{classLSDelayChipV1_aa8118972150a9e1e95e9006e003c0206}{checkConfigAddr} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} addr)
\item 
bool \hyperlink{classLSDelayChipV1_a5083f29a93d38258d9de00dd5a89af99}{checkStatusAddr} (\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} addr)
\item 
std::string \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs} (\hyperlink{LSDelayChipV1_8h_adf928e51a60dba0df29d615401cc55a8}{U16} value)
\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_\-regConfig}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_\-regStatus}
\item 
\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} \hyperlink{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}{m\_\-address}
\item 
\hyperlink{LSDelayChipV1_8h_adf928e51a60dba0df29d615401cc55a8}{U16} \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_\-rxConfigBits}
\item 
\hyperlink{structconfRegData}{confRegData} \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_\-rxConfig}
\item 
\hyperlink{LSDelayChipV1_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} \hyperlink{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}{m\_\-configAddr}
\item 
long \hyperlink{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}{m\_\-nBad}
\item 
double \hyperlink{classLSDelayChipV1_a38d35de6a25fb1394ede2f39a4f25a08}{m\_\-fer}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 68 of file LSDelayChipV1.h.

\subsection{Member Enumeration Documentation}
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235}{
\index{LSDelayChipV1@{LSDelayChipV1}!Attribut@{Attribut}}
\index{Attribut@{Attribut}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{Attribut}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf Attrib::Attribut}\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235}
\begin{Desc}
\item[Enumerator: ]\par
\begin{description}
\index{UNDEFINED@{UNDEFINED}!LSDelayChipV1@{LSDelayChipV1}}\index{LSDelayChipV1@{LSDelayChipV1}!UNDEFINED@{UNDEFINED}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}{
UNDEFINED}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}
}]\index{PASSIVE@{PASSIVE}!LSDelayChipV1@{LSDelayChipV1}}\index{LSDelayChipV1@{LSDelayChipV1}!PASSIVE@{PASSIVE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}{
PASSIVE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}
}]\index{ACTIVE@{ACTIVE}!LSDelayChipV1@{LSDelayChipV1}}\index{LSDelayChipV1@{LSDelayChipV1}!ACTIVE@{ACTIVE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}{
ACTIVE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}
}]\index{INTERFACE@{INTERFACE}!LSDelayChipV1@{LSDelayChipV1}}\index{LSDelayChipV1@{LSDelayChipV1}!INTERFACE@{INTERFACE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}{
INTERFACE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}
}]\index{IO@{IO}!LSDelayChipV1@{LSDelayChipV1}}\index{LSDelayChipV1@{LSDelayChipV1}!IO@{IO}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}{
IO}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}
}]\index{IODATA@{IODATA}!LSDelayChipV1@{LSDelayChipV1}}\index{LSDelayChipV1@{LSDelayChipV1}!IODATA@{IODATA}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}{
IODATA}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}
}]\index{ELEMENT@{ELEMENT}!LSDelayChipV1@{LSDelayChipV1}}\index{LSDelayChipV1@{LSDelayChipV1}!ELEMENT@{ELEMENT}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}{
ELEMENT}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}
}]\index{HARDWARE@{HARDWARE}!LSDelayChipV1@{LSDelayChipV1}}\index{LSDelayChipV1@{LSDelayChipV1}!HARDWARE@{HARDWARE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}{
HARDWARE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}
}]\index{PROCESSUS@{PROCESSUS}!LSDelayChipV1@{LSDelayChipV1}}\index{LSDelayChipV1@{LSDelayChipV1}!PROCESSUS@{PROCESSUS}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}{
PROCESSUS}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}
}]\index{SOFTWARE@{SOFTWARE}!LSDelayChipV1@{LSDelayChipV1}}\index{LSDelayChipV1@{LSDelayChipV1}!SOFTWARE@{SOFTWARE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}{
SOFTWARE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}
}]\end{description}
\end{Desc}



Definition at line 29 of file Attrib.h.


\begin{DoxyCode}
29                 {
30     UNDEFINED,
31     PASSIVE,
32     ACTIVE,
33     INTERFACE,
34     IO,
35     IODATA,
36     ELEMENT,
37     HARDWARE,
38     PROCESSUS,
39     SOFTWARE 
40   }; // array m_attribString must be changed into Attrib::Attrib if this enu is m
      odified. 
\end{DoxyCode}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{classLSDelayChipV1_a4dbc01a273a6e044b6f163e12e136134}{
\index{LSDelayChipV1@{LSDelayChipV1}!LSDelayChipV1@{LSDelayChipV1}}
\index{LSDelayChipV1@{LSDelayChipV1}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{LSDelayChipV1}]{\setlength{\rightskip}{0pt plus 5cm}LSDelayChipV1::LSDelayChipV1 ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classLSDelayChipV1_a4dbc01a273a6e044b6f163e12e136134}


Definition at line 71 of file LSDelayChipV1.h.

References Attrib::add(), Hierarchy::addChild(), IOdata::Byte, Object::debug(), IOdata::defDataU8(), Attrib::ELEMENT, Attrib::HARDWARE, IOobject::io(), m\_\-configAddr, m\_\-regConfig, m\_\-regStatus, Object::setId(), Object::setName(), IOdata::setSubAddress(), Object::setType(), and IOdata::setWordSize().


\begin{DoxyCode}
71                    {
72         setType("LSDelayChipV1");
73         setId(0);
74 
75         add(Attrib::ELEMENT); add (Attrib::HARDWARE);
76         debug("LSDelayChipV1 built.","LSDelayChipV1::LSDelayChipV1");
77 
78         m_regConfig=new Register();
79         m_regStatus=new Register();
80 
81         m_regConfig->setName("ConfigRegister");
82         m_regStatus->setName("StatusRegister");
83 
84         m_regConfig->io()->setSubAddress(9);    
85         m_regStatus->io()->setSubAddress(19);
86 
87         m_regConfig->io()->defDataU8(3);    
88         m_regStatus->io()->defDataU8(2);
89 
90         m_regConfig->io()->setWordSize(IOdata::Byte);
91         m_regStatus->io()->setWordSize(IOdata::Byte);
92 
93         addChild(m_regConfig);
94         addChild(m_regStatus);
95         m_configAddr = 0xEE;
96     }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a86c96f60b9be6f35745536df46919817}{
\index{LSDelayChipV1@{LSDelayChipV1}!$\sim$LSDelayChipV1@{$\sim$LSDelayChipV1}}
\index{$\sim$LSDelayChipV1@{$\sim$LSDelayChipV1}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{$\sim$LSDelayChipV1}]{\setlength{\rightskip}{0pt plus 5cm}LSDelayChipV1::$\sim$LSDelayChipV1 ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classLSDelayChipV1_a86c96f60b9be6f35745536df46919817}


Definition at line 125 of file LSDelayChipV1.h.


\begin{DoxyCode}
125                   {
126   }
\end{DoxyCode}


\subsection{Member Function Documentation}
\hypertarget{classAttrib_a235f773af19c900264a190b00a3b4ad7}{
\index{LSDelayChipV1@{LSDelayChipV1}!add@{add}}
\index{add@{add}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{add}]{\setlength{\rightskip}{0pt plus 5cm}void Attrib::add (int {\em attribut})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classAttrib_a235f773af19c900264a190b00a3b4ad7}
Add an attribut 

Definition at line 67 of file Attrib.h.

References Attrib::m\_\-attributs, and Attrib::UNDEFINED.

Referenced by A3PE::A3PE(), Attrib::Attrib(), SpecsMezzanine::cmdline(), Computer::Computer(), CU\_\-v1::CU\_\-v1(), export\_\-obj(), FEB\_\-v1::FEB\_\-v1(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), Application::initialize(), Interface::Interface(), IOdata::IOdata(), IOobject::IOobject(), LSDelayChipV1(), MSOxxxx::MSOxxxx(), Phaser::Phaser(), Processus::Processus(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), Attrib::remove(), SeqPGA::SeqPGA(), SpecsMaster::SpecsMaster(), and SpecsSlave::SpecsSlave().


\begin{DoxyCode}
67                             {
68     if (attribut!=Attrib::UNDEFINED) remove(Attrib::UNDEFINED);
69     bool duplicate = false ;
70     std::vector<int>::const_iterator iter ;
71     for ( iter  = m_attributs.begin() ;
72           iter != m_attributs.end()   ;
73           ++iter ) {
74       if ( attribut == (*iter) ) {
75         duplicate = true ;
76       }
77     }
78     if (!duplicate) {
79       m_attributs.push_back( attribut );
80     }
81   }
\end{DoxyCode}
\hypertarget{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}{
\index{LSDelayChipV1@{LSDelayChipV1}!addChild@{addChild}}
\index{addChild@{addChild}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{addChild}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::addChild ({\bf Hierarchy} $\ast$ {\em element})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual, inherited\mbox{]}}}}
\label{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}


Definition at line 83 of file Hierarchy.cpp.

References Object::debug(), Hierarchy::m\_\-children, Object::name(), and Hierarchy::setParent().

Referenced by A3PE::A3PE(), SpecsMezzanine::addBus(), SpecsSlave::addI2c(), Application::create(), CU\_\-v1::CU\_\-v1(), export\_\-obj(), FEB\_\-v1::FEB\_\-v1(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), LSDelayChipV1(), FePGA::MakeRAM(), FePGA::MakeRegister(), Phaser::Phaser(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), SeqPGA::SeqPGA(), SpecsMezzanine::SpecsMezzanine(), UsbI2cBus::UsbI2cBus(), and UsbSpiBus::UsbSpiBus().


\begin{DoxyCode}
83                                           {
84   element->setParent(this);
85   m_children.push_back(element);
86   debug(element->name()+" added to the child tree.","Hierarchy::addChild");
87 }
\end{DoxyCode}
\hypertarget{classAttrib_aee7bbf16b144887f196e1341b24f8a26}{
\index{LSDelayChipV1@{LSDelayChipV1}!attributs@{attributs}}
\index{attributs@{attributs}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{attributs}]{\setlength{\rightskip}{0pt plus 5cm}std::string Attrib::attributs ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classAttrib_aee7bbf16b144887f196e1341b24f8a26}
Print the \hyperlink{classAttrib}{Attrib} of an \hyperlink{classObject}{Object} 

Definition at line 54 of file Attrib.cpp.

References images::index, Attrib::m\_\-attribString, and Attrib::m\_\-attributs.

Referenced by export\_\-obj().


\begin{DoxyCode}
54                             {
55   std::string output;
56   std::vector<int>::iterator iter ;
57   for ( unsigned int index = 0 ; index < m_attributs.size() ; ++index ) {
58     if ( m_attributs.size() - index > 1 ) {
59       output.append(m_attribString[m_attributs[index]]);
60       output.append(":");
61     }
62     else {
63       output.append(m_attribString[m_attributs[index]]);
64     }
65   }
66   return output;
67 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a9e04b654e8d6d63efe23fc3b31e15ce6}{
\index{LSDelayChipV1@{LSDelayChipV1}!bypassMisoMosi@{bypassMisoMosi}}
\index{bypassMisoMosi@{bypassMisoMosi}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{bypassMisoMosi}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::bypassMisoMosi ({\bf U16} {\em writeData})}}
\label{classLSDelayChipV1_a9e04b654e8d6d63efe23fc3b31e15ce6}


Definition at line 144 of file LSDelayChipV1.cpp.

References configRegBulkWrite(), and SC\_\-MOSI\_\-MISO\_\-BYPASS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
145 {
146     configRegBulkWrite(SC_MOSI_MISO_BYPASS,writeData);
147 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_aa8118972150a9e1e95e9006e003c0206}{
\index{LSDelayChipV1@{LSDelayChipV1}!checkConfigAddr@{checkConfigAddr}}
\index{checkConfigAddr@{checkConfigAddr}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{checkConfigAddr}]{\setlength{\rightskip}{0pt plus 5cm}bool LSDelayChipV1::checkConfigAddr ({\bf U8} {\em addr})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private\mbox{]}}}}
\label{classLSDelayChipV1_aa8118972150a9e1e95e9006e003c0206}


Definition at line 177 of file LSDelayChipV1.h.

References ADC\_\-0\_\-CONFREG\_\-ADDR, ADC\_\-1\_\-CONFREG\_\-ADDR, ADC\_\-2\_\-CONFREG\_\-ADDR, ADC\_\-3\_\-CONFREG\_\-ADDR, Object::debug(), INT\_\-TH\_\-0\_\-CONFREG\_\-ADDR, INT\_\-TH\_\-1\_\-CONFREG\_\-ADDR, INT\_\-TH\_\-2\_\-CONFREG\_\-ADDR, INT\_\-TH\_\-3\_\-CONFREG\_\-ADDR, and itos().

Referenced by getConfigReg(), and setConfigReg().


\begin{DoxyCode}
178     {
179          bool ok = false;
180          ok |= (addr == INT_TH_0_CONFREG_ADDR); 
181          ok |= (addr == INT_TH_1_CONFREG_ADDR);
182          ok |= (addr == INT_TH_2_CONFREG_ADDR);
183          ok |= (addr == INT_TH_3_CONFREG_ADDR);     
184          ok |= (addr == ADC_0_CONFREG_ADDR); 
185          ok |= (addr == ADC_1_CONFREG_ADDR);
186          ok |= (addr == ADC_2_CONFREG_ADDR);
187          ok |= (addr == ADC_3_CONFREG_ADDR);
188          if(ok) debug("The address @" + itos(addr) + " is valid.");
189          else   debug("The address @" + itos(addr) + " is not valid.");
190          return ok;           
191     }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a5083f29a93d38258d9de00dd5a89af99}{
\index{LSDelayChipV1@{LSDelayChipV1}!checkStatusAddr@{checkStatusAddr}}
\index{checkStatusAddr@{checkStatusAddr}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{checkStatusAddr}]{\setlength{\rightskip}{0pt plus 5cm}bool LSDelayChipV1::checkStatusAddr ({\bf U8} {\em addr})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private\mbox{]}}}}
\label{classLSDelayChipV1_a5083f29a93d38258d9de00dd5a89af99}


Definition at line 193 of file LSDelayChipV1.h.

References Object::debug(), DLL\_\-0\_\-STATREG\_\-ADDR, DLL\_\-1\_\-STATREG\_\-ADDR, DLL\_\-2\_\-STATREG\_\-ADDR, DLL\_\-3\_\-STATREG\_\-ADDR, and itos().


\begin{DoxyCode}
194     {
195          bool ok = false;  
196          ok |= (addr == DLL_0_STATREG_ADDR); 
197          ok |= (addr == DLL_1_STATREG_ADDR);
198          ok |= (addr == DLL_2_STATREG_ADDR);
199          ok |= (addr == DLL_3_STATREG_ADDR);  
200          if(ok) debug("The address @" + itos(addr) + " is valid.");
201          else   debug("The address @" + itos(addr) + " is not valid.");      
202          return ok;           
203     }
\end{DoxyCode}
\hypertarget{classHierarchy_a1e207f973c694b538bf90107b4868817}{
\index{LSDelayChipV1@{LSDelayChipV1}!child@{child}}
\index{child@{child}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{child}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Hierarchy::child (std::string {\em path})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a1e207f973c694b538bf90107b4868817}


Definition at line 133 of file Hierarchy.cpp.

References Hierarchy::child(), Hierarchy::children(), Object::name(), Hierarchy::origin(), Hierarchy::parent(), and Object::warning().

Referenced by Application::cd(), Hierarchy::child(), and export\_\-obj().


\begin{DoxyCode}
133                                          {
134   std::string newpath = path;
135   std::string up("..");
136   std::string separator(1,'/');
137 
138   Hierarchy * newcurrent = 0;
139 
140   //  info("path="+path,"Hierarchy::child");
141 
142   if (path.compare("")==0 || path.compare("/")==0) {
143     //    debug("return origin","Hierarchy::child");
144     return origin();
145   }
146 
147   if (path.compare(name())==0){
148     //    debug("return itself","Hierarchy::child");
149     return this;
150   }
151 
152   if (path.compare("..")==0){
153     if (0!=this->parent()) return this->parent();
154     else return this;
155   }
156 
157   if (path.compare("../")==0){
158     if (0!=this->parent()) return this->parent();
159     else return this;
160   }
161 
162 
163   int npos=path.find(separator,0);
164 
165   //  info("find separator in "+itos(npos)+" of "+path,"Hierarchy::child");
166 
167   // remove last separator
168   if ( npos == (int)(path.size()-1) ) {
169     newpath = std::string(path,0,npos);
170     path = newpath;
171   }
172 
173   if (npos==0){
174     //    debug("Going back to origin and calling child","Hierarchy::child");
175     newpath=std::string(path,1,path.size()-1);
176     return origin()->child(newpath);
177   }
178   else{
179     if ( npos== (int)(std::string::npos) ){
180       //      debug("Getting chid "+path+" of "+this->name(),"Hierarchy::child");
      
181       std::vector <Hierarchy*> list = children();
182       std::vector<Hierarchy*>::iterator iter;
183       for (iter=list.begin();iter!=list.end();iter++){
184         if ((*iter)->name().compare(path)==0){
185           return *iter;
186         }
187       }
188       warning(this->name()+std::string(" has no child '")+path+"'","Hierarchy::ch
      ild");
189       return this;
190     }
191     else
192     {
193       int ipos=path.find(separator,0);
194       //      info("default behaviour "+path+" with separator in "+itos(ipos),"Hi
      erarchy::child");
195 
196       std::string newcurrentname=std::string(path,0,ipos);
197       newpath=std::string(path,ipos+1,path.size()-1);
198 
199       //      info("looking now for "+newpath+" from "+newcurrentname,"Hierarchy:
      :child");
200 
201       if (0==newcurrentname.compare(origin()->name())){
202         //        info("current is computer. Looking for children"+newcurrentname
      ,"Hierarchy::child");
203         return origin()->child(newpath);
204       }
205 
206       newcurrent = (Hierarchy*)0;
207 
208       std::vector <Hierarchy*> list = children();
209       std::vector<Hierarchy*>::iterator iter;
210       for (iter=list.begin();iter!=list.end();iter++){
211         if ((*iter)->name().compare(newcurrentname)==0){
212           newcurrent = (*iter);
213         }
214       }
215 
216 
217       if ((Hierarchy*)0==newcurrent){
218         if (newcurrentname.compare("..")==0 && 0!=parent()){
219           newcurrent=this->parent();
220           //          debug("newcurrent was .. -> parent="+parent()->name());
221         }
222         else
223         {
224           warning(this->name()+" has no child '"+newcurrentname+"'",
225               "Hierarchy::child");
226           return this;
227         }
228       }
229       //      debug("recurrence call for "+newpath+" on "+newcurrent->name(),"Hie
      rarchy::child");
230       return newcurrent -> child ( newpath );
231     }
232   }
233 }
\end{DoxyCode}
\hypertarget{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{
\index{LSDelayChipV1@{LSDelayChipV1}!children@{children}}
\index{children@{children}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{children}]{\setlength{\rightskip}{0pt plus 5cm}std::vector$<${\bf Hierarchy}$\ast$$>$ Hierarchy::children ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}


Definition at line 33 of file Hierarchy.h.

References Hierarchy::m\_\-children.

Referenced by Hierarchy::child(), Hierarchy::childTyped(), export\_\-obj(), SpecsSlave::recursiveInitCommunications(), Element::recursiveInitCommunications(), Element::recursiveInitElement(), Application::setConfig(), and Hierarchy::tree().


\begin{DoxyCode}
33 { return m_children;  } //< get list of child(ren)
\end{DoxyCode}
\hypertarget{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}{
\index{LSDelayChipV1@{LSDelayChipV1}!childTyped@{childTyped}}
\index{childTyped@{childTyped}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{childTyped}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Hierarchy::childTyped (std::string {\em path})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}


Definition at line 239 of file Hierarchy.cpp.

References Hierarchy::children(), Hierarchy::m\_\-origin, Object::name(), Hierarchy::parent(), and Object::warning().

Referenced by export\_\-obj().


\begin{DoxyCode}
239                                               {
240 
241   std::string newpath = path;
242 
243   std::string up("..");
244   std::string separator(1,'/');
245   std::string typeopen(1,'[');
246   std::string typeclose(1,']');
247 
248   Hierarchy * newcurrent = 0;
249 
250   unsigned int npos=path.find(separator,0);
251   unsigned int opos=path.find(typeopen,0);
252   if ( npos==std::string::npos || npos == path.size()-1 ){
253     if ( path.compare("..")==0 ) {
254       return parent();
255     }
256 
257     if ( npos == path.size()-1 ) {
258       newpath = std::string(path,0,opos);
259       path = newpath;
260     }
261 
262     std::vector < Hierarchy* > list = children();
263     std::vector < Hierarchy* >::iterator iter;
264     for (iter=list.begin();iter!=list.end();iter++){
265       std::string notypepath = std::string(path,0,opos);
266       if ((*iter)->name().compare(notypepath)==0){
267         return *iter;
268       }
269     }
270     warning(this->name()+std::string(" has no child ") +path,"Hierarchy::child");
      
271     return 0;
272   }
273 
274   else {
275 
276     if (std::string(path,0,3).compare(std::string("../"))==0) {
277       newpath=std::string(path,3,path.size()-3);
278       newcurrent = parent();
279     }
280     if (std::string(path,0,1).compare(std::string("/"))==0) {
281       newpath=std::string(path,1,path.size()-1);
282       newcurrent = ( Hierarchy* ) m_origin;
283     }
284     if ((std::string(path,0,3).compare(std::string("../")) !=0 ) &&
285         std::string(path,0,1).compare(std::string("/"))!=0 ) {
286       opos = path.find(typeopen,0);
287       int cpos = path.find(typeclose,0);
288       std::string name = std::string (path,0,opos);
289       newcurrent = childTyped( name );
290       if (newcurrent ==0){
291         warning(path+": no child found with such a name","Hierarchy::child");
292       }
293       newpath = std::string (path,cpos+2,path.size()-cpos-1);
294     }
295     return newcurrent -> childTyped ( newpath );
296   }
297 }
\end{DoxyCode}
\hypertarget{classHierarchy_af4d43b0765b402670eed2d62c73405af}{
\index{LSDelayChipV1@{LSDelayChipV1}!clear@{clear}}
\index{clear@{clear}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{clear}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::clear ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_af4d43b0765b402670eed2d62c73405af}


Definition at line 35 of file Hierarchy.cpp.

References Hierarchy::delChild(), Object::info(), Hierarchy::m\_\-children, and Object::name().

Referenced by export\_\-obj().


\begin{DoxyCode}
35                      {
36   std::vector<Hierarchy*> listlocale;
37   std::vector<Hierarchy*>::iterator iter;
38   info("loop on "+name()+" children.","Hierarchy::clear");
39   for (iter=m_children.begin();iter!=m_children.end();iter++){
40       info("processing "+(*iter)->name()+".","Hierarchy::clear");
41 /*
42       (*iter)->clear();
43 //      this->delChild((*iter));
44       info("obj "+(*iter)->name()+" being cleared.","Hierarchy::clear");
45       delete (*iter);
46       info("Object deleted.","Hierarchy::clear");
47       m_children.erase(iter);
48       info("Object removed from the tree.","Hierarchy::clear");
49 */
50     (*iter)->clear();
51     info("Adding object "+(*iter)->name()+" from the Hierarchy to the list of del
      eted objects.","Hierarchy::clear");
52     listlocale.push_back((*iter));
53   }
54 
55   for (iter=listlocale.begin();iter!=listlocale.end();iter++){
56     info("Removing object "+(*iter)->name()+".","Hierarchy::clear");
57     this->delChild(*iter);
58 //    m_children.erase(iter);
59     delete (*iter);
60   }
61   info("Getting out of "+name());
62 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{
\index{LSDelayChipV1@{LSDelayChipV1}!configRegBulkRead@{configRegBulkRead}}
\index{configRegBulkRead@{configRegBulkRead}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{configRegBulkRead}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::configRegBulkRead ({\bf U8} {\em confRegAddr})}}
\label{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}


Definition at line 17 of file LSDelayChipV1.cpp.

References IOdata::dataU8(), Object::debug(), IOobject::io(), StatusCode::isFailure(), itohs(), m\_\-regConfig, m\_\-rxConfigBits, IOobject::read(), and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), getConfigReg(), and spiBERTest().


\begin{DoxyCode}
18 {
19     //m_regConfig->io()->setAddress(confRegAddr + 128);     //+128 = read   
20     U8* buffer = m_regConfig->io()->dataU8();
21     buffer[2] = confRegAddr + 128;
22     if (m_regConfig->read().isFailure())  warning("LSDelayChipV1 configuration re
      gister read failure.");
23     else
24     {
25         m_rxConfigBits = ((U16)buffer[1] * 256) + (U16)buffer[0];
26         debug("Config. Register phase (@"+ itohs(confRegAddr) + ") = 0x" + itohs(
      m_rxConfigBits),"LSDCv1::configRegBulkRead");
27     }
28          
29     //return m_rxConfigBits; 
30 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{
\index{LSDelayChipV1@{LSDelayChipV1}!configRegBulkWrite@{configRegBulkWrite}}
\index{configRegBulkWrite@{configRegBulkWrite}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{configRegBulkWrite}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::configRegBulkWrite ({\bf U8} {\em confRegAddr}, \/  {\bf U16} {\em confRegData})}}
\label{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}


Definition at line 57 of file LSDelayChipV1.cpp.

References IOdata::dataU8(), Object::debug(), IOobject::io(), StatusCode::isFailure(), itohs(), m\_\-regConfig, Object::warning(), and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), bypassMisoMosi(), resetPumps(), setConfigReg(), and spiBERTest().


\begin{DoxyCode}
58 {
59     U8* buffer = m_regConfig->io()->dataU8();
60     buffer[2] = confRegAddr;
61     buffer[1] = (confRegData >> 8) & 0xFF;
62     buffer[0] =  confRegData       & 0xFF;
63     if(m_regConfig->write().isFailure())    warning("LSDelayChipV1 configuration 
      register write failure.");
64     else                                    debug("Config. Register phase (@"+ 
      itohs(confRegAddr) + ") = 0x" + itohs(confRegData),"LSDCv1::configRegBulkWrite");
      
65 }
\end{DoxyCode}
\hypertarget{classElement_af57444353c1ddf9fa0109801e97debf7}{
\index{LSDelayChipV1@{LSDelayChipV1}!connection@{connection}}
\index{connection@{connection}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{connection}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Element::connection ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_af57444353c1ddf9fa0109801e97debf7}
Get IO interface 

Definition at line 84 of file Element.cpp.

References Element::m\_\-connection, Object::name(), and Object::warning().

Referenced by UsbSpiBus::clockDivider(), export\_\-obj(), UsbSpiBus::read(), UsbI2cBus::read(), IOobject::read(), UsbSpiBus::setClockDivider(), UsbSpiBus::write(), UsbI2cBus::write(), and IOobject::write().


\begin{DoxyCode}
84                               {
85   if (0==m_connection){
86     warning("no connection defined for "+name()+".","Element::connection");
87     return (Hierarchy*)0;
88   }
89   return m_connection;
90 }
\end{DoxyCode}
\hypertarget{classObject_a6c9a0397ca804e04d675ed05683f5420}{
\index{LSDelayChipV1@{LSDelayChipV1}!debug@{debug}}
\index{debug@{debug}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{debug}]{\setlength{\rightskip}{0pt plus 5cm}void Object::debug (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a6c9a0397ca804e04d675ed05683f5420}


Definition at line 45 of file Object.h.

References MsgSvc::DEBUG, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
45 { m_log.msgSvc (MsgSvc::DEBUG   , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_aac010553f022165573714b7014a15f0d}{
\index{LSDelayChipV1@{LSDelayChipV1}!debug@{debug}}
\index{debug@{debug}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{debug}]{\setlength{\rightskip}{0pt plus 5cm}void Object::debug (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_aac010553f022165573714b7014a15f0d}


Definition at line 37 of file Object.h.

References MsgSvc::DEBUG, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by A3PE::A3PE(), A3PE::acquisition(), SpecsMezzanine::addBus(), Hierarchy::addChild(), SpecsSlave::addI2c(), checkConfigAddr(), checkStatusAddr(), configRegBulkRead(), configRegBulkWrite(), A3PE::dataReady(), DCU::DCU(), Hierarchy::delChild(), SpecsSlave::detect(), EmulateFE::execute(), StorageFifoAcquisition::execute(), StorageFifo::execute(), Acquisition::execute(), A3PE\_\-BitFlip::execute(), export\_\-obj(), FePGA::FePGA(), SpecsGlue::i2cClkMode(), SeqPGA::i2cRead(), FePGA::i2cRead(), SeqPGA::i2cWrite(), FePGA::i2cWrite(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), SpecsSlave::init(), SpecsMaster::init(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), A3PE::internalAXSequence(), SpecsMezzanine::led(), SpecsGlue::led(), LSDelayChipV1(), MSOxxxx::MSOxxxx(), Phaser::Phaser(), Data::purge(), ICPhaser::read(), Phaser::read(), FEB\_\-v1::readFifoSpyFE(), SpecsSlave::reset(), SpecsMaster::reset(), FEB\_\-v1::reset(), CU\_\-v1::reset(), Proto40MHz\_\-v1::reset(), FEB\_\-v1::resetFifoSpyFE(), SeqPGA::resetSpi(), FEB\_\-v1::resetSpi(), SeqPGA::SeqPGA(), A3PE::setAddFromAXRam(), A3PE::setAddToAXRam(), A3PE::setAXRamUsb(), Element::setConnection(), SpecsGlue::setI2cClkMode(), A3PE::setLatencyAX(), SpecsMezzanine::setLed(), SpecsGlue::setLed(), A3PE::setLengthAX(), A3PE::setReadToAXRamUsb(), SpecsMaster::setSpeed(), A3PE::setWriteFromAXRamUsb(), SpecsBus::SpecsBus(), SpecsI2c::SpecsI2c(), SpecsMaster::SpecsMaster(), SpecsMezzanine::SpecsMezzanine(), SpecsParallelBus::SpecsParallelBus(), SpecsSlave::SpecsSlave(), spiBERTest(), ICECALv3::spiRead(), ICECALv3::spiWrite(), FEB\_\-v1::testDuration(), SeqPGA::testSequence(), A3PE::trigger(), Server::updateConfig(), Server::updateState(), ICPhaser::write(), Phaser::write(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
37 { m_log.msgSvc (MsgSvc::DEBUG   , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}{
\index{LSDelayChipV1@{LSDelayChipV1}!delChild@{delChild}}
\index{delChild@{delChild}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{delChild}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::delChild (std::string {\em n})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}


Definition at line 110 of file Hierarchy.cpp.

References Object::debug(), and Hierarchy::m\_\-children.


\begin{DoxyCode}
110                                    {
111   bool flag=false;
112   std::vector<Hierarchy*>::iterator iter,remove;
113   for (iter=m_children.begin();iter!=m_children.end();iter++){
114     if ((*iter)->name()==n){ remove=iter; flag=true;}
115   }
116   if (flag){
117     debug("removing "+(*remove)->name()+" from the tree.","Hierarchy::delChild");
      
118     m_children.erase(remove);
119   }
120 }
\end{DoxyCode}
\hypertarget{classHierarchy_a2b2b359fac003233f65786a616766bde}{
\index{LSDelayChipV1@{LSDelayChipV1}!delChild@{delChild}}
\index{delChild@{delChild}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{delChild}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::delChild ({\bf Hierarchy} $\ast$ {\em element})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a2b2b359fac003233f65786a616766bde}


Definition at line 92 of file Hierarchy.cpp.

References Object::debug(), and Hierarchy::m\_\-children.

Referenced by Hierarchy::clear(), export\_\-obj(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
92                                           {
93   bool flag=false;
94   std::vector<Hierarchy*>::iterator iter,remove;
95   for (iter=m_children.begin();(iter!=m_children.end());iter++){
96     if (*iter==element){
97       remove=iter;
98       flag=true;
99     }
100   }
101   if (flag){
102     debug("removing "+(*remove)->name()+" from the tree.","Hierarchy::delChild");
      
103     m_children.erase(remove);
104   }
105 }
\end{DoxyCode}
\hypertarget{classObject_a2e3947f2870094c332d7454117f3ec63}{
\index{LSDelayChipV1@{LSDelayChipV1}!dllName@{dllName}}
\index{dllName@{dllName}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{dllName}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::dllName ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a2e3947f2870094c332d7454117f3ec63}
Get accessor to member m\_\-dllName \begin{DoxyReturn}{Returns}
the current value of m\_\-dllName 
\end{DoxyReturn}


Definition at line 74 of file Object.h.

References Object::m\_\-dllName.

Referenced by export\_\-obj().


\begin{DoxyCode}
74                        {
75     return m_dllName;
76   }  
\end{DoxyCode}
\hypertarget{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}{
\index{LSDelayChipV1@{LSDelayChipV1}!error@{error}}
\index{error@{error}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{error}]{\setlength{\rightskip}{0pt plus 5cm}void Object::error (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}


Definition at line 48 of file Object.h.

References MsgSvc::ERR, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
48 { m_log.msgSvc (MsgSvc::ERR     , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a204a95f57818c0f811933917a30eff45}{
\index{LSDelayChipV1@{LSDelayChipV1}!error@{error}}
\index{error@{error}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{error}]{\setlength{\rightskip}{0pt plus 5cm}void Object::error (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a204a95f57818c0f811933917a30eff45}


Definition at line 40 of file Object.h.

References MsgSvc::ERR, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by ICECALv3::checkChNumber(), A3PE::clockDivision(), NI6008::cmd(), A3PE::enableStorage(), A3PE\_\-BitFlip::execute(), export\_\-obj(), A3PE::fifoDepth(), A3PE::fifoLatency(), FEB\_\-v1::gbtStatus(), Register::getBit(), MSOxxxx::getStatistics(), SpecsMaster::init(), NI6008::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), A3PE::latencyAX(), A3PE::lengthAX(), A3PE::nTrigger(), MSOxxxx::open(), ICECALv3::parseParameterList(), A3PE::pipeline(), UsbFTMLInterface::read(), UsbFTInterface::read(), MSOxxxx::recv(), A3PE::reset(), MSOxxxx::send(), A3PE::setAddFromAXRam(), A3PE::setAddToAXRam(), ICECALv3::setAnalogCh(), A3PE::setAXRamUsb(), Register::setBit(), A3PE::setClockDivision(), A3PE::setFifoDepth(), A3PE::setFifoLatency(), A3PE::setLatencyAX(), A3PE::setLengthAX(), A3PE::setNTrigger(), A3PE::setPipeline(), A3PE::setReadPatternFifoUsb(), A3PE::setReadToAXRamUsb(), A3PE::setReadTriggerFifoUsb(), A3PE::setSoftwareTrigger(), A3PE::setTriggerDelay(), A3PE::setTriggerRate(), A3PE::setWriteFromAXRamUsb(), A3PE::setWriteStorageFifoUsb(), ICECALv3::spiFERTest(), ICECALv3::spiWriteSafe(), A3PE::startSequenceAX(), A3PE::triggerDelay(), A3PE::triggerRate(), UsbFTMLInterface::usbRead(), UsbFTInterface::usbRead(), UsbFTMLInterface::usbReadU16(), UsbFTInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTInterface::usbReadU8(), UsbFTMLInterface::usbWrite(), UsbFTInterface::usbWrite(), UsbFTMLInterface::usbWriteRead(), UsbFTInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), UsbFTInterface::usbWriteU32(), UsbFTMLInterface::usbWriteU8(), UsbFTInterface::usbWriteU8(), UsbFTMLInterface::write(), and UsbFTInterface::write().


\begin{DoxyCode}
40 { m_log.msgSvc (MsgSvc::ERR     , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classObject_ae62acd3d09f716220f75f252dc38bc9a}{
\index{LSDelayChipV1@{LSDelayChipV1}!fatal@{fatal}}
\index{fatal@{fatal}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{fatal}]{\setlength{\rightskip}{0pt plus 5cm}void Object::fatal (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ae62acd3d09f716220f75f252dc38bc9a}


Definition at line 49 of file Object.h.

References MsgSvc::FATAL, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
49 { m_log.msgSvc (MsgSvc::FATAL   , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}{
\index{LSDelayChipV1@{LSDelayChipV1}!fatal@{fatal}}
\index{fatal@{fatal}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{fatal}]{\setlength{\rightskip}{0pt plus 5cm}void Object::fatal (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}


Definition at line 41 of file Object.h.

References MsgSvc::FATAL, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by export\_\-obj(), SpecsSlave::init(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), and Element::setConnection().


\begin{DoxyCode}
41 { m_log.msgSvc (MsgSvc::FATAL   , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{
\index{LSDelayChipV1@{LSDelayChipV1}!getConfigReg@{getConfigReg}}
\index{getConfigReg@{getConfigReg}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{getConfigReg}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::getConfigReg ({\bf U8} {\em confRegAddr})}}
\label{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}


Definition at line 35 of file LSDelayChipV1.cpp.

References checkConfigAddr(), configRegBulkRead(), itos(), confRegData::locus, confRegData::lvdsOutEn, m\_\-configAddr, m\_\-rxConfig, m\_\-rxConfigBits, confRegData::nVControlEn, confRegData::padDebug, confRegData::phaseInt, confRegData::phaseTaHAdc, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), setConfigRegDebugMode(), setConfigRegLOCUS(), setConfigRegLVDSOutEn(), setConfigRegPhaseADC(), setConfigRegPhaseINT(), setConfigRegPhaseTH(), and setConfigRegVControlOutEn().


\begin{DoxyCode}
36 {
37     bool ok = checkConfigAddr(confRegAddr);
38     if(ok)
39     {
40         configRegBulkRead(confRegAddr);
41         m_rxConfig.lvdsOutEn    = (m_rxConfigBits >> 15) & 0x01;
42         m_rxConfig.phaseTaHAdc  = (m_rxConfigBits >> 9)  & 0x1F;
43         m_rxConfig.phaseInt     = (m_rxConfigBits >> 4)  & 0x1F;
44         m_rxConfig.nVControlEn  = (m_rxConfigBits >> 3)  & 0x01;
45         m_rxConfig.padDebug     = (m_rxConfigBits >> 2)  & 0x01;
46         m_rxConfig.locus        =  m_rxConfigBits        & 0x03;
47         m_configAddr            =  confRegAddr;
48 confRegData tmp = m_rxConfig;       
49 configRegBulkRead(confRegAddr);
50 m_rxConfig = tmp;       
51      }
52      else
53          warning("@" + itos(confRegAddr) + " is not a valid Configuration Registe
      r address.","LSDCv1::getConfigReg");    
54 }
\end{DoxyCode}
\hypertarget{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}{
\index{LSDelayChipV1@{LSDelayChipV1}!hasChildren@{hasChildren}}
\index{hasChildren@{hasChildren}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{hasChildren}]{\setlength{\rightskip}{0pt plus 5cm}bool Hierarchy::hasChildren ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}


Definition at line 303 of file Hierarchy.cpp.

References Hierarchy::m\_\-children.

Referenced by export\_\-obj().


\begin{DoxyCode}
303                               {
304   return ( m_children.size()>0 );
305 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a3d57457a70f7d42687197704321b0c8e}{
\index{LSDelayChipV1@{LSDelayChipV1}!help@{help}}
\index{help@{help}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{help}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::help ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classLSDelayChipV1_a3d57457a70f7d42687197704321b0c8e}
printout help for the \hyperlink{namespaceelement}{element} 

Implements \hyperlink{classElement_a32c0de27acb08e17251cef88c3e9303a}{Element}.

Definition at line 131 of file LSDelayChipV1.h.

References Object::info(), and Object::name().


\begin{DoxyCode}
131 { info("LSDelayChipV1 "+name()+". No help.","LSDelayChipV1::help"); };
\end{DoxyCode}
\hypertarget{classObject_af99145335cc61ff6e2798ea17db009d2}{
\index{LSDelayChipV1@{LSDelayChipV1}!id@{id}}
\index{id@{id}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{id}]{\setlength{\rightskip}{0pt plus 5cm}unsigned char Object::id ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_af99145335cc61ff6e2798ea17db009d2}


Reimplemented in \hyperlink{classMSOxxxx_a0f14b23d31d8e7647184e99a89600cc3}{MSOxxxx}.

Definition at line 30 of file Object.h.

References Object::m\_\-id.

Referenced by export\_\-obj().


\begin{DoxyCode}
30 { return m_id;         } //< Get Object m_id 
\end{DoxyCode}
\hypertarget{classObject_a1ca123253dfd30fc28b156f521dcbdae}{
\index{LSDelayChipV1@{LSDelayChipV1}!info@{info}}
\index{info@{info}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{info}]{\setlength{\rightskip}{0pt plus 5cm}void Object::info (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a1ca123253dfd30fc28b156f521dcbdae}


Definition at line 46 of file Object.h.

References MsgSvc::INFO, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
46 { m_log.msgSvc (MsgSvc::INFO    , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a644fd329ea4cb85f54fa6846484b84a8}{
\index{LSDelayChipV1@{LSDelayChipV1}!info@{info}}
\index{info@{info}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{info}]{\setlength{\rightskip}{0pt plus 5cm}void Object::info (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a644fd329ea4cb85f54fa6846484b84a8}


Definition at line 38 of file Object.h.

References MsgSvc::INFO, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by NI6008::addDevice(), ICECALv3::bxidResynchStatus(), FEB\_\-v1::calibCte(), checkCmd(), Hierarchy::clear(), FEB\_\-v1::clock80MHzFallingEdge(), FEB\_\-v1::clockFallingEdge(), UsbFTMLInterface::close(), UsbFTInterface::close(), MSOxxxx::closeConnection(), Processus::closeRootFile(), SpecsMezzanine::cmdline(), Server::cmdline(), SpecsSlave::detect(), FEB\_\-v1::disableSubtract(), IOdata::dump(), A3PE::dumpFromAX(), A3PE::dumpPattern(), A3PE::dumpStorage(), A3PE::dumpToAX(), A3PE::dumpTrigger(), Processus::endProcessing(), PhaserRampExec::execute(), export\_\-obj(), PhaserRampExec::finalize(), FEB\_\-v1::gain4(), FEB\_\-v1::gbt80MHzClkEport(), FEB\_\-v1::gbtDataPath(), FEB\_\-v1::gbtDLLEport(), FEB\_\-v1::gbtDLLReset(), FEB\_\-v1::gbtEnableEport(), FEB\_\-v1::gbtMode(), FEB\_\-v1::gbtStatus(), FEB\_\-v1::gbtTermEport(), FEB\_\-v1::gbtTrackMode(), ICECALv3::getAnalogCh(), ICECALv3::getDelayLineCh(), ICECALv3::getMainReg(), FEB\_\-v1::globalPseudoPMEnable(), SpecsMezzanine::help(), SpecsMaster::help(), SpecsGlue::help(), SpecsParallelBus::help(), SpecsInterface::help(), NI6008::help(), Computer::help(), UsbSpiBus::help(), UsbI2cBus::help(), RAM::help(), IOobject::help(), UsbMLSpiBus::help(), UsbMLI2cBus::help(), UsbFTMLInterface::help(), SeqPGA::help(), ICPhaser::help(), FePGA::help(), FEB\_\-v1::help(), CU\_\-v1::help(), UsbFTInterface::help(), Proto40MHz\_\-v1::help(), A3PE::help(), Phaser::help(), Croc::help(), MSOxxxx::help(), help(), ICECALv3::help(), MSOxxxx::id(), SpecsSlave::init(), SpecsMaster::init(), SpecsParallelBus::init(), SpecsInterface::init(), NI6008::init(), Computer::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), Croc::init(), CurrentMeasurement::initialize(), ADCMeasurement::initialize(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), PhaserRampExec::initialize(), FEB\_\-v1::injectModeFE(), isInt(), FEB\_\-v1::latency(), FEB\_\-v1::latencyLLT(), A3PE::loadFromAX(), Application::loadHistoryFile(), A3PE::loadPattern(), A3PE::loadStorage(), A3PE::loadToAX(), A3PE::loadTrigger(), Application::loop(), FEB\_\-v1::maskLLT(), Application::network(), FEB\_\-v1::oldSubtract(), MSOxxxx::open(), Processus::openRootFile(), Data::print(), FEB\_\-v1::probeEnable(), ProcDataBase::ProcDataBase(), FEB\_\-v1::pseudoADCEnable(), FEB\_\-v1::pseudoPMEnable(), UsbSpiBus::read(), UsbFTMLInterface::read(), FEB\_\-v1::readFifoInjectFE(), FEB\_\-v1::readFifoLLT(), FEB\_\-v1::readFifoLLTFE(), FEB\_\-v1::readFifoSpyFE(), MSOxxxx::recv(), SpecsMaster::reset(), SpecsParallelBus::reset(), SpecsInterface::reset(), NI6008::reset(), Computer::reset(), UsbSpiBus::reset(), UsbI2cBus::reset(), UsbMLSpiBus::reset(), UsbMLI2cBus::reset(), UsbFTMLInterface::reset(), SeqPGA::reset(), FePGA::reset(), UsbFTInterface::reset(), A3PE::reset(), Croc::reset(), A3PE::resetAcquisitionWriteCounter(), FEB\_\-v1::resetFE(), A3PE::resetFE(), FEB\_\-v1::resetFifoInjectFE(), A3PE::resetFromAXRam(), SpecsSlave::resetInternal(), A3PE::resetLatencyCounter(), A3PE::resetPatternFifo(), A3PE::resetSequenceFromToAX(), A3PE::resetSPI(), A3PE::resetStorageFifo(), A3PE::resetToAXRam(), A3PE::resetTriggerFifo(), FePGA::resetUsb(), A3PE::resetUsbPhasers(), MSOxxxx::send(), Server::Server(), Application::server(), FEB\_\-v1::setCalibCte(), FEB\_\-v1::setClock80MHzFallingEdge(), A3PE::setClockDivision(), FEB\_\-v1::setClockFallingEdge(), UsbSpiBus::setDataLength(), FEB\_\-v1::setDisableSubtract(), A3PE::setEnableADC(), A3PE::setFifoDepth(), A3PE::setFifoLatency(), FEB\_\-v1::setGain4(), FEB\_\-v1::setGbt80MHzClkEport(), FEB\_\-v1::setGbtClockStrength(), FEB\_\-v1::setGbtDataPath(), FEB\_\-v1::setGbtDLLEport(), FEB\_\-v1::setGbtEnableEport(), FEB\_\-v1::setGbtMode(), FEB\_\-v1::setGbtTermEport(), FEB\_\-v1::setGbtTrackMode(), FEB\_\-v1::setGlobalPseudoPMEnable(), FEB\_\-v1::setInjectModeFE(), A3PE::setInternalAXSequence(), FEB\_\-v1::setLatency(), A3PE::setNTrigger(), FEB\_\-v1::setOldSubtract(), FEB\_\-v1::setOutputEport(), ICPhaser::setPhase(), Phaser::setPhase(), A3PE::setPipeline(), FEB\_\-v1::setProbeEnable(), FEB\_\-v1::setPseudoADCEnable(), FEB\_\-v1::setPseudoPMEnable(), A3PE::setReadPatternFifoUsb(), A3PE::setReadTriggerFifoUsb(), A3PE::setSoftwareTrigger(), FEB\_\-v1::setSpareForTrigEnable(), FEB\_\-v1::setSpyModeFE(), FEB\_\-v1::setThreshold(), A3PE::setTriggerDelay(), A3PE::setTriggerRate(), A3PE::setWriteStorageFifoUsb(), showConfig(), FEB\_\-v1::spareForTrigEnable(), SpecsI2c::SpecsI2c(), ICECALv3::spiFERTest(), FEB\_\-v1::spyModeFE(), FEB\_\-v1::spyModeSeq(), Server::start(), Processus::startProcessing(), FEB\_\-v1::statusRegister(), FEB\_\-v1::stopInjLoop(), Application::svcRunning(), Application::terminate(), FePGA::testSequence(), FEB\_\-v1::threshold(), Hierarchy::tree(), SpecsParallelBus::update(), SpecsInterface::update(), NI6008::update(), Computer::update(), UsbSpiBus::update(), UsbI2cBus::update(), UsbMLSpiBus::update(), UsbMLI2cBus::update(), UsbFTMLInterface::update(), FEB\_\-v1::update(), CU\_\-v1::update(), UsbFTInterface::update(), Proto40MHz\_\-v1::update(), Croc::update(), UsbFTInterface::UsbFTInterface(), UsbFTMLInterface::UsbFTMLInterface(), ICECALv3::version(), UsbSpiBus::write(), FEB\_\-v1::writeDataFifoInjectFE(), FEB\_\-v1::writeFifoInjectFE(), and NI6008::$\sim$NI6008().


\begin{DoxyCode}
38 { m_log.msgSvc (MsgSvc::INFO    , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_af8bc9c84a1b65cbc2176fdbc349e829c}{
\index{LSDelayChipV1@{LSDelayChipV1}!init@{init}}
\index{init@{init}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{init}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} LSDelayChipV1::init ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classLSDelayChipV1_af8bc9c84a1b65cbc2176fdbc349e829c}
init the component

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Implements \hyperlink{classElement_af42754b5cabc198869222725218d695c}{Element}.

Definition at line 138 of file LSDelayChipV1.h.

References StatusCode::SUCCESS.


\begin{DoxyCode}
138                     {
139     return StatusCode::SUCCESS;
140   };
\end{DoxyCode}
\hypertarget{classAttrib_a704f26af560909ad22065083bb7d4c34}{
\index{LSDelayChipV1@{LSDelayChipV1}!is@{is}}
\index{is@{is}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{is}]{\setlength{\rightskip}{0pt plus 5cm}bool Attrib::is (int {\em attribut})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classAttrib_a704f26af560909ad22065083bb7d4c34}
Test for an attribut 

Definition at line 50 of file Attrib.h.

References Attrib::m\_\-attributs.

Referenced by export\_\-obj(), and Element::setConnection().


\begin{DoxyCode}
51   {
52     std::vector<int>::const_iterator iter ;
53     for ( iter  = m_attributs.begin() ;
54           iter != m_attributs.end()   ;
55           ++iter ) {
56       if ( attribut == (*iter) ) {
57         return true;
58       }
59     }
60     return false;
61   }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{
\index{LSDelayChipV1@{LSDelayChipV1}!itohs@{itohs}}
\index{itohs@{itohs}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{itohs}]{\setlength{\rightskip}{0pt plus 5cm}std::string LSDelayChipV1::itohs ({\bf U16} {\em value})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private\mbox{]}}}}
\label{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}


Definition at line 205 of file LSDelayChipV1.h.

Referenced by configRegBulkRead(), configRegBulkWrite(), showConfig(), and spiBERTest().


\begin{DoxyCode}
206     {
207         char buff[32];
208         sprintf(buff,"%04X",value);
209         return std::string(buff);
210     }
\end{DoxyCode}
\hypertarget{classObject_ac5d59299273cee27aacf7de00d2e7034}{
\index{LSDelayChipV1@{LSDelayChipV1}!msg@{msg}}
\index{msg@{msg}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{msg}]{\setlength{\rightskip}{0pt plus 5cm}void Object::msg (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ac5d59299273cee27aacf7de00d2e7034}


Definition at line 43 of file Object.h.

References Object::m\_\-log, MsgSvc::msgSvc(), and MsgSvc::NONE.


\begin{DoxyCode}
43 { m_log.msgSvc (MsgSvc::NONE    , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a58b2d0618c2d08cf2383012611528d97}{
\index{LSDelayChipV1@{LSDelayChipV1}!msg@{msg}}
\index{msg@{msg}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{msg}]{\setlength{\rightskip}{0pt plus 5cm}void Object::msg (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a58b2d0618c2d08cf2383012611528d97}


Definition at line 35 of file Object.h.

References Object::m\_\-log, Object::m\_\-name, MsgSvc::msgSvc(), and MsgSvc::NONE.

Referenced by export\_\-obj().


\begin{DoxyCode}
35 { m_log.msgSvc (MsgSvc::NONE    , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}{
\index{LSDelayChipV1@{LSDelayChipV1}!msgSvc@{msgSvc}}
\index{msgSvc@{msgSvc}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{msgSvc}]{\setlength{\rightskip}{0pt plus 5cm}void Object::msgSvc (int {\em level}, \/  std::string {\em msg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}


Definition at line 33 of file Object.h.

References Object::m\_\-log, and MsgSvc::msgSvc().

Referenced by Application::banner(), export\_\-obj(), SpecsMezzanine::help(), DCU::readMode(), DCU::setHIR(), DCU::setLIR(), and Hierarchy::tree().


\begin{DoxyCode}
33 { m_log.msgSvc ( (MsgSvc::MsgLevel)(level), msg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a975e888d50bfcbffda2c86368332a5cd}{
\index{LSDelayChipV1@{LSDelayChipV1}!name@{name}}
\index{name@{name}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{name}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::name () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a975e888d50bfcbffda2c86368332a5cd}


Definition at line 28 of file Object.h.

References Object::m\_\-name.

Referenced by SpecsMezzanine::addBus(), Hierarchy::addChild(), SpecsSlave::addI2c(), Hierarchy::child(), Hierarchy::childTyped(), Hierarchy::clear(), A3PE::clockDivision(), UsbFTMLInterface::close(), UsbFTInterface::close(), Element::connection(), SpecsSlave::detect(), IOdata::dump(), A3PE::enableStorage(), export\_\-obj(), export\_\-proc(), A3PE::fifoDepth(), A3PE::fifoLatency(), Register::getBit(), SpecsParallelBus::help(), SpecsInterface::help(), NI6008::help(), Computer::help(), UsbSpiBus::help(), UsbI2cBus::help(), RAM::help(), IOobject::help(), UsbMLSpiBus::help(), UsbMLI2cBus::help(), UsbFTMLInterface::help(), SeqPGA::help(), ICPhaser::help(), FePGA::help(), FEB\_\-v1::help(), CU\_\-v1::help(), UsbFTInterface::help(), Proto40MHz\_\-v1::help(), A3PE::help(), Phaser::help(), Croc::help(), MSOxxxx::help(), help(), ICECALv3::help(), SpecsSlave::init(), SpecsMaster::init(), SpecsParallelBus::init(), SpecsInterface::init(), NI6008::init(), Computer::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), Croc::init(), CurrentMeasurement::initialize(), ADCMeasurement::initialize(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), PhaserRampExec::initialize(), A3PE::latencyAX(), A3PE::lengthAX(), Application::network(), A3PE::nTrigger(), Processus::openRootFile(), Hierarchy::path(), Hierarchy::pathTyped(), A3PE::pipeline(), ICPhaser::read(), Phaser::read(), SpecsSlave::reset(), SpecsMaster::reset(), SpecsParallelBus::reset(), SpecsInterface::reset(), NI6008::reset(), Computer::reset(), UsbSpiBus::reset(), UsbI2cBus::reset(), UsbMLSpiBus::reset(), UsbMLI2cBus::reset(), UsbFTMLInterface::reset(), FEB\_\-v1::reset(), CU\_\-v1::reset(), UsbFTInterface::reset(), Proto40MHz\_\-v1::reset(), A3PE::reset(), Croc::reset(), SpecsSlave::resetInternal(), FEB\_\-v1::resetSpi(), A3PE::setAddFromAXRam(), A3PE::setAddToAXRam(), Register::setBit(), A3PE::setClockDivision(), Application::setConfig(), Element::setConnection(), A3PE::setFifoDepth(), A3PE::setFifoLatency(), A3PE::setLatencyAX(), A3PE::setLengthAX(), A3PE::setNTrigger(), A3PE::setPipeline(), SpecsMaster::setSpeed(), A3PE::setTriggerDelay(), A3PE::setTriggerRate(), SpecsBus::SpecsBus(), SpecsI2c::SpecsI2c(), SpecsParallelBus::SpecsParallelBus(), Server::start(), Processus::startProcessing(), Processus::storage(), Application::terminate(), Hierarchy::tree(), A3PE::triggerDelay(), A3PE::triggerRate(), SpecsParallelBus::update(), SpecsInterface::update(), NI6008::update(), Computer::update(), UsbSpiBus::update(), UsbI2cBus::update(), UsbMLSpiBus::update(), UsbMLI2cBus::update(), UsbFTMLInterface::update(), FEB\_\-v1::update(), CU\_\-v1::update(), UsbFTInterface::update(), Proto40MHz\_\-v1::update(), Croc::update(), UsbFTMLInterface::usbReadU16(), UsbFTInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTInterface::usbReadU8(), UsbFTMLInterface::usbWriteRead(), UsbFTInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), UsbFTInterface::usbWriteU32(), UsbFTMLInterface::usbWriteU8(), UsbFTInterface::usbWriteU8(), ICPhaser::write(), Phaser::write(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
28 { return m_name; } //< Get Object m_name
\end{DoxyCode}
\hypertarget{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}{
\index{LSDelayChipV1@{LSDelayChipV1}!numberOfChildren@{numberOfChildren}}
\index{numberOfChildren@{numberOfChildren}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{numberOfChildren}]{\setlength{\rightskip}{0pt plus 5cm}unsigned long Hierarchy::numberOfChildren ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}


Definition at line 125 of file Hierarchy.cpp.

References Hierarchy::m\_\-children.

Referenced by export\_\-obj().


\begin{DoxyCode}
125                                            {
126   return m_children.size();
127 }
\end{DoxyCode}
\hypertarget{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{
\index{LSDelayChipV1@{LSDelayChipV1}!origin@{origin}}
\index{origin@{origin}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{origin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy}$\ast$ Hierarchy::origin ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_aee461dc930ce3871636ff87f075b1b83}


Definition at line 30 of file Hierarchy.h.

References Hierarchy::m\_\-origin.

Referenced by Hierarchy::child(), export\_\-obj(), and Hierarchy::setParent().


\begin{DoxyCode}
30 { return m_origin; }  //< Get the origin of the tree
\end{DoxyCode}
\hypertarget{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}{
\index{LSDelayChipV1@{LSDelayChipV1}!parent@{parent}}
\index{parent@{parent}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{parent}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Hierarchy::parent (std::string {\em type})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}


Definition at line 327 of file Hierarchy.cpp.

References Hierarchy::parent(), and Object::type().


\begin{DoxyCode}
327                                             {
328   Hierarchy *parent = this->parent();
329   if ( 0 != parent){
330     if (parent->type().compare( type )==0) {
331       return parent;
332     }
333     else
334       return parent->parent( type );
335   }
336   else {
337     return (Hierarchy*)NULL;
338   }
339 }
\end{DoxyCode}
\hypertarget{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{
\index{LSDelayChipV1@{LSDelayChipV1}!parent@{parent}}
\index{parent@{parent}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{parent}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy}$\ast$ Hierarchy::parent ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}


Definition at line 28 of file Hierarchy.h.

References Hierarchy::m\_\-parent.

Referenced by Hierarchy::child(), Hierarchy::childTyped(), export\_\-obj(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), Hierarchy::parent(), Hierarchy::path(), Hierarchy::pathTyped(), Element::setConnection(), Hierarchy::setParent(), SpecsInterface::specsMaster(), SpecsInterface::specsMasterDevice(), SpecsInterface::specsSlave(), SpecsInterface::specsSlaveDevice(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
28 { return m_parent; }  //< Get Hierarchy Parent
\end{DoxyCode}
\hypertarget{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{
\index{LSDelayChipV1@{LSDelayChipV1}!path@{path}}
\index{path@{path}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{path}]{\setlength{\rightskip}{0pt plus 5cm}std::string Hierarchy::path (std::string {\em str} = {\ttfamily std::string(\char`\"{}\char`\"{})})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}


Definition at line 344 of file Hierarchy.cpp.

References Hierarchy::m\_\-parent, Object::name(), Hierarchy::parent(), and Hierarchy::path().

Referenced by export\_\-obj(), Hierarchy::path(), UsbFTMLInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTMLInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), and UsbFTMLInterface::usbWriteU8().


\begin{DoxyCode}
344                                       {
345   str="/"+name()+str;
346   Hierarchy *m_parent=parent();
347   if (0!=m_parent){
348     return m_parent->path(str);
349   }
350   return str;
351 }
\end{DoxyCode}
\hypertarget{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}{
\index{LSDelayChipV1@{LSDelayChipV1}!pathTyped@{pathTyped}}
\index{pathTyped@{pathTyped}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{pathTyped}]{\setlength{\rightskip}{0pt plus 5cm}std::string Hierarchy::pathTyped (std::string {\em str} = {\ttfamily std::string(\char`\"{}\char`\"{})})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}


Definition at line 356 of file Hierarchy.cpp.

References Hierarchy::m\_\-parent, Object::name(), Hierarchy::parent(), Hierarchy::pathTyped(), and Object::type().

Referenced by export\_\-obj(), and Hierarchy::pathTyped().


\begin{DoxyCode}
356                                            {
357   Hierarchy *m_parent=parent();
358   if (0!=m_parent){
359     str="/"+name()+"["+type()+"]"+str;
360     return m_parent->pathTyped(str);
361   }
362   return str;
363 }
\end{DoxyCode}
\hypertarget{classElement_a82119ed37dff76508a2746a853ec35ba}{
\index{LSDelayChipV1@{LSDelayChipV1}!recursiveInitCommunications@{recursiveInitCommunications}}
\index{recursiveInitCommunications@{recursiveInitCommunications}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{recursiveInitCommunications}]{\setlength{\rightskip}{0pt plus 5cm}void Element::recursiveInitCommunications ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_a82119ed37dff76508a2746a853ec35ba}
Triggers a recursive call to initCommunications() for the full hierarchy

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Reimplemented in \hyperlink{classSpecsSlave_a347b94c2ba660ccde6927fe72590a1bc}{SpecsSlave}.

Definition at line 44 of file Element.cpp.

References Hierarchy::children().

Referenced by export\_\-obj().


\begin{DoxyCode}
44                                          {
45   std::vector<Hierarchy*> list = children();
46   std::vector<Hierarchy*>::const_iterator iter;
47   for (iter=list.begin();iter!=list.end();iter++){
48     dynamic_cast<Element*>((*iter))->recursiveInitCommunications();
49   }
50 }
\end{DoxyCode}
\hypertarget{classElement_a3c0abcb36f8906688bb7e32608df7086}{
\index{LSDelayChipV1@{LSDelayChipV1}!recursiveInitElement@{recursiveInitElement}}
\index{recursiveInitElement@{recursiveInitElement}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{recursiveInitElement}]{\setlength{\rightskip}{0pt plus 5cm}void Element::recursiveInitElement ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_a3c0abcb36f8906688bb7e32608df7086}
Triggers a recursive call to \hyperlink{classElement_af42754b5cabc198869222725218d695c}{init()} for the full hierarchy

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Definition at line 32 of file Element.cpp.

References Hierarchy::children(), and Element::init().

Referenced by export\_\-obj().


\begin{DoxyCode}
32                                   {
33   init();
34   std::vector<Hierarchy*> list = children();
35   std::vector<Hierarchy*>::iterator iter;
36   for (iter=list.begin() ; iter!=list.end() ; ++iter){
37     dynamic_cast<Element*>((*iter))->recursiveInitElement();
38   }
39 }
\end{DoxyCode}
\hypertarget{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}{
\index{LSDelayChipV1@{LSDelayChipV1}!remove@{remove}}
\index{remove@{remove}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{remove}]{\setlength{\rightskip}{0pt plus 5cm}void Attrib::remove (int {\em attribut})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}
Remove an attribut 

Definition at line 86 of file Attrib.h.

References Attrib::add(), Attrib::m\_\-attributs, and Attrib::UNDEFINED.

Referenced by export\_\-obj().


\begin{DoxyCode}
86                                {
87     std::vector<int>::iterator iter , toremove ;
88     for ( iter  = m_attributs.begin() ;
89           iter != m_attributs.end()   ;
90           ++iter ) {
91       if ( attribut == (*iter) ) {
92         toremove = iter;
93       }
94     }
95     m_attributs.erase (toremove);
96     if(0==m_attributs.size()) add(Attrib::UNDEFINED);
97   }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a6b772084a850e96b2f9bb5600c29259c}{
\index{LSDelayChipV1@{LSDelayChipV1}!reset@{reset}}
\index{reset@{reset}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{reset}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::reset ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classLSDelayChipV1_a6b772084a850e96b2f9bb5600c29259c}
Resets the \hyperlink{classElement}{Element} so that is is in a standard and safe situation. Different from \hyperlink{classElement_af42754b5cabc198869222725218d695c}{Element::init} which configure the \hyperlink{classElement}{Element}. \hyperlink{classElement_a69efffa22f06909d768149715565cb56}{Element::reset()} is more an Emergency pull. It is often/usually called by the recursiveInitElement method at the start of the program. 

Implements \hyperlink{classElement_a69efffa22f06909d768149715565cb56}{Element}.

Definition at line 220 of file LSDelayChipV1.cpp.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
220                          {
221 /*
222   U8* buffer=m_regConfig->io()->dataU8();
223   buffer[2]=64;
224   buffer[1]=0;
225   buffer[0]=0;
226   if (m_regConfig->write().isFailure()){
227     warning("LSDelayChipV1 configuration register write failure. Cannot reset LSD
      elayChipV1",
228         "LSDCv1::write");
229   }
230   */
231 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a5b2c2e527b044b128306695828e9fd19}{
\index{LSDelayChipV1@{LSDelayChipV1}!resetPumps@{resetPumps}}
\index{resetPumps@{resetPumps}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{resetPumps}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::resetPumps ()}}
\label{classLSDelayChipV1_a5b2c2e527b044b128306695828e9fd19}


Definition at line 139 of file LSDelayChipV1.cpp.

References CHARGEPUMP\_\-SOFT\_\-RST, and configRegBulkWrite().


\begin{DoxyCode}
140 {
141     configRegBulkWrite(CHARGEPUMP_SOFT_RST,0);
142 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a04ec44c79258fd22f7d2d5ea27a67648}{
\index{LSDelayChipV1@{LSDelayChipV1}!setAddress@{setAddress}}
\index{setAddress@{setAddress}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setAddress}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::setAddress ({\bf U8} {\em address})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classLSDelayChipV1_a04ec44c79258fd22f7d2d5ea27a67648}


Definition at line 158 of file LSDelayChipV1.h.

References m\_\-address, m\_\-regConfig, m\_\-regStatus, and IOobject::setAddress().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
158                              {
159     m_address=address;
160     m_regConfig->setAddress(m_address);
161     m_regStatus->setAddress(m_address);
162   }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{
\index{LSDelayChipV1@{LSDelayChipV1}!setConfigReg@{setConfigReg}}
\index{setConfigReg@{setConfigReg}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setConfigReg}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::setConfigReg ({\bf U8} {\em confRegAddr}, \/  {\bf confRegData} {\em d})}}
\label{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}


Definition at line 70 of file LSDelayChipV1.cpp.

References checkConfigAddr(), configRegBulkWrite(), shell::data(), itos(), confRegData::locus, confRegData::lvdsOutEn, confRegData::nVControlEn, confRegData::padDebug, confRegData::phaseInt, confRegData::phaseTaHAdc, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), setConfigRegDebugMode(), setConfigRegLOCUS(), setConfigRegLVDSOutEn(), setConfigRegPhaseADC(), setConfigRegPhaseINT(), setConfigRegPhaseTH(), and setConfigRegVControlOutEn().


\begin{DoxyCode}
71 {
72     U16 data;
73     bool ok = checkConfigAddr(confRegAddr);
74     if(ok)
75     {
76         data = ((d.lvdsOutEn & 0x01) << 15) | ((d.phaseTaHAdc & 0x1F) << 9) | ((d
      .phaseInt & 0x1F) << 4) | ((d.nVControlEn & 0x01) << 3) | ((d.padDebug & 0x01) <<
       2) | (d.locus & 0x03);
77         configRegBulkWrite(confRegAddr,data);
78 configRegBulkWrite(confRegAddr,data);   
79     }
80     else
81          warning("@" + itos(confRegAddr) + " is not a valid Configuration Registe
      r address.","LSDCv1::setConfigReg");    
82 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a813eca3585445d504d60a93ec55817f4}{
\index{LSDelayChipV1@{LSDelayChipV1}!setConfigRegDebugMode@{setConfigRegDebugMode}}
\index{setConfigRegDebugMode@{setConfigRegDebugMode}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setConfigRegDebugMode}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::setConfigRegDebugMode ({\bf U8} {\em confRegAddr}, \/  bool {\em en})}}
\label{classLSDelayChipV1_a813eca3585445d504d60a93ec55817f4}


Definition at line 115 of file LSDelayChipV1.cpp.

References getConfigReg(), m\_\-rxConfig, confRegData::padDebug, and setConfigReg().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
116 {
117     getConfigReg(confRegAddr);
118     m_rxConfig.padDebug = en;
119     setConfigReg(confRegAddr,m_rxConfig);
120 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a2a1eebeacb7ed2b0fc5584f3630d0aa0}{
\index{LSDelayChipV1@{LSDelayChipV1}!setConfigRegLOCUS@{setConfigRegLOCUS}}
\index{setConfigRegLOCUS@{setConfigRegLOCUS}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setConfigRegLOCUS}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::setConfigRegLOCUS ({\bf U8} {\em confRegAddr}, \/  {\bf U8} {\em locus})}}
\label{classLSDelayChipV1_a2a1eebeacb7ed2b0fc5584f3630d0aa0}


Definition at line 129 of file LSDelayChipV1.cpp.

References getConfigReg(), confRegData::locus, m\_\-rxConfig, and setConfigReg().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
130 {
131     getConfigReg(confRegAddr);
132     m_rxConfig.locus = locus;
133     setConfigReg(confRegAddr,m_rxConfig);
134 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a46a7aee8c7373c6858af9ecd29e9b116}{
\index{LSDelayChipV1@{LSDelayChipV1}!setConfigRegLVDSOutEn@{setConfigRegLVDSOutEn}}
\index{setConfigRegLVDSOutEn@{setConfigRegLVDSOutEn}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setConfigRegLVDSOutEn}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::setConfigRegLVDSOutEn ({\bf U8} {\em confRegAddr}, \/  bool {\em en})}}
\label{classLSDelayChipV1_a46a7aee8c7373c6858af9ecd29e9b116}


Definition at line 108 of file LSDelayChipV1.cpp.

References getConfigReg(), confRegData::lvdsOutEn, m\_\-rxConfig, and setConfigReg().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
109 {
110     getConfigReg(confRegAddr);
111     m_rxConfig.lvdsOutEn = en;
112     setConfigReg(confRegAddr,m_rxConfig);
113 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_ad83fb046d3576cdccdb4b4fe59f7ff71}{
\index{LSDelayChipV1@{LSDelayChipV1}!setConfigRegPhaseADC@{setConfigRegPhaseADC}}
\index{setConfigRegPhaseADC@{setConfigRegPhaseADC}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setConfigRegPhaseADC}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::setConfigRegPhaseADC ({\bf U8} {\em confRegAddr}, \/  {\bf U8} {\em phaseADC})}}
\label{classLSDelayChipV1_ad83fb046d3576cdccdb4b4fe59f7ff71}


Definition at line 87 of file LSDelayChipV1.cpp.

References getConfigReg(), m\_\-rxConfig, confRegData::phaseTaHAdc, and setConfigReg().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
88 {
89     getConfigReg(confRegAddr);
90     m_rxConfig.phaseTaHAdc = phaseADC;
91     setConfigReg(confRegAddr,m_rxConfig);
92 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a317f739744d1093385306530fe5b312a}{
\index{LSDelayChipV1@{LSDelayChipV1}!setConfigRegPhaseINT@{setConfigRegPhaseINT}}
\index{setConfigRegPhaseINT@{setConfigRegPhaseINT}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setConfigRegPhaseINT}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::setConfigRegPhaseINT ({\bf U8} {\em confRegAddr}, \/  {\bf U8} {\em phaseINT})}}
\label{classLSDelayChipV1_a317f739744d1093385306530fe5b312a}


Definition at line 101 of file LSDelayChipV1.cpp.

References getConfigReg(), m\_\-rxConfig, confRegData::phaseInt, and setConfigReg().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
102 {
103     getConfigReg(confRegAddr);
104     m_rxConfig.phaseInt = phaseINT;
105     setConfigReg(confRegAddr,m_rxConfig);
106 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_aa1364ef56bf75884756a8d589cee4328}{
\index{LSDelayChipV1@{LSDelayChipV1}!setConfigRegPhaseTH@{setConfigRegPhaseTH}}
\index{setConfigRegPhaseTH@{setConfigRegPhaseTH}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setConfigRegPhaseTH}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::setConfigRegPhaseTH ({\bf U8} {\em confRegAddr}, \/  {\bf U8} {\em phaseTH})}}
\label{classLSDelayChipV1_aa1364ef56bf75884756a8d589cee4328}


Definition at line 94 of file LSDelayChipV1.cpp.

References getConfigReg(), m\_\-rxConfig, confRegData::phaseTaHAdc, and setConfigReg().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
95 {
96     getConfigReg(confRegAddr);
97     m_rxConfig.phaseTaHAdc = phaseTH;
98     setConfigReg(confRegAddr,m_rxConfig);
99 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_afd8a57dda2cd6a62607cbfc9808c3220}{
\index{LSDelayChipV1@{LSDelayChipV1}!setConfigRegVControlOutEn@{setConfigRegVControlOutEn}}
\index{setConfigRegVControlOutEn@{setConfigRegVControlOutEn}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setConfigRegVControlOutEn}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::setConfigRegVControlOutEn ({\bf U8} {\em confRegAddr}, \/  bool {\em en})}}
\label{classLSDelayChipV1_afd8a57dda2cd6a62607cbfc9808c3220}


Definition at line 122 of file LSDelayChipV1.cpp.

References getConfigReg(), m\_\-rxConfig, confRegData::nVControlEn, and setConfigReg().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
123 {
124     getConfigReg(confRegAddr);
125     m_rxConfig.nVControlEn = !en;
126     setConfigReg(confRegAddr,m_rxConfig);
127 }
\end{DoxyCode}
\hypertarget{classElement_ab476b4b1df5954141ceb14f072433b89}{
\index{LSDelayChipV1@{LSDelayChipV1}!setConnection@{setConnection}}
\index{setConnection@{setConnection}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setConnection}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} Element::setConnection ({\bf Hierarchy} $\ast$ {\em connection})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_ab476b4b1df5954141ceb14f072433b89}
Define IO interface 

Definition at line 55 of file Element.cpp.

References Object::debug(), StatusCode::FAILURE, Object::fatal(), Attrib::INTERFACE, Attrib::is(), Element::m\_\-connection, Object::name(), Hierarchy::parent(), StatusCode::SUCCESS, and Object::type().

Referenced by export\_\-obj(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), and UsbMLI2cBus::init().


\begin{DoxyCode}
55                                                       {
56   if (0==connection){
57     fatal("Try to define a connection with a null pointer.",
58         "Element::setConnection");
59     return StatusCode::FAILURE;
60   }
61   if (connection->is(Attrib::INTERFACE)){
62     m_connection=dynamic_cast<Hierarchy*>(connection);
63     return StatusCode::SUCCESS;
64   }
65   else {
66     debug(connection->name()+
67         " is not a Attrib::INTERFACE hardware. Connection refused.",
68         "Element::setConnection");
69     if (0!=connection->parent()){
70       return setConnection(connection->parent());
71     }
72     else{
73       fatal("Could not find a connection for element "+
74           name()+"["+type()+"].","element::setConnection");
75       return StatusCode::FAILURE;
76     }
77   }
78 }
\end{DoxyCode}
\hypertarget{classObject_a870c5af919958c2136623b2d7816d123}{
\index{LSDelayChipV1@{LSDelayChipV1}!setDllName@{setDllName}}
\index{setDllName@{setDllName}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setDllName}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setDllName (std::string {\em dllName})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a870c5af919958c2136623b2d7816d123}
Set accessor to member m\_\-dllName 
\begin{DoxyParams}{Parameters}
\item[{\em dllName}]the new value for m\_\-dllName \end{DoxyParams}


Definition at line 66 of file Object.h.

References Object::m\_\-dllName.

Referenced by DLL::createElement(), DLL::createProcessus(), and Object::Object().


\begin{DoxyCode}
66                                       {
67     m_dllName = dllName;
68   }
\end{DoxyCode}
\hypertarget{classObject_a398fe08cba594a0ce6891d59fe4f159f}{
\index{LSDelayChipV1@{LSDelayChipV1}!setId@{setId}}
\index{setId@{setId}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setId}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setId (unsigned char {\em id})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a398fe08cba594a0ce6891d59fe4f159f}


Definition at line 53 of file Object.h.

References Object::m\_\-id.

Referenced by A3PE::A3PE(), DCU::DCU(), export\_\-obj(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), LSDelayChipV1(), MSOxxxx::MSOxxxx(), Object::Object(), Phaser::Phaser(), SeqPGA::SeqPGA(), SpecsBus::SpecsBus(), SpecsI2c::SpecsI2c(), SpecsInterface::SpecsInterface(), SpecsMaster::SpecsMaster(), SpecsParallelBus::SpecsParallelBus(), and SpecsSlave::SpecsSlave().


\begin{DoxyCode}
53 { m_id    = id    ; } //< Set Object m_id
\end{DoxyCode}
\hypertarget{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}{
\index{LSDelayChipV1@{LSDelayChipV1}!setName@{setName}}
\index{setName@{setName}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setName}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setName (std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}


Definition at line 51 of file Object.h.

References Object::m\_\-name.

Referenced by A3PE::A3PE(), A3PE\_\-BitFlip::A3PE\_\-BitFlip(), Acquisition::Acquisition(), ADCMeasurement::ADCMeasurement(), Computer::Computer(), Application::create(), Croc::Croc(), CU\_\-v1::CU\_\-v1(), CurrentMeasurement::CurrentMeasurement(), EmulateFE::EmulateFE(), export\_\-obj(), FEB\_\-v1::FEB\_\-v1(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), Application::initialize(), Interface::Interface(), IOdata::IOdata(), IOobject::IOobject(), LSDelayChipV1(), FePGA::MakeRAM(), FePGA::MakeRegister(), Application::network(), NI6008::NI6008(), Object::Object(), PhaserRampExec::PhaserRampExec(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), RAM::RAM(), Register::Register(), RegisterTest::RegisterTest(), SeqPGA::SeqPGA(), SpecsBus::SpecsBus(), SpecsGlue::SpecsGlue(), SpecsI2c::SpecsI2c(), SpecsMaster::SpecsMaster(), SpecsMezzanine::SpecsMezzanine(), SpecsParallelBus::SpecsParallelBus(), StorageFifo::StorageFifo(), StorageFifoAcquisition::StorageFifoAcquisition(), TestI2C::TestI2C(), TestSPI::TestSPI(), TestSuite::TestSuite(), TestUSB::TestUSB(), UsbFTInterface::UsbFTInterface(), UsbFTInterfaceTest::UsbFTInterfaceTest(), UsbFTMLInterface::UsbFTMLInterface(), UsbI2cBus::UsbI2cBus(), UsbMLI2cBus::UsbMLI2cBus(), UsbMLSpiBus::UsbMLSpiBus(), and UsbSpiBus::UsbSpiBus().


\begin{DoxyCode}
51 { m_name  = name  ; } //< Set Object m_name
\end{DoxyCode}
\hypertarget{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}{
\index{LSDelayChipV1@{LSDelayChipV1}!setParent@{setParent}}
\index{setParent@{setParent}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setParent}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::setParent ({\bf Hierarchy} $\ast$ {\em parent})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}


Definition at line 67 of file Hierarchy.cpp.

References Hierarchy::m\_\-origin, Hierarchy::m\_\-parent, Hierarchy::origin(), and Hierarchy::parent().

Referenced by SpecsMezzanine::addBus(), Hierarchy::addChild(), SpecsSlave::addI2c(), Computer::Computer(), Application::create(), export\_\-obj(), and SpecsMezzanine::SpecsMezzanine().


\begin{DoxyCode}
67                                               {
68   m_parent = parent;
69   if ((Hierarchy*)0==parent) return;
70 
71   Hierarchy *curr = this;
72   Hierarchy *prev = parent;
73   while ( prev != 0 ){
74     curr = prev;
75     prev = curr->parent();
76   }
77   if (parent->origin()!=0) m_origin=parent->origin();
78 }
\end{DoxyCode}
\hypertarget{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}{
\index{LSDelayChipV1@{LSDelayChipV1}!setTitle@{setTitle}}
\index{setTitle@{setTitle}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setTitle}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setTitle (std::string {\em title})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}


Definition at line 54 of file Object.h.

References Object::m\_\-title.

Referenced by A3PE\_\-BitFlip::A3PE\_\-BitFlip(), Acquisition::Acquisition(), ADCMeasurement::ADCMeasurement(), CurrentMeasurement::CurrentMeasurement(), EmulateFE::EmulateFE(), export\_\-obj(), Histo1D::Histo1D(), Histo2D::Histo2D(), Object::Object(), PhaserRampExec::PhaserRampExec(), RegisterTest::RegisterTest(), StorageFifo::StorageFifo(), StorageFifoAcquisition::StorageFifoAcquisition(), TestI2C::TestI2C(), TestSPI::TestSPI(), TestSuite::TestSuite(), TestUSB::TestUSB(), and UsbFTInterfaceTest::UsbFTInterfaceTest().


\begin{DoxyCode}
54 { m_title = title ; } //< Set Object m_title
\end{DoxyCode}
\hypertarget{classObject_aae534cc9d982bcb9b99fd505f2e103a5}{
\index{LSDelayChipV1@{LSDelayChipV1}!setType@{setType}}
\index{setType@{setType}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{setType}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setType (std::string {\em type})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_aae534cc9d982bcb9b99fd505f2e103a5}


Definition at line 52 of file Object.h.

References Object::m\_\-type.

Referenced by A3PE::A3PE(), A3PE\_\-BitFlip::A3PE\_\-BitFlip(), Acquisition::Acquisition(), ADCMeasurement::ADCMeasurement(), Computer::Computer(), Croc::Croc(), CU\_\-v1::CU\_\-v1(), CurrentMeasurement::CurrentMeasurement(), DCU::DCU(), EmulateFE::EmulateFE(), export\_\-obj(), FEB\_\-v1::FEB\_\-v1(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), Application::initialize(), Interface::Interface(), IOdata::IOdata(), IOobject::IOobject(), LSDelayChipV1(), MSOxxxx::MSOxxxx(), NI6008::NI6008(), Object::Object(), Phaser::Phaser(), PhaserRampExec::PhaserRampExec(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), RAM::RAM(), Register::Register(), RegisterTest::RegisterTest(), SeqPGA::SeqPGA(), SpecsBus::SpecsBus(), SpecsGlue::SpecsGlue(), SpecsI2c::SpecsI2c(), SpecsMaster::SpecsMaster(), SpecsMezzanine::SpecsMezzanine(), SpecsParallelBus::SpecsParallelBus(), SpecsSlave::SpecsSlave(), StorageFifo::StorageFifo(), StorageFifoAcquisition::StorageFifoAcquisition(), TestI2C::TestI2C(), TestSPI::TestSPI(), TestSuite::TestSuite(), TestUSB::TestUSB(), UsbFTInterface::UsbFTInterface(), UsbFTInterfaceTest::UsbFTInterfaceTest(), UsbFTMLInterface::UsbFTMLInterface(), UsbI2cBus::UsbI2cBus(), UsbMLI2cBus::UsbMLI2cBus(), UsbMLSpiBus::UsbMLSpiBus(), and UsbSpiBus::UsbSpiBus().


\begin{DoxyCode}
52 { m_type  = type  ; } //< Set Object m_type
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a01c1e85ae0d0e031164fe2d47b4f4824}{
\index{LSDelayChipV1@{LSDelayChipV1}!showConfig@{showConfig}}
\index{showConfig@{showConfig}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{showConfig}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::showConfig ()}}
\label{classLSDelayChipV1_a01c1e85ae0d0e031164fe2d47b4f4824}


Definition at line 150 of file LSDelayChipV1.cpp.

References Object::info(), itohs(), itos(), confRegData::locus, LOCUS\_\-0350\_\-UA, LOCUS\_\-1400\_\-UA, LOCUS\_\-2300\_\-UA, LOCUS\_\-3000\_\-UA, confRegData::lvdsOutEn, m\_\-configAddr, m\_\-rxConfig, confRegData::nVControlEn, confRegData::padDebug, confRegData::phaseInt, and confRegData::phaseTaHAdc.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
151 {
152     std::string lvdsCurrent;    
153     if(m_rxConfig.lvdsOutEn)
154     {
155         if(m_rxConfig.locus == LOCUS_3000_UA) lvdsCurrent = "3.00";
156         if(m_rxConfig.locus == LOCUS_2300_UA) lvdsCurrent = "2.30";
157         if(m_rxConfig.locus == LOCUS_1400_UA) lvdsCurrent = "1.40";
158         if(m_rxConfig.locus == LOCUS_0350_UA) lvdsCurrent = "0.35";     
159     }
160     else lvdsCurrent = "0.00";
161     
162     info("Configuration register @SPI = 0x" + itohs(m_configAddr)              ,"
      LSDCv1::showConfig");
163     info("Integrator clock phase (ns) = " + itos(m_rxConfig.phaseInt)          ,"
      LSDCv1::showConfig");
164     info("T&H // ADC clock phase (ns) = " + itos(m_rxConfig.phaseTaHAdc)       ,"
      LSDCv1::showConfig");   
165     info("LVDS Clock Output enable    = " + itos((int)m_rxConfig.lvdsOutEn)    ,"
      LSDCv1::showConfig");
166     info("LVDS Output Current (mA)    = " + lvdsCurrent                        ,"
      LSDCv1::showConfig");
167     info("VControl Output enable      = " + itos((int)!m_rxConfig.nVControlEn) ,"
      LSDCv1::showConfig");
168     info("CMOS Pads debug             = " + itos((int)m_rxConfig.padDebug)     ,"
      LSDCv1::showConfig");
169 }
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_ad0ed8d0797c985d7595fbe56f0da1996}{
\index{LSDelayChipV1@{LSDelayChipV1}!spiBERTest@{spiBERTest}}
\index{spiBERTest@{spiBERTest}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{spiBERTest}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::spiBERTest ({\bf U8} {\em confRegAddr}, \/  long {\em nFrames})}}
\label{classLSDelayChipV1_ad0ed8d0797c985d7595fbe56f0da1996}


Definition at line 175 of file LSDelayChipV1.cpp.

References configRegBulkRead(), configRegBulkWrite(), Object::debug(), itohs(), itos(), m\_\-fer, m\_\-nBad, m\_\-rxConfigBits, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
176 {
177     int i;
178     U16 writeData = 0x0000;
179     U16 readData, retry1, retry2, retry3;
180 
181     warning("Starting SPI BER test...");
182     m_nBad = 0;
183     for(i=0;i<nFrames;i++)
184     {
185         //I read and write the same register and I check if read data is OK.
186         writeData = rand() + rand();    
187         configRegBulkWrite(confRegAddr,writeData);
188 configRegBulkWrite(255,writeData);
189         configRegBulkRead(confRegAddr); 
190 configRegBulkWrite(255,writeData);
191         readData = m_rxConfigBits;
192         if(writeData != readData)
193         {
194             //If data is not OK I check how many bits are wrong.
195             m_nBad++;
196             warning("Mismatch: W = 0x" + itohs(writeData) + ", R = 0x" + itohs(re
      adData) + ".","LSDCv1::spiBERTest");
197             debug("Retry...","LSDCv1::spiBERTest");
198             configRegBulkRead(confRegAddr);
199 configRegBulkWrite(255,writeData);          
200             retry1 = m_rxConfigBits;
201             configRegBulkRead(confRegAddr);
202 configRegBulkWrite(255,writeData);          
203             retry2 = m_rxConfigBits;
204             configRegBulkRead(confRegAddr);
205 configRegBulkWrite(255,writeData);          
206             retry3 = m_rxConfigBits;            
207             if(retry1 == retry2 && retry1 == retry3 && retry2 == retry3)
208             {
209                 if(retry1 == readData)  warning("It was a Write error!","LSDCv1::
      spiBERTest");          
210                 if(retry1 == writeData) warning("It was a Read error!","LSDCv1::s
      piBERTest");          
211             } 
212         }
213     }
214     m_fer = (double) m_nBad / nFrames;
215     warning("SPI BER test finished!!!");
216     warning("Bad frames = " + itos(m_nBad) + "/" + itos(nFrames) + ".");
217 }
\end{DoxyCode}
\hypertarget{classObject_a73a0f1a41828fdd8303dd662446fb6c3}{
\index{LSDelayChipV1@{LSDelayChipV1}!title@{title}}
\index{title@{title}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{title}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::title ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a73a0f1a41828fdd8303dd662446fb6c3}


Definition at line 31 of file Object.h.

References Object::m\_\-title.

Referenced by export\_\-obj(), export\_\-proc(), CurrentMeasurement::initialize(), ADCMeasurement::initialize(), StorageFifoAcquisition::initialize(), Acquisition::initialize(), and Application::terminate().


\begin{DoxyCode}
31 { return m_title;      } // < Get Object m_title
\end{DoxyCode}
\hypertarget{classHierarchy_a594c294c5f60c230e106d522ed008212}{
\index{LSDelayChipV1@{LSDelayChipV1}!tree@{tree}}
\index{tree@{tree}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{tree}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::tree ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_a594c294c5f60c230e106d522ed008212}


Definition at line 46 of file Hierarchy.h.

References Hierarchy::tree().

Referenced by export\_\-obj(), and Hierarchy::tree().


\begin{DoxyCode}
46 { tree(""); };                     // output tree of Hierarchy from object
\end{DoxyCode}
\hypertarget{classHierarchy_a76e914b9a677a22a82deb74d892bf261}{
\index{LSDelayChipV1@{LSDelayChipV1}!tree@{tree}}
\index{tree@{tree}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{tree}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::tree (std::string {\em indent} = {\ttfamily std::string(\char`\"{}\char`\"{})})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a76e914b9a677a22a82deb74d892bf261}


Definition at line 310 of file Hierarchy.cpp.

References Hierarchy::children(), Object::info(), Object::msgSvc(), Object::name(), MsgSvc::NONE, and Object::type().


\begin{DoxyCode}
310                                     {
311   std::string line=indent+" -> "+name()+"["+type()+"] ";
312   if (std::string("")==indent){
313     info("Hierarchy for Object "+name()+"["+type()+"]","Hierarchy::tree");
314   }
315   msgSvc(MsgSvc::NONE,line,"");
316   std::vector<Hierarchy*> list = children();
317   std::vector<Hierarchy*>::iterator iter;
318   for (iter=list.begin() ; iter!=list.end() ; ++iter){
319     std::string tab="  ";
320     (*iter)->tree(indent+tab);
321   }
322 }
\end{DoxyCode}
\hypertarget{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{
\index{LSDelayChipV1@{LSDelayChipV1}!type@{type}}
\index{type@{type}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{type}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::type ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a84f99f70f144a83e1582d1d0f84e4e62}


Definition at line 29 of file Object.h.

References Object::m\_\-type.

Referenced by DLLMgr::destroy(), DLL::destroy(), IOdata::dump(), export\_\-obj(), UsbSpiBus::init(), UsbI2cBus::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), PhaserRampExec::initialize(), ProcDataBase::list(), Hierarchy::parent(), Hierarchy::pathTyped(), DLL::print(), ProcDataBase::procList(), Application::setConfig(), Element::setConnection(), and Hierarchy::tree().


\begin{DoxyCode}
29 { return m_type;       } //< Get Object m_type
\end{DoxyCode}
\hypertarget{classLSDelayChipV1_a7d4eb6fb7ca527286d36f30123bfd60a}{
\index{LSDelayChipV1@{LSDelayChipV1}!update@{update}}
\index{update@{update}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{update}]{\setlength{\rightskip}{0pt plus 5cm}void LSDelayChipV1::update ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classLSDelayChipV1_a7d4eb6fb7ca527286d36f30123bfd60a}
Update the \hyperlink{classElement}{Element} configuration from the actual hardware 

Implements \hyperlink{classElement_a4e6c83efae95616ebddd03c793a26661}{Element}.

Definition at line 154 of file LSDelayChipV1.h.


\begin{DoxyCode}
154                  {
155     
156   };
\end{DoxyCode}
\hypertarget{classObject_a2d4120195317e2a3c6532e8bb9f3da68}{
\index{LSDelayChipV1@{LSDelayChipV1}!verbose@{verbose}}
\index{verbose@{verbose}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{verbose}]{\setlength{\rightskip}{0pt plus 5cm}void Object::verbose (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a2d4120195317e2a3c6532e8bb9f3da68}


Definition at line 44 of file Object.h.

References Object::m\_\-log, MsgSvc::msgSvc(), and MsgSvc::VERBOSE.


\begin{DoxyCode}
44 { m_log.msgSvc (MsgSvc::VERBOSE , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a83d2db2df682907ea1115ad721c1c4a1}{
\index{LSDelayChipV1@{LSDelayChipV1}!verbose@{verbose}}
\index{verbose@{verbose}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{verbose}]{\setlength{\rightskip}{0pt plus 5cm}void Object::verbose (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a83d2db2df682907ea1115ad721c1c4a1}


Definition at line 36 of file Object.h.

References Object::m\_\-log, Object::m\_\-name, MsgSvc::msgSvc(), and MsgSvc::VERBOSE.

Referenced by DCU::acquire(), export\_\-obj(), DCU::init(), Application::prepare(), UsbFTMLInterface::read(), UsbFTInterface::read(), DCU::readMode(), DCU::reset(), DCU::setHIR(), DCU::setLIR(), SpecsInterface::specsReadI2c(), SpecsInterface::specsReadParallel(), SpecsInterface::specsReadRegister(), SpecsInterface::specsWriteI2c(), SpecsInterface::specsWriteParallel(), SpecsInterface::specsWriteRegister(), UsbFTMLInterface::usbRead(), UsbFTInterface::usbRead(), UsbFTMLInterface::usbReadU16(), UsbFTInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTInterface::usbReadU8(), UsbFTMLInterface::usbWrite(), UsbFTInterface::usbWrite(), UsbFTMLInterface::usbWriteRead(), UsbFTInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), UsbFTInterface::usbWriteU32(), UsbFTMLInterface::usbWriteU8(), UsbFTInterface::usbWriteU8(), wait(), UsbFTMLInterface::write(), and UsbFTInterface::write().


\begin{DoxyCode}
36 { m_log.msgSvc (MsgSvc::VERBOSE , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classObject_a11f101db4dd73d9391b0231818881d86}{
\index{LSDelayChipV1@{LSDelayChipV1}!warning@{warning}}
\index{warning@{warning}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{warning}]{\setlength{\rightskip}{0pt plus 5cm}void Object::warning (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a11f101db4dd73d9391b0231818881d86}


Definition at line 47 of file Object.h.

References Object::m\_\-log, MsgSvc::msgSvc(), and MsgSvc::WARNING.


\begin{DoxyCode}
47 { m_log.msgSvc (MsgSvc::WARNING , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{
\index{LSDelayChipV1@{LSDelayChipV1}!warning@{warning}}
\index{warning@{warning}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{warning}]{\setlength{\rightskip}{0pt plus 5cm}void Object::warning (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a65cd4fda577711660821fd2cd5a3b4c9}


Definition at line 39 of file Object.h.

References Object::m\_\-log, Object::m\_\-name, MsgSvc::msgSvc(), and MsgSvc::WARNING.

Referenced by DCU::acquire(), A3PE::acquisition(), Plot::add(), Application::bookkeeping(), checkCmd(), Hierarchy::child(), Hierarchy::childTyped(), Processus::clean(), UsbSpiBus::clockDivider(), configRegBulkRead(), configRegBulkWrite(), Element::connection(), DCU::convert(), Application::create(), SpecsMezzanine::date(), SpecsGlue::date(), SpecsSlave::detect(), NI6008::device(), UsbFTInterfaceTest::execute(), Acquisition::execute(), A3PE\_\-BitFlip::execute(), export\_\-obj(), FEB\_\-v1::gbtAcknowledgeConfig(), FEB\_\-v1::gbtClockStrength(), FEB\_\-v1::gbtDLLReset(), getConfigReg(), SpecsGlue::i2cClkMode(), SpecsSlave::init(), DCU::init(), TestUSB::initialize(), TestSPI::initialize(), TestI2C::initialize(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), SpecsMezzanine::led(), SpecsGlue::led(), A3PE::loadTrigger(), Application::loop(), Application::makeDir(), Data::name(), Application::prepare(), UsbSpiBus::read(), UsbI2cBus::read(), ICPhaser::read(), Phaser::read(), DCU::readMode(), SpecsSlave::reset(), SpecsMaster::reset(), DCU::reset(), ICPhaser::reset(), SpecsSlave::resetInternal(), Server::Server(), FEB\_\-v1::setCalibCte(), StorageFifoAcquisition::setChannels(), Acquisition::setChannels(), UsbSpiBus::setClockDivider(), FEB\_\-v1::setClockFallingEdge(), Application::setConfig(), setConfigReg(), StorageFifoAcquisition::setDepth(), Acquisition::setDepth(), A3PE::setEnableADC(), FEB\_\-v1::setGain4(), FEB\_\-v1::setGbt80MHzClkEport(), FEB\_\-v1::setGbtClockStrength(), FEB\_\-v1::setGbtDataPath(), FEB\_\-v1::setGbtDLLEport(), FEB\_\-v1::setGbtEnableEport(), FEB\_\-v1::setGbtMode(), FEB\_\-v1::setGbtTermEport(), FEB\_\-v1::setGbtTrackMode(), DCU::setHIR(), SpecsGlue::setI2cClkMode(), SpecsMezzanine::setLed(), DCU::setLIR(), FEB\_\-v1::setOutputEport(), A3PE::setPipeline(), FEB\_\-v1::setPseudoADCEnable(), FEB\_\-v1::setPseudoPMEnable(), RAM::setSize(), SpecsMaster::setSpeed(), FEB\_\-v1::setStopInjLoop(), FEB\_\-v1::setTestDuration(), IOdata::setU16(), IOdata::setU32(), IOdata::setU8(), TestSuite::sigma(), SpecsInterface::specsReadI2c(), SpecsInterface::specsReadParallel(), SpecsInterface::specsReadRegister(), SpecsInterface::specsWriteI2c(), SpecsInterface::specsWriteParallel(), SpecsInterface::specsWriteRegister(), ICECALv3::spiAddressScan(), spiBERTest(), ICECALv3::spiFERTest(), ICECALv3::spiRead(), ICECALv3::spiWrite(), ICECALv3::spiWriteSafe(), Server::start(), ICPhaser::status(), Application::svcPlot(), Application::svcRunning(), Data::title(), Server::updateConfig(), Server::updateState(), Data::vectorPtr(), UsbSpiBus::write(), UsbI2cBus::write(), ICPhaser::write(), Phaser::write(), FEB\_\-v1::writeFifoInjectFE(), and FEB\_\-v1::writeFifoLLTFE().


\begin{DoxyCode}
39 { m_log.msgSvc (MsgSvc::WARNING , mymsg, m_name ); }
\end{DoxyCode}


\subsection{Member Data Documentation}
\hypertarget{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}{
\index{LSDelayChipV1@{LSDelayChipV1}!m\_\-address@{m\_\-address}}
\index{m\_\-address@{m\_\-address}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{m\_\-address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf U8} {\bf LSDelayChipV1::m\_\-address}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}


Definition at line 168 of file LSDelayChipV1.h.

Referenced by setAddress().\hypertarget{classAttrib_a3414521d7a82476e874b25a5407b5e63}{
\index{LSDelayChipV1@{LSDelayChipV1}!m\_\-attribString@{m\_\-attribString}}
\index{m\_\-attribString@{m\_\-attribString}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{m\_\-attribString}]{\setlength{\rightskip}{0pt plus 5cm}std::string {\bf Attrib::m\_\-attribString}\mbox{[}10\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected, inherited\mbox{]}}}}
\label{classAttrib_a3414521d7a82476e874b25a5407b5e63}


Definition at line 105 of file Attrib.h.

Referenced by Attrib::Attrib(), and Attrib::attributs().\hypertarget{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}{
\index{LSDelayChipV1@{LSDelayChipV1}!m\_\-configAddr@{m\_\-configAddr}}
\index{m\_\-configAddr@{m\_\-configAddr}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{m\_\-configAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf U8} {\bf LSDelayChipV1::m\_\-configAddr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}


Definition at line 172 of file LSDelayChipV1.h.

Referenced by getConfigReg(), LSDelayChipV1(), and showConfig().\hypertarget{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}{
\index{LSDelayChipV1@{LSDelayChipV1}!m\_\-connection@{m\_\-connection}}
\index{m\_\-connection@{m\_\-connection}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{m\_\-connection}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy}$\ast$ {\bf Element::m\_\-connection}\hspace{0.3cm}{\ttfamily  \mbox{[}protected, inherited\mbox{]}}}}
\label{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}


Definition at line 70 of file Element.h.

Referenced by UsbSpiBus::clockDivider(), Element::connection(), Element::Element(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), UsbSpiBus::read(), UsbI2cBus::read(), UsbSpiBus::setClockDivider(), Element::setConnection(), UsbSpiBus::write(), and UsbI2cBus::write().\hypertarget{classLSDelayChipV1_a38d35de6a25fb1394ede2f39a4f25a08}{
\index{LSDelayChipV1@{LSDelayChipV1}!m\_\-fer@{m\_\-fer}}
\index{m\_\-fer@{m\_\-fer}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{m\_\-fer}]{\setlength{\rightskip}{0pt plus 5cm}double {\bf LSDelayChipV1::m\_\-fer}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classLSDelayChipV1_a38d35de6a25fb1394ede2f39a4f25a08}


Definition at line 175 of file LSDelayChipV1.h.

Referenced by spiBERTest().\hypertarget{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}{
\index{LSDelayChipV1@{LSDelayChipV1}!m\_\-nBad@{m\_\-nBad}}
\index{m\_\-nBad@{m\_\-nBad}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{m\_\-nBad}]{\setlength{\rightskip}{0pt plus 5cm}long {\bf LSDelayChipV1::m\_\-nBad}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}


Definition at line 174 of file LSDelayChipV1.h.

Referenced by spiBERTest().\hypertarget{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{
\index{LSDelayChipV1@{LSDelayChipV1}!m\_\-regConfig@{m\_\-regConfig}}
\index{m\_\-regConfig@{m\_\-regConfig}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{m\_\-regConfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf LSDelayChipV1::m\_\-regConfig}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}


Definition at line 166 of file LSDelayChipV1.h.

Referenced by configRegBulkRead(), configRegBulkWrite(), LSDelayChipV1(), and setAddress().\hypertarget{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{
\index{LSDelayChipV1@{LSDelayChipV1}!m\_\-regStatus@{m\_\-regStatus}}
\index{m\_\-regStatus@{m\_\-regStatus}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{m\_\-regStatus}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf LSDelayChipV1::m\_\-regStatus}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}


Definition at line 167 of file LSDelayChipV1.h.

Referenced by LSDelayChipV1(), and setAddress().\hypertarget{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{
\index{LSDelayChipV1@{LSDelayChipV1}!m\_\-rxConfig@{m\_\-rxConfig}}
\index{m\_\-rxConfig@{m\_\-rxConfig}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{m\_\-rxConfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf confRegData} {\bf LSDelayChipV1::m\_\-rxConfig}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}


Definition at line 171 of file LSDelayChipV1.h.

Referenced by getConfigReg(), setConfigRegDebugMode(), setConfigRegLOCUS(), setConfigRegLVDSOutEn(), setConfigRegPhaseADC(), setConfigRegPhaseINT(), setConfigRegPhaseTH(), setConfigRegVControlOutEn(), and showConfig().\hypertarget{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{
\index{LSDelayChipV1@{LSDelayChipV1}!m\_\-rxConfigBits@{m\_\-rxConfigBits}}
\index{m\_\-rxConfigBits@{m\_\-rxConfigBits}!LSDelayChipV1@{LSDelayChipV1}}
\subsubsection[{m\_\-rxConfigBits}]{\setlength{\rightskip}{0pt plus 5cm}{\bf U16} {\bf LSDelayChipV1::m\_\-rxConfigBits}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}


Definition at line 170 of file LSDelayChipV1.h.

Referenced by configRegBulkRead(), getConfigReg(), and spiBERTest().

The documentation for this class was generated from the following files:\begin{DoxyCompactItemize}
\item 
/home/eleclhcb/LHCb/lbcat-\/cmake/CatBcn/inc/\hyperlink{LSDelayChipV1_8h}{LSDelayChipV1.h}\item 
/home/eleclhcb/LHCb/lbcat-\/cmake/CatBcn/src/\hyperlink{LSDelayChipV1_8cpp}{LSDelayChipV1.cpp}\end{DoxyCompactItemize}
