{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447722310016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447722310017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 20:05:09 2015 " "Processing started: Mon Nov 16 20:05:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447722310017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447722310017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447722310017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1447722311144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(404) " "Verilog HDL information at Interface.v(404): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 404 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1447722318467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(421) " "Verilog HDL information at Interface.v(421): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 421 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1447722318467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(450) " "Verilog HDL information at Interface.v(450): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 450 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1447722318467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(469) " "Verilog HDL information at Interface.v(469): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 469 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1447722318467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 18 18 " "Found 18 design units, including 18 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241/ECE241project/Interface/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_address_translator " "Found entity 2: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/ECE241/ECE241project/Interface/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/ECE241/ECE241project/Interface/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_pll " "Found entity 4: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241/ECE241project/Interface/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "5 Interface " "Found entity 5: Interface" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "6 dataPath " "Found entity 6: dataPath" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "7 controlPath " "Found entity 7: controlPath" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "8 nextPosition " "Found entity 8: nextPosition" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "9 position " "Found entity 9: position" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "10 oneMinClock " "Found entity 10: oneMinClock" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "11 twoSecClock " "Found entity 11: twoSecClock" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "12 scoreCounter " "Found entity 12: scoreCounter" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "13 sixtyHzClock " "Found entity 13: sixtyHzClock" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "14 oneSecClock " "Found entity 14: oneSecClock" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "15 robotCounter " "Found entity 15: robotCounter" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "16 BGcounter " "Found entity 16: BGcounter" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "17 RegisterX " "Found entity 17: RegisterX" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""} { "Info" "ISGN_ENTITY_NAME" "18 RegisterY " "Found entity 18: RegisterY" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447722318470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg1.v 1 1 " "Found 1 design units, including 1 entities, in source file bg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BG1 " "Found entity 1: BG1" {  } { { "BG1.v" "" { Text "W:/ECE241/ECE241project/Interface/BG1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447722318474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robot20x30.v 1 1 " "Found 1 design units, including 1 entities, in source file robot20x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 Robot20x30 " "Found entity 1: Robot20x30" {  } { { "Robot20x30.v" "" { Text "W:/ECE241/ECE241project/Interface/Robot20x30.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447722318477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg.v 1 1 " "Found 1 design units, including 1 entities, in source file bg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BG " "Found entity 1: BG" {  } { { "BG.v" "" { Text "W:/ECE241/ECE241project/Interface/BG.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722318479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447722318479 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Interface.v(143) " "Verilog HDL Instantiation warning at Interface.v(143): instance has no name" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 143 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1447722318480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface " "Elaborating entity \"Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447722319115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn Interface.v(38) " "Verilog HDL or VHDL warning at Interface.v(38): object \"resetn\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447722319116 "|Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "Interface.v" "VGA" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/ECE241/ECE241project/Interface/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/ECE241/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722319511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE BG.mif " "Parameter \"INIT_FILE\" = \"BG.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319513 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447722319513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_otl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_otl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_otl1 " "Found entity 1: altsyncram_otl1" {  } { { "db/altsyncram_otl1.tdf" "" { Text "W:/ECE241/ECE241project/Interface/db/altsyncram_otl1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722319562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447722319562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_otl1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_otl1:auto_generated " "Elaborating entity \"altsyncram_otl1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_otl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "W:/ECE241/ECE241project/Interface/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722319614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447722319614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_otl1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_otl1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_otl1.tdf" "decode2" { Text "W:/ECE241/ECE241project/Interface/db/altsyncram_otl1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "W:/ECE241/ECE241project/Interface/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722319685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447722319685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_otl1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_otl1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_otl1.tdf" "rden_decode_b" { Text "W:/ECE241/ECE241project/Interface/db/altsyncram_otl1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "W:/ECE241/ECE241project/Interface/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722319732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447722319732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_otl1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_otl1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_otl1.tdf" "mux3" { Text "W:/ECE241/ECE241project/Interface/db/altsyncram_otl1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/ECE241/ECE241project/Interface/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/ECE241/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722319804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319806 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447722319806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/ECE241/ECE241project/Interface/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722319852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447722319852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/ECE241/ECE241project/Interface/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath dataPath:DP " "Elaborating entity \"dataPath\" for hierarchy \"dataPath:DP\"" {  } { { "Interface.v" "DP" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coor_x Interface.v(99) " "Verilog HDL or VHDL warning at Interface.v(99): object \"coor_x\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447722319894 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coor_y Interface.v(100) " "Verilog HDL or VHDL warning at Interface.v(100): object \"coor_y\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447722319894 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Interface.v(120) " "Verilog HDL assignment warning at Interface.v(120): truncated value with size 9 to match size of target (8)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447722319895 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_out Interface.v(103) " "Verilog HDL Always Construct warning at Interface.v(103): inferring latch(es) for variable \"y_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1447722319895 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[0\] Interface.v(110) " "Inferred latch for \"y_out\[0\]\" at Interface.v(110)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319896 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[1\] Interface.v(110) " "Inferred latch for \"y_out\[1\]\" at Interface.v(110)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319896 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[2\] Interface.v(110) " "Inferred latch for \"y_out\[2\]\" at Interface.v(110)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319896 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[3\] Interface.v(110) " "Inferred latch for \"y_out\[3\]\" at Interface.v(110)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319896 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[4\] Interface.v(110) " "Inferred latch for \"y_out\[4\]\" at Interface.v(110)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319896 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[5\] Interface.v(110) " "Inferred latch for \"y_out\[5\]\" at Interface.v(110)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319896 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[6\] Interface.v(110) " "Inferred latch for \"y_out\[6\]\" at Interface.v(110)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319896 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[7\] Interface.v(110) " "Inferred latch for \"y_out\[7\]\" at Interface.v(110)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319896 "|Interface|dataPath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX dataPath:DP\|RegisterX:X " "Elaborating entity \"RegisterX\" for hierarchy \"dataPath:DP\|RegisterX:X\"" {  } { { "Interface.v" "X" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319923 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Interface.v(522) " "Verilog HDL Always Construct warning at Interface.v(522): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1447722319923 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Interface.v(524) " "Inferred latch for \"out\[0\]\" at Interface.v(524)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319923 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Interface.v(524) " "Inferred latch for \"out\[1\]\" at Interface.v(524)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319923 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Interface.v(524) " "Inferred latch for \"out\[2\]\" at Interface.v(524)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319923 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Interface.v(524) " "Inferred latch for \"out\[3\]\" at Interface.v(524)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319923 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Interface.v(524) " "Inferred latch for \"out\[4\]\" at Interface.v(524)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319924 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Interface.v(524) " "Inferred latch for \"out\[5\]\" at Interface.v(524)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319924 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Interface.v(524) " "Inferred latch for \"out\[6\]\" at Interface.v(524)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319924 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Interface.v(524) " "Inferred latch for \"out\[7\]\" at Interface.v(524)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319924 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Interface.v(524) " "Inferred latch for \"out\[8\]\" at Interface.v(524)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319924 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterY dataPath:DP\|RegisterY:Y " "Elaborating entity \"RegisterY\" for hierarchy \"dataPath:DP\|RegisterY:Y\"" {  } { { "Interface.v" "Y" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319947 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Interface.v(535) " "Verilog HDL Always Construct warning at Interface.v(535): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 535 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1447722319947 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Interface.v(537) " "Inferred latch for \"out\[0\]\" at Interface.v(537)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319947 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Interface.v(537) " "Inferred latch for \"out\[1\]\" at Interface.v(537)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319947 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Interface.v(537) " "Inferred latch for \"out\[2\]\" at Interface.v(537)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319947 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Interface.v(537) " "Inferred latch for \"out\[3\]\" at Interface.v(537)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319947 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Interface.v(537) " "Inferred latch for \"out\[4\]\" at Interface.v(537)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319948 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Interface.v(537) " "Inferred latch for \"out\[5\]\" at Interface.v(537)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319948 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Interface.v(537) " "Inferred latch for \"out\[6\]\" at Interface.v(537)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319948 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Interface.v(537) " "Inferred latch for \"out\[7\]\" at Interface.v(537)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 537 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319948 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlPath controlPath:CP " "Elaborating entity \"controlPath\" for hierarchy \"controlPath:CP\"" {  } { { "Interface.v" "CP" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319970 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetKey Interface.v(154) " "Verilog HDL Always Construct warning at Interface.v(154): variable \"resetKey\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447722319971 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(156) " "Verilog HDL Always Construct warning at Interface.v(156): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447722319971 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(157) " "Verilog HDL Always Construct warning at Interface.v(157): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447722319972 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(158) " "Verilog HDL Always Construct warning at Interface.v(158): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447722319972 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clock60 Interface.v(159) " "Verilog HDL Always Construct warning at Interface.v(159): variable \"clock60\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447722319972 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(160) " "Verilog HDL Always Construct warning at Interface.v(160): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447722319972 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(162) " "Verilog HDL Always Construct warning at Interface.v(162): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447722319972 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(163) " "Verilog HDL Always Construct warning at Interface.v(163): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1447722319972 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "currentState Interface.v(153) " "Verilog HDL Always Construct warning at Interface.v(153): inferring latch(es) for variable \"currentState\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1447722319972 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_from_CP Interface.v(180) " "Verilog HDL Always Construct warning at Interface.v(180): inferring latch(es) for variable \"color_from_CP\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 180 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1447722319973 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_from_CP\[0\] Interface.v(180) " "Inferred latch for \"color_from_CP\[0\]\" at Interface.v(180)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319973 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_from_CP\[1\] Interface.v(180) " "Inferred latch for \"color_from_CP\[1\]\" at Interface.v(180)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319973 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_from_CP\[2\] Interface.v(180) " "Inferred latch for \"color_from_CP\[2\]\" at Interface.v(180)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319973 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.BGstate Interface.v(156) " "Inferred latch for \"currentState.BGstate\" at Interface.v(156)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319974 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.displayState Interface.v(156) " "Inferred latch for \"currentState.displayState\" at Interface.v(156)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319974 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.resetState Interface.v(156) " "Inferred latch for \"currentState.resetState\" at Interface.v(156)" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447722319974 "|Interface|controlPath:CP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator controlPath:CP\|vga_address_translator:comb_3 " "Elaborating entity \"vga_address_translator\" for hierarchy \"controlPath:CP\|vga_address_translator:comb_3\"" {  } { { "Interface.v" "comb_3" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722319997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BG controlPath:CP\|BG:bg_reg " "Elaborating entity \"BG\" for hierarchy \"controlPath:CP\|BG:bg_reg\"" {  } { { "Interface.v" "bg_reg" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controlPath:CP\|BG:bg_reg\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controlPath:CP\|BG:bg_reg\|altsyncram:altsyncram_component\"" {  } { { "BG.v" "altsyncram_component" { Text "W:/ECE241/ECE241project/Interface/BG.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlPath:CP\|BG:bg_reg\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controlPath:CP\|BG:bg_reg\|altsyncram:altsyncram_component\"" {  } { { "BG.v" "" { Text "W:/ECE241/ECE241project/Interface/BG.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722320043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlPath:CP\|BG:bg_reg\|altsyncram:altsyncram_component " "Instantiated megafunction \"controlPath:CP\|BG:bg_reg\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../BG.mif " "Parameter \"init_file\" = \"../BG.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320045 ""}  } { { "BG.v" "" { Text "W:/ECE241/ECE241project/Interface/BG.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447722320045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8o1 " "Found entity 1: altsyncram_s8o1" {  } { { "db/altsyncram_s8o1.tdf" "" { Text "W:/ECE241/ECE241project/Interface/db/altsyncram_s8o1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447722320093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447722320093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8o1 controlPath:CP\|BG:bg_reg\|altsyncram:altsyncram_component\|altsyncram_s8o1:auto_generated " "Elaborating entity \"altsyncram_s8o1\" for hierarchy \"controlPath:CP\|BG:bg_reg\|altsyncram:altsyncram_component\|altsyncram_s8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BGcounter controlPath:CP\|BGcounter:BGC " "Elaborating entity \"BGcounter\" for hierarchy \"controlPath:CP\|BGcounter:BGC\"" {  } { { "Interface.v" "BGC" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "robotCounter controlPath:CP\|robotCounter:RC " "Elaborating entity \"robotCounter\" for hierarchy \"controlPath:CP\|robotCounter:RC\"" {  } { { "Interface.v" "RC" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextPosition controlPath:CP\|nextPosition:NP " "Elaborating entity \"nextPosition\" for hierarchy \"controlPath:CP\|nextPosition:NP\"" {  } { { "Interface.v" "NP" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320153 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first9 Interface.v(277) " "Verilog HDL or VHDL warning at Interface.v(277): object \"first9\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447722320153 "|Interface|controlPath:CP|nextPosition:NP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last8 Interface.v(279) " "Verilog HDL or VHDL warning at Interface.v(279): object \"last8\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447722320153 "|Interface|controlPath:CP|nextPosition:NP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position controlPath:CP\|nextPosition:NP\|position:p " "Elaborating entity \"position\" for hierarchy \"controlPath:CP\|nextPosition:NP\|position:p\"" {  } { { "Interface.v" "p" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixtyHzClock controlPath:CP\|sixtyHzClock:CLK60 " "Elaborating entity \"sixtyHzClock\" for hierarchy \"controlPath:CP\|sixtyHzClock:CLK60\"" {  } { { "Interface.v" "CLK60" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447722320214 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1447722321129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|cenable " "Latch controlPath:CP\|cenable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447722321155 ""}  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447722321155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[7\] " "Latch dataPath:DP\|y_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447722321156 ""}  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447722321156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[6\] " "Latch dataPath:DP\|y_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447722321156 ""}  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447722321156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[5\] " "Latch dataPath:DP\|y_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447722321156 ""}  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447722321156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[4\] " "Latch dataPath:DP\|y_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447722321156 ""}  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447722321156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|RCenable " "Latch controlPath:CP\|RCenable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447722321157 ""}  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447722321157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[0\] " "Latch dataPath:DP\|y_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447722321157 ""}  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447722321157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[1\] " "Latch dataPath:DP\|y_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447722321157 ""}  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447722321157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[2\] " "Latch dataPath:DP\|y_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447722321157 ""}  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447722321157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[3\] " "Latch dataPath:DP\|y_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447722321158 ""}  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447722321158 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1447722321399 "|Interface|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1447722321399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1447722321488 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241/ECE241project/Interface/output_files/Interface.map.smsg " "Generated suppressed messages file W:/ECE241/ECE241project/Interface/output_files/Interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1447722322082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447722322422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722322422 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1447722322507 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/ECE241/ECE241project/Interface/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1447722322507 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722322607 "|Interface|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722322607 "|Interface|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722322607 "|Interface|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722322607 "|Interface|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722322607 "|Interface|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722322607 "|Interface|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722322607 "|Interface|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722322607 "|Interface|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722322607 "|Interface|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241/ECE241project/Interface/Interface.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447722322607 "|Interface|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1447722322607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "582 " "Implemented 582 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447722322612 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447722322612 ""} { "Info" "ICUT_CUT_TM_LCELLS" "471 " "Implemented 471 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447722322612 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1447722322612 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1447722322612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447722322612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "771 " "Peak virtual memory: 771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447722322690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 20:05:22 2015 " "Processing ended: Mon Nov 16 20:05:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447722322690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447722322690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447722322690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447722322690 ""}
