
BKROBOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083f4  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  080085e0  080085e0  000185e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008708  08008708  00020098  2**0
                  CONTENTS
  4 .ARM          00000000  08008708  08008708  00020098  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008708  08008708  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008708  08008708  00018708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800870c  0800870c  0001870c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08008710  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000588  20000098  080087a8  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000620  080087a8  00020620  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200c1  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015e56  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b3c  00000000  00000000  00035f5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001488  00000000  00000000  00039a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ff7  00000000  00000000  0003af20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c974  00000000  00000000  0003bf17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c64d  00000000  00000000  0005888b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a2c5d  00000000  00000000  00074ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000057d8  00000000  00000000  00117b38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  0011d310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000098 	.word	0x20000098
 8000204:	00000000 	.word	0x00000000
 8000208:	080085c4 	.word	0x080085c4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000009c 	.word	0x2000009c
 8000224:	080085c4 	.word	0x080085c4

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpun>:
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x10>
 8000ade:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae2:	d10a      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000ae4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x20>
 8000aee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af2:	d102      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	f04f 0001 	mov.w	r0, #1
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_d2iz>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d215      	bcs.n	8000b36 <__aeabi_d2iz+0x36>
 8000b0a:	d511      	bpl.n	8000b30 <__aeabi_d2iz+0x30>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d912      	bls.n	8000b3c <__aeabi_d2iz+0x3c>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b26:	fa23 f002 	lsr.w	r0, r3, r2
 8000b2a:	bf18      	it	ne
 8000b2c:	4240      	negne	r0, r0
 8000b2e:	4770      	bx	lr
 8000b30:	f04f 0000 	mov.w	r0, #0
 8000b34:	4770      	bx	lr
 8000b36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b3a:	d105      	bne.n	8000b48 <__aeabi_d2iz+0x48>
 8000b3c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	bf08      	it	eq
 8000b42:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b56:	1d3b      	adds	r3, r7, #4
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b60:	4b4a      	ldr	r3, [pc, #296]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000b62:	4a4b      	ldr	r2, [pc, #300]	; (8000c90 <MX_ADC1_Init+0x140>)
 8000b64:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b66:	4b49      	ldr	r3, [pc, #292]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000b68:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b6c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b6e:	4b47      	ldr	r3, [pc, #284]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b74:	4b45      	ldr	r3, [pc, #276]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b7a:	4b44      	ldr	r3, [pc, #272]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000b7c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b80:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b82:	4b42      	ldr	r3, [pc, #264]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 8;
 8000b88:	4b40      	ldr	r3, [pc, #256]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000b8a:	2208      	movs	r2, #8
 8000b8c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b8e:	483f      	ldr	r0, [pc, #252]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000b90:	f002 f8d6 	bl	8002d40 <HAL_ADC_Init>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000b9a:	f000 ff5d 	bl	8001a58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000b9e:	2308      	movs	r3, #8
 8000ba0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	4619      	mov	r1, r3
 8000bae:	4837      	ldr	r0, [pc, #220]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000bb0:	f002 faaa 	bl	8003108 <HAL_ADC_ConfigChannel>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000bba:	f000 ff4d 	bl	8001a58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000bbe:	2309      	movs	r3, #9
 8000bc0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bc6:	1d3b      	adds	r3, r7, #4
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4830      	ldr	r0, [pc, #192]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000bcc:	f002 fa9c 	bl	8003108 <HAL_ADC_ConfigChannel>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000bd6:	f000 ff3f 	bl	8001a58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000bda:	230a      	movs	r3, #10
 8000bdc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000bde:	2303      	movs	r3, #3
 8000be0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000be2:	1d3b      	adds	r3, r7, #4
 8000be4:	4619      	mov	r1, r3
 8000be6:	4829      	ldr	r0, [pc, #164]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000be8:	f002 fa8e 	bl	8003108 <HAL_ADC_ConfigChannel>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000bf2:	f000 ff31 	bl	8001a58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000bf6:	230b      	movs	r3, #11
 8000bf8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000bfa:	2304      	movs	r3, #4
 8000bfc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bfe:	1d3b      	adds	r3, r7, #4
 8000c00:	4619      	mov	r1, r3
 8000c02:	4822      	ldr	r0, [pc, #136]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000c04:	f002 fa80 	bl	8003108 <HAL_ADC_ConfigChannel>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000c0e:	f000 ff23 	bl	8001a58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000c12:	230c      	movs	r3, #12
 8000c14:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000c16:	2305      	movs	r3, #5
 8000c18:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c1a:	1d3b      	adds	r3, r7, #4
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	481b      	ldr	r0, [pc, #108]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000c20:	f002 fa72 	bl	8003108 <HAL_ADC_ConfigChannel>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000c2a:	f000 ff15 	bl	8001a58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000c2e:	230d      	movs	r3, #13
 8000c30:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000c32:	2306      	movs	r3, #6
 8000c34:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c36:	1d3b      	adds	r3, r7, #4
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4814      	ldr	r0, [pc, #80]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000c3c:	f002 fa64 	bl	8003108 <HAL_ADC_ConfigChannel>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000c46:	f000 ff07 	bl	8001a58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000c4a:	230e      	movs	r3, #14
 8000c4c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000c4e:	2307      	movs	r3, #7
 8000c50:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	4619      	mov	r1, r3
 8000c56:	480d      	ldr	r0, [pc, #52]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000c58:	f002 fa56 	bl	8003108 <HAL_ADC_ConfigChannel>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8000c62:	f000 fef9 	bl	8001a58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000c66:	230f      	movs	r3, #15
 8000c68:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000c6a:	2308      	movs	r3, #8
 8000c6c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c6e:	1d3b      	adds	r3, r7, #4
 8000c70:	4619      	mov	r1, r3
 8000c72:	4806      	ldr	r0, [pc, #24]	; (8000c8c <MX_ADC1_Init+0x13c>)
 8000c74:	f002 fa48 	bl	8003108 <HAL_ADC_ConfigChannel>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 8000c7e:	f000 feeb 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c82:	bf00      	nop
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	200000b4 	.word	0x200000b4
 8000c90:	40012400 	.word	0x40012400

08000c94 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b08a      	sub	sp, #40	; 0x28
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9c:	f107 0318 	add.w	r3, r7, #24
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	605a      	str	r2, [r3, #4]
 8000ca6:	609a      	str	r2, [r3, #8]
 8000ca8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a33      	ldr	r2, [pc, #204]	; (8000d7c <HAL_ADC_MspInit+0xe8>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d15f      	bne.n	8000d74 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cb4:	4b32      	ldr	r3, [pc, #200]	; (8000d80 <HAL_ADC_MspInit+0xec>)
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	4a31      	ldr	r2, [pc, #196]	; (8000d80 <HAL_ADC_MspInit+0xec>)
 8000cba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cbe:	6193      	str	r3, [r2, #24]
 8000cc0:	4b2f      	ldr	r3, [pc, #188]	; (8000d80 <HAL_ADC_MspInit+0xec>)
 8000cc2:	699b      	ldr	r3, [r3, #24]
 8000cc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000cc8:	617b      	str	r3, [r7, #20]
 8000cca:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ccc:	4b2c      	ldr	r3, [pc, #176]	; (8000d80 <HAL_ADC_MspInit+0xec>)
 8000cce:	699b      	ldr	r3, [r3, #24]
 8000cd0:	4a2b      	ldr	r2, [pc, #172]	; (8000d80 <HAL_ADC_MspInit+0xec>)
 8000cd2:	f043 0310 	orr.w	r3, r3, #16
 8000cd6:	6193      	str	r3, [r2, #24]
 8000cd8:	4b29      	ldr	r3, [pc, #164]	; (8000d80 <HAL_ADC_MspInit+0xec>)
 8000cda:	699b      	ldr	r3, [r3, #24]
 8000cdc:	f003 0310 	and.w	r3, r3, #16
 8000ce0:	613b      	str	r3, [r7, #16]
 8000ce2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce4:	4b26      	ldr	r3, [pc, #152]	; (8000d80 <HAL_ADC_MspInit+0xec>)
 8000ce6:	699b      	ldr	r3, [r3, #24]
 8000ce8:	4a25      	ldr	r2, [pc, #148]	; (8000d80 <HAL_ADC_MspInit+0xec>)
 8000cea:	f043 0308 	orr.w	r3, r3, #8
 8000cee:	6193      	str	r3, [r2, #24]
 8000cf0:	4b23      	ldr	r3, [pc, #140]	; (8000d80 <HAL_ADC_MspInit+0xec>)
 8000cf2:	699b      	ldr	r3, [r3, #24]
 8000cf4:	f003 0308 	and.w	r3, r3, #8
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000cfc:	233f      	movs	r3, #63	; 0x3f
 8000cfe:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d00:	2303      	movs	r3, #3
 8000d02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d04:	f107 0318 	add.w	r3, r7, #24
 8000d08:	4619      	mov	r1, r3
 8000d0a:	481e      	ldr	r0, [pc, #120]	; (8000d84 <HAL_ADC_MspInit+0xf0>)
 8000d0c:	f003 f988 	bl	8004020 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d10:	2303      	movs	r3, #3
 8000d12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d14:	2303      	movs	r3, #3
 8000d16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d18:	f107 0318 	add.w	r3, r7, #24
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	481a      	ldr	r0, [pc, #104]	; (8000d88 <HAL_ADC_MspInit+0xf4>)
 8000d20:	f003 f97e 	bl	8004020 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000d24:	4b19      	ldr	r3, [pc, #100]	; (8000d8c <HAL_ADC_MspInit+0xf8>)
 8000d26:	4a1a      	ldr	r2, [pc, #104]	; (8000d90 <HAL_ADC_MspInit+0xfc>)
 8000d28:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d2a:	4b18      	ldr	r3, [pc, #96]	; (8000d8c <HAL_ADC_MspInit+0xf8>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d30:	4b16      	ldr	r3, [pc, #88]	; (8000d8c <HAL_ADC_MspInit+0xf8>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000d36:	4b15      	ldr	r3, [pc, #84]	; (8000d8c <HAL_ADC_MspInit+0xf8>)
 8000d38:	2280      	movs	r2, #128	; 0x80
 8000d3a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d3c:	4b13      	ldr	r3, [pc, #76]	; (8000d8c <HAL_ADC_MspInit+0xf8>)
 8000d3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d42:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d44:	4b11      	ldr	r3, [pc, #68]	; (8000d8c <HAL_ADC_MspInit+0xf8>)
 8000d46:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d4a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000d4c:	4b0f      	ldr	r3, [pc, #60]	; (8000d8c <HAL_ADC_MspInit+0xf8>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000d52:	4b0e      	ldr	r3, [pc, #56]	; (8000d8c <HAL_ADC_MspInit+0xf8>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d58:	480c      	ldr	r0, [pc, #48]	; (8000d8c <HAL_ADC_MspInit+0xf8>)
 8000d5a:	f002 fcdd 	bl	8003718 <HAL_DMA_Init>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8000d64:	f000 fe78 	bl	8001a58 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	4a08      	ldr	r2, [pc, #32]	; (8000d8c <HAL_ADC_MspInit+0xf8>)
 8000d6c:	621a      	str	r2, [r3, #32]
 8000d6e:	4a07      	ldr	r2, [pc, #28]	; (8000d8c <HAL_ADC_MspInit+0xf8>)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000d74:	bf00      	nop
 8000d76:	3728      	adds	r7, #40	; 0x28
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40012400 	.word	0x40012400
 8000d80:	40021000 	.word	0x40021000
 8000d84:	40011000 	.word	0x40011000
 8000d88:	40010c00 	.word	0x40010c00
 8000d8c:	200000e4 	.word	0x200000e4
 8000d90:	40020008 	.word	0x40020008

08000d94 <display_init>:
uint8_t display_7seg_map[10] = { 0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41,
		0x1f, 0x01, 0x09 }; // 0->9
uint16_t display_index = 0;
uint8_t spi_buffer = 0xff;

void display_init() {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_LATCH_GPIO_Port, LED_LATCH_Pin, 1);
 8000d98:	2201      	movs	r2, #1
 8000d9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d9e:	4802      	ldr	r0, [pc, #8]	; (8000da8 <display_init+0x14>)
 8000da0:	f003 fad2 	bl	8004348 <HAL_GPIO_WritePin>
}
 8000da4:	bf00      	nop
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	40011000 	.word	0x40011000

08000dac <display_run>:

void display_run() {
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0

	spi_buffer = display_buffer[display_index];
 8000db0:	4b37      	ldr	r3, [pc, #220]	; (8000e90 <display_run+0xe4>)
 8000db2:	881b      	ldrh	r3, [r3, #0]
 8000db4:	461a      	mov	r2, r3
 8000db6:	4b37      	ldr	r3, [pc, #220]	; (8000e94 <display_run+0xe8>)
 8000db8:	5c9a      	ldrb	r2, [r3, r2]
 8000dba:	4b37      	ldr	r3, [pc, #220]	; (8000e98 <display_run+0xec>)
 8000dbc:	701a      	strb	r2, [r3, #0]
	switch (display_index) {
 8000dbe:	4b34      	ldr	r3, [pc, #208]	; (8000e90 <display_run+0xe4>)
 8000dc0:	881b      	ldrh	r3, [r3, #0]
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d02c      	beq.n	8000e20 <display_run+0x74>
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	dc3d      	bgt.n	8000e46 <display_run+0x9a>
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d002      	beq.n	8000dd4 <display_run+0x28>
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d013      	beq.n	8000dfa <display_run+0x4e>
		HAL_GPIO_WritePin(LED7_EN1_GPIO_Port, LED7_EN1_Pin, 1);
		HAL_GPIO_WritePin(LED7_EN2_GPIO_Port, LED7_EN2_Pin, 1);
		HAL_GPIO_WritePin(LED_EN_GPIO_Port, LED_EN_Pin, 0);
		break;
	default:
		break;
 8000dd2:	e038      	b.n	8000e46 <display_run+0x9a>
		HAL_GPIO_WritePin(LED7_EN1_GPIO_Port, LED7_EN1_Pin, 1);
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dda:	4830      	ldr	r0, [pc, #192]	; (8000e9c <display_run+0xf0>)
 8000ddc:	f003 fab4 	bl	8004348 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_EN2_GPIO_Port, LED7_EN2_Pin, 0);
 8000de0:	2200      	movs	r2, #0
 8000de2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000de6:	482d      	ldr	r0, [pc, #180]	; (8000e9c <display_run+0xf0>)
 8000de8:	f003 faae 	bl	8004348 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_EN_GPIO_Port, LED_EN_Pin, 1);
 8000dec:	2201      	movs	r2, #1
 8000dee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000df2:	482a      	ldr	r0, [pc, #168]	; (8000e9c <display_run+0xf0>)
 8000df4:	f003 faa8 	bl	8004348 <HAL_GPIO_WritePin>
		break;
 8000df8:	e026      	b.n	8000e48 <display_run+0x9c>
		HAL_GPIO_WritePin(LED7_EN1_GPIO_Port, LED7_EN1_Pin, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e00:	4826      	ldr	r0, [pc, #152]	; (8000e9c <display_run+0xf0>)
 8000e02:	f003 faa1 	bl	8004348 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_EN2_GPIO_Port, LED7_EN2_Pin, 1);
 8000e06:	2201      	movs	r2, #1
 8000e08:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e0c:	4823      	ldr	r0, [pc, #140]	; (8000e9c <display_run+0xf0>)
 8000e0e:	f003 fa9b 	bl	8004348 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_EN_GPIO_Port, LED_EN_Pin, 1);
 8000e12:	2201      	movs	r2, #1
 8000e14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e18:	4820      	ldr	r0, [pc, #128]	; (8000e9c <display_run+0xf0>)
 8000e1a:	f003 fa95 	bl	8004348 <HAL_GPIO_WritePin>
		break;
 8000e1e:	e013      	b.n	8000e48 <display_run+0x9c>
		HAL_GPIO_WritePin(LED7_EN1_GPIO_Port, LED7_EN1_Pin, 1);
 8000e20:	2201      	movs	r2, #1
 8000e22:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e26:	481d      	ldr	r0, [pc, #116]	; (8000e9c <display_run+0xf0>)
 8000e28:	f003 fa8e 	bl	8004348 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED7_EN2_GPIO_Port, LED7_EN2_Pin, 1);
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e32:	481a      	ldr	r0, [pc, #104]	; (8000e9c <display_run+0xf0>)
 8000e34:	f003 fa88 	bl	8004348 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_EN_GPIO_Port, LED_EN_Pin, 0);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e3e:	4817      	ldr	r0, [pc, #92]	; (8000e9c <display_run+0xf0>)
 8000e40:	f003 fa82 	bl	8004348 <HAL_GPIO_WritePin>
		break;
 8000e44:	e000      	b.n	8000e48 <display_run+0x9c>
		break;
 8000e46:	bf00      	nop
	}

	display_index = (display_index + 1) % 3;
 8000e48:	4b11      	ldr	r3, [pc, #68]	; (8000e90 <display_run+0xe4>)
 8000e4a:	881b      	ldrh	r3, [r3, #0]
 8000e4c:	1c5a      	adds	r2, r3, #1
 8000e4e:	4b14      	ldr	r3, [pc, #80]	; (8000ea0 <display_run+0xf4>)
 8000e50:	fb83 3102 	smull	r3, r1, r3, r2
 8000e54:	17d3      	asrs	r3, r2, #31
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	460b      	mov	r3, r1
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	440b      	add	r3, r1
 8000e5e:	1ad1      	subs	r1, r2, r3
 8000e60:	b28a      	uxth	r2, r1
 8000e62:	4b0b      	ldr	r3, [pc, #44]	; (8000e90 <display_run+0xe4>)
 8000e64:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LED_LATCH_GPIO_Port, LED_LATCH_Pin, 0);
 8000e66:	2200      	movs	r2, #0
 8000e68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e6c:	480d      	ldr	r0, [pc, #52]	; (8000ea4 <display_run+0xf8>)
 8000e6e:	f003 fa6b 	bl	8004348 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 1, 1);
 8000e72:	2301      	movs	r3, #1
 8000e74:	2201      	movs	r2, #1
 8000e76:	4908      	ldr	r1, [pc, #32]	; (8000e98 <display_run+0xec>)
 8000e78:	480b      	ldr	r0, [pc, #44]	; (8000ea8 <display_run+0xfc>)
 8000e7a:	f004 ff05 	bl	8005c88 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LED_LATCH_GPIO_Port, LED_LATCH_Pin, 1);
 8000e7e:	2201      	movs	r2, #1
 8000e80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e84:	4807      	ldr	r0, [pc, #28]	; (8000ea4 <display_run+0xf8>)
 8000e86:	f003 fa5f 	bl	8004348 <HAL_GPIO_WritePin>
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	2000012c 	.word	0x2000012c
 8000e94:	20000128 	.word	0x20000128
 8000e98:	2000000a 	.word	0x2000000a
 8000e9c:	40010800 	.word	0x40010800
 8000ea0:	55555556 	.word	0x55555556
 8000ea4:	40011000 	.word	0x40011000
 8000ea8:	20000290 	.word	0x20000290

08000eac <display_7seg>:

void display_7seg(int num){
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	display_buffer[0] = display_7seg_map[num/10];
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4a0f      	ldr	r2, [pc, #60]	; (8000ef4 <display_7seg+0x48>)
 8000eb8:	fb82 1203 	smull	r1, r2, r2, r3
 8000ebc:	1092      	asrs	r2, r2, #2
 8000ebe:	17db      	asrs	r3, r3, #31
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	4a0d      	ldr	r2, [pc, #52]	; (8000ef8 <display_7seg+0x4c>)
 8000ec4:	5cd2      	ldrb	r2, [r2, r3]
 8000ec6:	4b0d      	ldr	r3, [pc, #52]	; (8000efc <display_7seg+0x50>)
 8000ec8:	701a      	strb	r2, [r3, #0]
	display_buffer[1] = display_7seg_map[num%10];
 8000eca:	6879      	ldr	r1, [r7, #4]
 8000ecc:	4b09      	ldr	r3, [pc, #36]	; (8000ef4 <display_7seg+0x48>)
 8000ece:	fb83 2301 	smull	r2, r3, r3, r1
 8000ed2:	109a      	asrs	r2, r3, #2
 8000ed4:	17cb      	asrs	r3, r1, #31
 8000ed6:	1ad2      	subs	r2, r2, r3
 8000ed8:	4613      	mov	r3, r2
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	4413      	add	r3, r2
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	1aca      	subs	r2, r1, r3
 8000ee2:	4b05      	ldr	r3, [pc, #20]	; (8000ef8 <display_7seg+0x4c>)
 8000ee4:	5c9a      	ldrb	r2, [r3, r2]
 8000ee6:	4b05      	ldr	r3, [pc, #20]	; (8000efc <display_7seg+0x50>)
 8000ee8:	705a      	strb	r2, [r3, #1]
}
 8000eea:	bf00      	nop
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bc80      	pop	{r7}
 8000ef2:	4770      	bx	lr
 8000ef4:	66666667 	.word	0x66666667
 8000ef8:	20000000 	.word	0x20000000
 8000efc:	20000128 	.word	0x20000128

08000f00 <display_led>:

void display_led(uint8_t data_byte){
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	71fb      	strb	r3, [r7, #7]
	display_buffer[2] = data_byte;
 8000f0a:	4a04      	ldr	r2, [pc, #16]	; (8000f1c <display_led+0x1c>)
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	7093      	strb	r3, [r2, #2]
}
 8000f10:	bf00      	nop
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	20000128 	.word	0x20000128

08000f20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f26:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <MX_DMA_Init+0x38>)
 8000f28:	695b      	ldr	r3, [r3, #20]
 8000f2a:	4a0b      	ldr	r2, [pc, #44]	; (8000f58 <MX_DMA_Init+0x38>)
 8000f2c:	f043 0301 	orr.w	r3, r3, #1
 8000f30:	6153      	str	r3, [r2, #20]
 8000f32:	4b09      	ldr	r3, [pc, #36]	; (8000f58 <MX_DMA_Init+0x38>)
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f3e:	2200      	movs	r2, #0
 8000f40:	2100      	movs	r1, #0
 8000f42:	200b      	movs	r0, #11
 8000f44:	f002 fbb1 	bl	80036aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f48:	200b      	movs	r0, #11
 8000f4a:	f002 fbca 	bl	80036e2 <HAL_NVIC_EnableIRQ>

}
 8000f4e:	bf00      	nop
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40021000 	.word	0x40021000

08000f5c <gamepad_init>:
uint8_t m1 = 0;
uint8_t m2 = 0;
uint8_t thumbl = 0;
uint8_t thumbr = 0;

int gamepad_init(){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	if(HAL_I2C_IsDeviceReady(&hi2c2, _GAMEPAD_RECEIVER_ADDR, 10, 100) != HAL_OK) return 0;
 8000f60:	2364      	movs	r3, #100	; 0x64
 8000f62:	220a      	movs	r2, #10
 8000f64:	21aa      	movs	r1, #170	; 0xaa
 8000f66:	480a      	ldr	r0, [pc, #40]	; (8000f90 <gamepad_init+0x34>)
 8000f68:	f003 fdd0 	bl	8004b0c <HAL_I2C_IsDeviceReady>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <gamepad_init+0x1a>
 8000f72:	2300      	movs	r3, #0
 8000f74:	e009      	b.n	8000f8a <gamepad_init+0x2e>
	is_receiver_connect = 1;
 8000f76:	4b07      	ldr	r3, [pc, #28]	; (8000f94 <gamepad_init+0x38>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 1);
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f82:	4805      	ldr	r0, [pc, #20]	; (8000f98 <gamepad_init+0x3c>)
 8000f84:	f003 f9e0 	bl	8004348 <HAL_GPIO_WritePin>
	return 1;
 8000f88:	2301      	movs	r3, #1
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000184 	.word	0x20000184
 8000f94:	20000130 	.word	0x20000130
 8000f98:	40011000 	.word	0x40011000

08000f9c <_read_16>:

int16_t _read_16(uint8_t b1,uint8_t b2){
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	460a      	mov	r2, r1
 8000fa6:	71fb      	strb	r3, [r7, #7]
 8000fa8:	4613      	mov	r3, r2
 8000faa:	71bb      	strb	r3, [r7, #6]
    // Read and return a 16-bit signed little endian value from 2 bytes
    int16_t raw = (b1 << 8) | b2;
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	021b      	lsls	r3, r3, #8
 8000fb0:	b21a      	sxth	r2, r3
 8000fb2:	79bb      	ldrb	r3, [r7, #6]
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	81fb      	strh	r3, [r7, #14]
    if (raw & (1 << 15)){
 8000fba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	da02      	bge.n	8000fc8 <_read_16+0x2c>
        return (raw - (1 << 16));
 8000fc2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fc6:	e001      	b.n	8000fcc <_read_16+0x30>
    	// sign bit is set
    } else{
    	return raw;
 8000fc8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
    }
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr

08000fd6 <_read_32>:

int32_t _read_32(uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4){
 8000fd6:	b490      	push	{r4, r7}
 8000fd8:	b084      	sub	sp, #16
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	4604      	mov	r4, r0
 8000fde:	4608      	mov	r0, r1
 8000fe0:	4611      	mov	r1, r2
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	4623      	mov	r3, r4
 8000fe6:	71fb      	strb	r3, [r7, #7]
 8000fe8:	4603      	mov	r3, r0
 8000fea:	71bb      	strb	r3, [r7, #6]
 8000fec:	460b      	mov	r3, r1
 8000fee:	717b      	strb	r3, [r7, #5]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	713b      	strb	r3, [r7, #4]
    // Read and return a 32-bit signed little endian value from 2 bytes
    int32_t raw = (b1 << 24) | (b2 << 16) | (b3 << 8) | b4;
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	061a      	lsls	r2, r3, #24
 8000ff8:	79bb      	ldrb	r3, [r7, #6]
 8000ffa:	041b      	lsls	r3, r3, #16
 8000ffc:	431a      	orrs	r2, r3
 8000ffe:	797b      	ldrb	r3, [r7, #5]
 8001000:	021b      	lsls	r3, r3, #8
 8001002:	431a      	orrs	r2, r3
 8001004:	793b      	ldrb	r3, [r7, #4]
 8001006:	4313      	orrs	r3, r2
 8001008:	60fb      	str	r3, [r7, #12]
    if (raw & (1 << 31)){
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	2b00      	cmp	r3, #0
 800100e:	da01      	bge.n	8001014 <_read_32+0x3e>
        return (raw - (1 << 32));
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	e000      	b.n	8001016 <_read_32+0x40>
    	// sign bit is set
    } else{
    	return raw;
 8001014:	68fb      	ldr	r3, [r7, #12]
    }
}
 8001016:	4618      	mov	r0, r3
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bc90      	pop	{r4, r7}
 800101e:	4770      	bx	lr

08001020 <_convert_data>:

void _convert_data(){
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
	dpad_left = (dpad >> _DPAD_LEFT) & 1;
 8001024:	4b57      	ldr	r3, [pc, #348]	; (8001184 <_convert_data+0x164>)
 8001026:	f993 3000 	ldrsb.w	r3, [r3]
 800102a:	10db      	asrs	r3, r3, #3
 800102c:	b25b      	sxtb	r3, r3
 800102e:	b2db      	uxtb	r3, r3
 8001030:	f003 0301 	and.w	r3, r3, #1
 8001034:	b2da      	uxtb	r2, r3
 8001036:	4b54      	ldr	r3, [pc, #336]	; (8001188 <_convert_data+0x168>)
 8001038:	701a      	strb	r2, [r3, #0]
	dpad_up = (dpad >> _DPAD_UP) & 1;
 800103a:	4b52      	ldr	r3, [pc, #328]	; (8001184 <_convert_data+0x164>)
 800103c:	f993 3000 	ldrsb.w	r3, [r3]
 8001040:	b2db      	uxtb	r3, r3
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	b2da      	uxtb	r2, r3
 8001048:	4b50      	ldr	r3, [pc, #320]	; (800118c <_convert_data+0x16c>)
 800104a:	701a      	strb	r2, [r3, #0]
	dpad_down = (dpad >> _DPAD_DOWN) & 1;
 800104c:	4b4d      	ldr	r3, [pc, #308]	; (8001184 <_convert_data+0x164>)
 800104e:	f993 3000 	ldrsb.w	r3, [r3]
 8001052:	105b      	asrs	r3, r3, #1
 8001054:	b25b      	sxtb	r3, r3
 8001056:	b2db      	uxtb	r3, r3
 8001058:	f003 0301 	and.w	r3, r3, #1
 800105c:	b2da      	uxtb	r2, r3
 800105e:	4b4c      	ldr	r3, [pc, #304]	; (8001190 <_convert_data+0x170>)
 8001060:	701a      	strb	r2, [r3, #0]
	dpad_right = (dpad >> _DPAD_RIGHT) & 1;
 8001062:	4b48      	ldr	r3, [pc, #288]	; (8001184 <_convert_data+0x164>)
 8001064:	f993 3000 	ldrsb.w	r3, [r3]
 8001068:	109b      	asrs	r3, r3, #2
 800106a:	b25b      	sxtb	r3, r3
 800106c:	b2db      	uxtb	r3, r3
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	b2da      	uxtb	r2, r3
 8001074:	4b47      	ldr	r3, [pc, #284]	; (8001194 <_convert_data+0x174>)
 8001076:	701a      	strb	r2, [r3, #0]
	thumbl = (buttons >> _BUTTON_THUMB_L) & 1;
 8001078:	4b47      	ldr	r3, [pc, #284]	; (8001198 <_convert_data+0x178>)
 800107a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800107e:	121b      	asrs	r3, r3, #8
 8001080:	b21b      	sxth	r3, r3
 8001082:	b2db      	uxtb	r3, r3
 8001084:	f003 0301 	and.w	r3, r3, #1
 8001088:	b2da      	uxtb	r2, r3
 800108a:	4b44      	ldr	r3, [pc, #272]	; (800119c <_convert_data+0x17c>)
 800108c:	701a      	strb	r2, [r3, #0]
	thumbr = (buttons >> _BUTTON_THUMB_R) & 1;
 800108e:	4b42      	ldr	r3, [pc, #264]	; (8001198 <_convert_data+0x178>)
 8001090:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001094:	125b      	asrs	r3, r3, #9
 8001096:	b21b      	sxth	r3, r3
 8001098:	b2db      	uxtb	r3, r3
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	b2da      	uxtb	r2, r3
 80010a0:	4b3f      	ldr	r3, [pc, #252]	; (80011a0 <_convert_data+0x180>)
 80010a2:	701a      	strb	r2, [r3, #0]
	a = (buttons >> _BUTTON_A) & 1;
 80010a4:	4b3c      	ldr	r3, [pc, #240]	; (8001198 <_convert_data+0x178>)
 80010a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	f003 0301 	and.w	r3, r3, #1
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	4b3c      	ldr	r3, [pc, #240]	; (80011a4 <_convert_data+0x184>)
 80010b4:	701a      	strb	r2, [r3, #0]
	b = (buttons >> _BUTTON_B) & 1;
 80010b6:	4b38      	ldr	r3, [pc, #224]	; (8001198 <_convert_data+0x178>)
 80010b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010bc:	105b      	asrs	r3, r3, #1
 80010be:	b21b      	sxth	r3, r3
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	4b37      	ldr	r3, [pc, #220]	; (80011a8 <_convert_data+0x188>)
 80010ca:	701a      	strb	r2, [r3, #0]
	x = (buttons >> _BUTTON_X) & 1;
 80010cc:	4b32      	ldr	r3, [pc, #200]	; (8001198 <_convert_data+0x178>)
 80010ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010d2:	109b      	asrs	r3, r3, #2
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	f003 0301 	and.w	r3, r3, #1
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	4b33      	ldr	r3, [pc, #204]	; (80011ac <_convert_data+0x18c>)
 80010e0:	701a      	strb	r2, [r3, #0]
	y = (buttons >> _BUTTON_Y) & 1;
 80010e2:	4b2d      	ldr	r3, [pc, #180]	; (8001198 <_convert_data+0x178>)
 80010e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010e8:	10db      	asrs	r3, r3, #3
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	b2da      	uxtb	r2, r3
 80010f4:	4b2e      	ldr	r3, [pc, #184]	; (80011b0 <_convert_data+0x190>)
 80010f6:	701a      	strb	r2, [r3, #0]
	l1 = (buttons >> _BUTTON_SHOULDER_L) & 1;
 80010f8:	4b27      	ldr	r3, [pc, #156]	; (8001198 <_convert_data+0x178>)
 80010fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010fe:	111b      	asrs	r3, r3, #4
 8001100:	b21b      	sxth	r3, r3
 8001102:	b2db      	uxtb	r3, r3
 8001104:	f003 0301 	and.w	r3, r3, #1
 8001108:	b2da      	uxtb	r2, r3
 800110a:	4b2a      	ldr	r3, [pc, #168]	; (80011b4 <_convert_data+0x194>)
 800110c:	701a      	strb	r2, [r3, #0]
	r1 = (buttons >> _BUTTON_SHOULDER_R) & 1;
 800110e:	4b22      	ldr	r3, [pc, #136]	; (8001198 <_convert_data+0x178>)
 8001110:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001114:	115b      	asrs	r3, r3, #5
 8001116:	b21b      	sxth	r3, r3
 8001118:	b2db      	uxtb	r3, r3
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	b2da      	uxtb	r2, r3
 8001120:	4b25      	ldr	r3, [pc, #148]	; (80011b8 <_convert_data+0x198>)
 8001122:	701a      	strb	r2, [r3, #0]
	l2 = (buttons >> _BUTTON_TRIGGER_L) & 1;
 8001124:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <_convert_data+0x178>)
 8001126:	f9b3 3000 	ldrsh.w	r3, [r3]
 800112a:	119b      	asrs	r3, r3, #6
 800112c:	b21b      	sxth	r3, r3
 800112e:	b2db      	uxtb	r3, r3
 8001130:	f003 0301 	and.w	r3, r3, #1
 8001134:	b2da      	uxtb	r2, r3
 8001136:	4b21      	ldr	r3, [pc, #132]	; (80011bc <_convert_data+0x19c>)
 8001138:	701a      	strb	r2, [r3, #0]
	r2 = (buttons >> _BUTTON_TRIGGER_R) & 1;
 800113a:	4b17      	ldr	r3, [pc, #92]	; (8001198 <_convert_data+0x178>)
 800113c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001140:	11db      	asrs	r3, r3, #7
 8001142:	b21b      	sxth	r3, r3
 8001144:	b2db      	uxtb	r3, r3
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	b2da      	uxtb	r2, r3
 800114c:	4b1c      	ldr	r3, [pc, #112]	; (80011c0 <_convert_data+0x1a0>)
 800114e:	701a      	strb	r2, [r3, #0]
	m1 = (buttons >> _MISC_BUTTON_M1) & 1;
 8001150:	4b11      	ldr	r3, [pc, #68]	; (8001198 <_convert_data+0x178>)
 8001152:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001156:	105b      	asrs	r3, r3, #1
 8001158:	b21b      	sxth	r3, r3
 800115a:	b2db      	uxtb	r3, r3
 800115c:	f003 0301 	and.w	r3, r3, #1
 8001160:	b2da      	uxtb	r2, r3
 8001162:	4b18      	ldr	r3, [pc, #96]	; (80011c4 <_convert_data+0x1a4>)
 8001164:	701a      	strb	r2, [r3, #0]
	m2 = (buttons >> _MISC_BUTTON_M2) & 1;
 8001166:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <_convert_data+0x178>)
 8001168:	f9b3 3000 	ldrsh.w	r3, [r3]
 800116c:	109b      	asrs	r3, r3, #2
 800116e:	b21b      	sxth	r3, r3
 8001170:	b2db      	uxtb	r3, r3
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	b2da      	uxtb	r2, r3
 8001178:	4b13      	ldr	r3, [pc, #76]	; (80011c8 <_convert_data+0x1a8>)
 800117a:	701a      	strb	r2, [r3, #0]
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr
 8001184:	20000156 	.word	0x20000156
 8001188:	20000174 	.word	0x20000174
 800118c:	20000175 	.word	0x20000175
 8001190:	20000176 	.word	0x20000176
 8001194:	20000177 	.word	0x20000177
 8001198:	20000170 	.word	0x20000170
 800119c:	20000182 	.word	0x20000182
 80011a0:	20000183 	.word	0x20000183
 80011a4:	20000178 	.word	0x20000178
 80011a8:	20000179 	.word	0x20000179
 80011ac:	2000017a 	.word	0x2000017a
 80011b0:	2000017b 	.word	0x2000017b
 80011b4:	2000017c 	.word	0x2000017c
 80011b8:	2000017d 	.word	0x2000017d
 80011bc:	2000017e 	.word	0x2000017e
 80011c0:	2000017f 	.word	0x2000017f
 80011c4:	20000180 	.word	0x20000180
 80011c8:	20000181 	.word	0x20000181

080011cc <gamepad_update>:

void gamepad_update(){
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af02      	add	r7, sp, #8
	if(is_receiver_connect == 0) return;
 80011d2:	4b46      	ldr	r3, [pc, #280]	; (80012ec <gamepad_update+0x120>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	f000 8085 	beq.w	80012e6 <gamepad_update+0x11a>
	HAL_I2C_Master_Receive(&hi2c2, _GAMEPAD_RECEIVER_ADDR, result, 30, 50);
 80011dc:	2332      	movs	r3, #50	; 0x32
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	231e      	movs	r3, #30
 80011e2:	4a43      	ldr	r2, [pc, #268]	; (80012f0 <gamepad_update+0x124>)
 80011e4:	21aa      	movs	r1, #170	; 0xaa
 80011e6:	4843      	ldr	r0, [pc, #268]	; (80012f4 <gamepad_update+0x128>)
 80011e8:	f003 fa24 	bl	8004634 <HAL_I2C_Master_Receive>
	if(result[0] == 1) is_gamepad_connect = 1;
 80011ec:	4b40      	ldr	r3, [pc, #256]	; (80012f0 <gamepad_update+0x124>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d103      	bne.n	80011fc <gamepad_update+0x30>
 80011f4:	4b40      	ldr	r3, [pc, #256]	; (80012f8 <gamepad_update+0x12c>)
 80011f6:	2201      	movs	r2, #1
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	e002      	b.n	8001202 <gamepad_update+0x36>
	else is_gamepad_connect = 0;
 80011fc:	4b3e      	ldr	r3, [pc, #248]	; (80012f8 <gamepad_update+0x12c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]

	if(is_gamepad_connect == 1){
 8001202:	4b3d      	ldr	r3, [pc, #244]	; (80012f8 <gamepad_update+0x12c>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2b01      	cmp	r3, #1
 8001208:	d16a      	bne.n	80012e0 <gamepad_update+0x114>
		dpad = result[1];
 800120a:	4b39      	ldr	r3, [pc, #228]	; (80012f0 <gamepad_update+0x124>)
 800120c:	785b      	ldrb	r3, [r3, #1]
 800120e:	b25a      	sxtb	r2, r3
 8001210:	4b3a      	ldr	r3, [pc, #232]	; (80012fc <gamepad_update+0x130>)
 8001212:	701a      	strb	r2, [r3, #0]
		aLX = _read_32(result[2], result[3], result[4], result[5]);
 8001214:	4b36      	ldr	r3, [pc, #216]	; (80012f0 <gamepad_update+0x124>)
 8001216:	7898      	ldrb	r0, [r3, #2]
 8001218:	4b35      	ldr	r3, [pc, #212]	; (80012f0 <gamepad_update+0x124>)
 800121a:	78d9      	ldrb	r1, [r3, #3]
 800121c:	4b34      	ldr	r3, [pc, #208]	; (80012f0 <gamepad_update+0x124>)
 800121e:	791a      	ldrb	r2, [r3, #4]
 8001220:	4b33      	ldr	r3, [pc, #204]	; (80012f0 <gamepad_update+0x124>)
 8001222:	795b      	ldrb	r3, [r3, #5]
 8001224:	f7ff fed7 	bl	8000fd6 <_read_32>
 8001228:	4603      	mov	r3, r0
 800122a:	4a35      	ldr	r2, [pc, #212]	; (8001300 <gamepad_update+0x134>)
 800122c:	6013      	str	r3, [r2, #0]
		aLY = _read_32(result[6], result[7], result[8], result[9]);
 800122e:	4b30      	ldr	r3, [pc, #192]	; (80012f0 <gamepad_update+0x124>)
 8001230:	7998      	ldrb	r0, [r3, #6]
 8001232:	4b2f      	ldr	r3, [pc, #188]	; (80012f0 <gamepad_update+0x124>)
 8001234:	79d9      	ldrb	r1, [r3, #7]
 8001236:	4b2e      	ldr	r3, [pc, #184]	; (80012f0 <gamepad_update+0x124>)
 8001238:	7a1a      	ldrb	r2, [r3, #8]
 800123a:	4b2d      	ldr	r3, [pc, #180]	; (80012f0 <gamepad_update+0x124>)
 800123c:	7a5b      	ldrb	r3, [r3, #9]
 800123e:	f7ff feca 	bl	8000fd6 <_read_32>
 8001242:	4603      	mov	r3, r0
 8001244:	4a2f      	ldr	r2, [pc, #188]	; (8001304 <gamepad_update+0x138>)
 8001246:	6013      	str	r3, [r2, #0]
		aRX = _read_32(result[10], result[11], result[12], result[13]);
 8001248:	4b29      	ldr	r3, [pc, #164]	; (80012f0 <gamepad_update+0x124>)
 800124a:	7a98      	ldrb	r0, [r3, #10]
 800124c:	4b28      	ldr	r3, [pc, #160]	; (80012f0 <gamepad_update+0x124>)
 800124e:	7ad9      	ldrb	r1, [r3, #11]
 8001250:	4b27      	ldr	r3, [pc, #156]	; (80012f0 <gamepad_update+0x124>)
 8001252:	7b1a      	ldrb	r2, [r3, #12]
 8001254:	4b26      	ldr	r3, [pc, #152]	; (80012f0 <gamepad_update+0x124>)
 8001256:	7b5b      	ldrb	r3, [r3, #13]
 8001258:	f7ff febd 	bl	8000fd6 <_read_32>
 800125c:	4603      	mov	r3, r0
 800125e:	4a2a      	ldr	r2, [pc, #168]	; (8001308 <gamepad_update+0x13c>)
 8001260:	6013      	str	r3, [r2, #0]
		aRY = _read_32(result[14], result[15], result[16], result[17]);
 8001262:	4b23      	ldr	r3, [pc, #140]	; (80012f0 <gamepad_update+0x124>)
 8001264:	7b98      	ldrb	r0, [r3, #14]
 8001266:	4b22      	ldr	r3, [pc, #136]	; (80012f0 <gamepad_update+0x124>)
 8001268:	7bd9      	ldrb	r1, [r3, #15]
 800126a:	4b21      	ldr	r3, [pc, #132]	; (80012f0 <gamepad_update+0x124>)
 800126c:	7c1a      	ldrb	r2, [r3, #16]
 800126e:	4b20      	ldr	r3, [pc, #128]	; (80012f0 <gamepad_update+0x124>)
 8001270:	7c5b      	ldrb	r3, [r3, #17]
 8001272:	f7ff feb0 	bl	8000fd6 <_read_32>
 8001276:	4603      	mov	r3, r0
 8001278:	4a24      	ldr	r2, [pc, #144]	; (800130c <gamepad_update+0x140>)
 800127a:	6013      	str	r3, [r2, #0]
		al2 = _read_32(result[18], result[19], result[20], result[21]);
 800127c:	4b1c      	ldr	r3, [pc, #112]	; (80012f0 <gamepad_update+0x124>)
 800127e:	7c98      	ldrb	r0, [r3, #18]
 8001280:	4b1b      	ldr	r3, [pc, #108]	; (80012f0 <gamepad_update+0x124>)
 8001282:	7cd9      	ldrb	r1, [r3, #19]
 8001284:	4b1a      	ldr	r3, [pc, #104]	; (80012f0 <gamepad_update+0x124>)
 8001286:	7d1a      	ldrb	r2, [r3, #20]
 8001288:	4b19      	ldr	r3, [pc, #100]	; (80012f0 <gamepad_update+0x124>)
 800128a:	7d5b      	ldrb	r3, [r3, #21]
 800128c:	f7ff fea3 	bl	8000fd6 <_read_32>
 8001290:	4603      	mov	r3, r0
 8001292:	4a1f      	ldr	r2, [pc, #124]	; (8001310 <gamepad_update+0x144>)
 8001294:	6013      	str	r3, [r2, #0]
		ar2 = _read_32(result[22], result[23], result[24], result[25]);
 8001296:	4b16      	ldr	r3, [pc, #88]	; (80012f0 <gamepad_update+0x124>)
 8001298:	7d98      	ldrb	r0, [r3, #22]
 800129a:	4b15      	ldr	r3, [pc, #84]	; (80012f0 <gamepad_update+0x124>)
 800129c:	7dd9      	ldrb	r1, [r3, #23]
 800129e:	4b14      	ldr	r3, [pc, #80]	; (80012f0 <gamepad_update+0x124>)
 80012a0:	7e1a      	ldrb	r2, [r3, #24]
 80012a2:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <gamepad_update+0x124>)
 80012a4:	7e5b      	ldrb	r3, [r3, #25]
 80012a6:	f7ff fe96 	bl	8000fd6 <_read_32>
 80012aa:	4603      	mov	r3, r0
 80012ac:	4a19      	ldr	r2, [pc, #100]	; (8001314 <gamepad_update+0x148>)
 80012ae:	6013      	str	r3, [r2, #0]
		buttons = _read_16(result[26], result[27]);
 80012b0:	4b0f      	ldr	r3, [pc, #60]	; (80012f0 <gamepad_update+0x124>)
 80012b2:	7e9b      	ldrb	r3, [r3, #26]
 80012b4:	4a0e      	ldr	r2, [pc, #56]	; (80012f0 <gamepad_update+0x124>)
 80012b6:	7ed2      	ldrb	r2, [r2, #27]
 80012b8:	4611      	mov	r1, r2
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff fe6e 	bl	8000f9c <_read_16>
 80012c0:	4603      	mov	r3, r0
 80012c2:	461a      	mov	r2, r3
 80012c4:	4b14      	ldr	r3, [pc, #80]	; (8001318 <gamepad_update+0x14c>)
 80012c6:	801a      	strh	r2, [r3, #0]
		misc_buttons = _read_16(result[28], result[29]);
 80012c8:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <gamepad_update+0x124>)
 80012ca:	7f1b      	ldrb	r3, [r3, #28]
 80012cc:	4a08      	ldr	r2, [pc, #32]	; (80012f0 <gamepad_update+0x124>)
 80012ce:	7f52      	ldrb	r2, [r2, #29]
 80012d0:	4611      	mov	r1, r2
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff fe62 	bl	8000f9c <_read_16>
 80012d8:	4603      	mov	r3, r0
 80012da:	461a      	mov	r2, r3
 80012dc:	4b0f      	ldr	r3, [pc, #60]	; (800131c <gamepad_update+0x150>)
 80012de:	801a      	strh	r2, [r3, #0]
	}
	_convert_data();
 80012e0:	f7ff fe9e 	bl	8001020 <_convert_data>
 80012e4:	e000      	b.n	80012e8 <gamepad_update+0x11c>
	if(is_receiver_connect == 0) return;
 80012e6:	bf00      	nop
}
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	20000130 	.word	0x20000130
 80012f0:	20000138 	.word	0x20000138
 80012f4:	20000184 	.word	0x20000184
 80012f8:	20000134 	.word	0x20000134
 80012fc:	20000156 	.word	0x20000156
 8001300:	20000158 	.word	0x20000158
 8001304:	2000015c 	.word	0x2000015c
 8001308:	20000160 	.word	0x20000160
 800130c:	20000164 	.word	0x20000164
 8001310:	20000168 	.word	0x20000168
 8001314:	2000016c 	.word	0x2000016c
 8001318:	20000170 	.word	0x20000170
 800131c:	20000172 	.word	0x20000172

08001320 <gamepad_calculate_leff_joystick>:

int gamepad_calculate_leff_joystick(){
 8001320:	b5b0      	push	{r4, r5, r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
	if(is_gamepad_connect == 0) return -1;
 8001326:	4b60      	ldr	r3, [pc, #384]	; (80014a8 <gamepad_calculate_leff_joystick+0x188>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d102      	bne.n	8001334 <gamepad_calculate_leff_joystick+0x14>
 800132e:	f04f 33ff 	mov.w	r3, #4294967295
 8001332:	e0ae      	b.n	8001492 <gamepad_calculate_leff_joystick+0x172>
    int dir = -1;
 8001334:	f04f 33ff 	mov.w	r3, #4294967295
 8001338:	60fb      	str	r3, [r7, #12]

    int distance = (int)(sqrt(aLX*aLX + aLY*aLY));
 800133a:	4b5c      	ldr	r3, [pc, #368]	; (80014ac <gamepad_calculate_leff_joystick+0x18c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a5b      	ldr	r2, [pc, #364]	; (80014ac <gamepad_calculate_leff_joystick+0x18c>)
 8001340:	6812      	ldr	r2, [r2, #0]
 8001342:	fb03 f202 	mul.w	r2, r3, r2
 8001346:	4b5a      	ldr	r3, [pc, #360]	; (80014b0 <gamepad_calculate_leff_joystick+0x190>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4959      	ldr	r1, [pc, #356]	; (80014b0 <gamepad_calculate_leff_joystick+0x190>)
 800134c:	6809      	ldr	r1, [r1, #0]
 800134e:	fb01 f303 	mul.w	r3, r1, r3
 8001352:	4413      	add	r3, r2
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff f8b9 	bl	80004cc <__aeabi_i2d>
 800135a:	4602      	mov	r2, r0
 800135c:	460b      	mov	r3, r1
 800135e:	4610      	mov	r0, r2
 8001360:	4619      	mov	r1, r3
 8001362:	f006 fdd3 	bl	8007f0c <sqrt>
 8001366:	4602      	mov	r2, r0
 8001368:	460b      	mov	r3, r1
 800136a:	4610      	mov	r0, r2
 800136c:	4619      	mov	r1, r3
 800136e:	f7ff fbc7 	bl	8000b00 <__aeabi_d2iz>
 8001372:	4603      	mov	r3, r0
 8001374:	607b      	str	r3, [r7, #4]

    if (distance < 15){
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2b0e      	cmp	r3, #14
 800137a:	dc06      	bgt.n	800138a <gamepad_calculate_leff_joystick+0x6a>
        distance = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	607b      	str	r3, [r7, #4]
        dir = -1;
 8001380:	f04f 33ff 	mov.w	r3, #4294967295
 8001384:	60fb      	str	r3, [r7, #12]
        return dir;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	e083      	b.n	8001492 <gamepad_calculate_leff_joystick+0x172>
    }else if (distance > 100){
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2b64      	cmp	r3, #100	; 0x64
 800138e:	dd01      	ble.n	8001394 <gamepad_calculate_leff_joystick+0x74>
    	distance = 100;
 8001390:	2364      	movs	r3, #100	; 0x64
 8001392:	607b      	str	r3, [r7, #4]
    }

    int angle = (int)(atan2(aLY, aLX) * 180 / 3.14);
 8001394:	4b46      	ldr	r3, [pc, #280]	; (80014b0 <gamepad_calculate_leff_joystick+0x190>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff f897 	bl	80004cc <__aeabi_i2d>
 800139e:	4604      	mov	r4, r0
 80013a0:	460d      	mov	r5, r1
 80013a2:	4b42      	ldr	r3, [pc, #264]	; (80014ac <gamepad_calculate_leff_joystick+0x18c>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff f890 	bl	80004cc <__aeabi_i2d>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	4620      	mov	r0, r4
 80013b2:	4629      	mov	r1, r5
 80013b4:	f006 fda8 	bl	8007f08 <atan2>
 80013b8:	f04f 0200 	mov.w	r2, #0
 80013bc:	4b3d      	ldr	r3, [pc, #244]	; (80014b4 <gamepad_calculate_leff_joystick+0x194>)
 80013be:	f7ff f8ef 	bl	80005a0 <__aeabi_dmul>
 80013c2:	4602      	mov	r2, r0
 80013c4:	460b      	mov	r3, r1
 80013c6:	4610      	mov	r0, r2
 80013c8:	4619      	mov	r1, r3
 80013ca:	a335      	add	r3, pc, #212	; (adr r3, 80014a0 <gamepad_calculate_leff_joystick+0x180>)
 80013cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d0:	f7ff fa10 	bl	80007f4 <__aeabi_ddiv>
 80013d4:	4602      	mov	r2, r0
 80013d6:	460b      	mov	r3, r1
 80013d8:	4610      	mov	r0, r2
 80013da:	4619      	mov	r1, r3
 80013dc:	f7ff fb90 	bl	8000b00 <__aeabi_d2iz>
 80013e0:	4603      	mov	r3, r0
 80013e2:	60bb      	str	r3, [r7, #8]

    if (angle < 0) angle += 360;
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	da03      	bge.n	80013f2 <gamepad_calculate_leff_joystick+0xd2>
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80013f0:	60bb      	str	r3, [r7, #8]

    if ((0 <= angle && angle < 10) || angle >= 350)
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	db02      	blt.n	80013fe <gamepad_calculate_leff_joystick+0xde>
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	2b09      	cmp	r3, #9
 80013fc:	dd03      	ble.n	8001406 <gamepad_calculate_leff_joystick+0xe6>
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8001404:	db02      	blt.n	800140c <gamepad_calculate_leff_joystick+0xec>
        dir = ROBOT_DIR_SR;
 8001406:	2308      	movs	r3, #8
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	e041      	b.n	8001490 <gamepad_calculate_leff_joystick+0x170>
    else if (15 <= angle && angle < 75)
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	2b0e      	cmp	r3, #14
 8001410:	dd05      	ble.n	800141e <gamepad_calculate_leff_joystick+0xfe>
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	2b4a      	cmp	r3, #74	; 0x4a
 8001416:	dc02      	bgt.n	800141e <gamepad_calculate_leff_joystick+0xfe>
        dir = ROBOT_DIR_RB;
 8001418:	2306      	movs	r3, #6
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	e038      	b.n	8001490 <gamepad_calculate_leff_joystick+0x170>
    else if (80 <= angle && angle < 110)
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	2b4f      	cmp	r3, #79	; 0x4f
 8001422:	dd05      	ble.n	8001430 <gamepad_calculate_leff_joystick+0x110>
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	2b6d      	cmp	r3, #109	; 0x6d
 8001428:	dc02      	bgt.n	8001430 <gamepad_calculate_leff_joystick+0x110>
        dir = ROBOT_DIR_BW;
 800142a:	2309      	movs	r3, #9
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	e02f      	b.n	8001490 <gamepad_calculate_leff_joystick+0x170>
    else if (115 <= angle && angle < 165)
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	2b72      	cmp	r3, #114	; 0x72
 8001434:	dd05      	ble.n	8001442 <gamepad_calculate_leff_joystick+0x122>
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	2ba4      	cmp	r3, #164	; 0xa4
 800143a:	dc02      	bgt.n	8001442 <gamepad_calculate_leff_joystick+0x122>
        dir = ROBOT_DIR_LB;
 800143c:	2305      	movs	r3, #5
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	e026      	b.n	8001490 <gamepad_calculate_leff_joystick+0x170>
    else if (170 <= angle && angle < 190)
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	2ba9      	cmp	r3, #169	; 0xa9
 8001446:	dd05      	ble.n	8001454 <gamepad_calculate_leff_joystick+0x134>
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	2bbd      	cmp	r3, #189	; 0xbd
 800144c:	dc02      	bgt.n	8001454 <gamepad_calculate_leff_joystick+0x134>
        dir = ROBOT_DIR_SL;
 800144e:	2307      	movs	r3, #7
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	e01d      	b.n	8001490 <gamepad_calculate_leff_joystick+0x170>
    else if (195 <= angle && angle < 255)
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	2bc2      	cmp	r3, #194	; 0xc2
 8001458:	dd05      	ble.n	8001466 <gamepad_calculate_leff_joystick+0x146>
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	2bfe      	cmp	r3, #254	; 0xfe
 800145e:	dc02      	bgt.n	8001466 <gamepad_calculate_leff_joystick+0x146>
        dir = ROBOT_DIR_LF;
 8001460:	2304      	movs	r3, #4
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	e014      	b.n	8001490 <gamepad_calculate_leff_joystick+0x170>
    else if (260 <= angle && angle < 280)
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800146c:	db06      	blt.n	800147c <gamepad_calculate_leff_joystick+0x15c>
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	f5b3 7f8c 	cmp.w	r3, #280	; 0x118
 8001474:	da02      	bge.n	800147c <gamepad_calculate_leff_joystick+0x15c>
        dir = ROBOT_DIR_FW;
 8001476:	2303      	movs	r3, #3
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	e009      	b.n	8001490 <gamepad_calculate_leff_joystick+0x170>
    else if (285 <= angle && angle < 345)
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8001482:	dd05      	ble.n	8001490 <gamepad_calculate_leff_joystick+0x170>
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	f5b3 7fac 	cmp.w	r3, #344	; 0x158
 800148a:	dc01      	bgt.n	8001490 <gamepad_calculate_leff_joystick+0x170>
        dir = ROBOT_DIR_RF;
 800148c:	2302      	movs	r3, #2
 800148e:	60fb      	str	r3, [r7, #12]
    return dir;
 8001490:	68fb      	ldr	r3, [r7, #12]
}
 8001492:	4618      	mov	r0, r3
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bdb0      	pop	{r4, r5, r7, pc}
 800149a:	bf00      	nop
 800149c:	f3af 8000 	nop.w
 80014a0:	51eb851f 	.word	0x51eb851f
 80014a4:	40091eb8 	.word	0x40091eb8
 80014a8:	20000134 	.word	0x20000134
 80014ac:	20000158 	.word	0x20000158
 80014b0:	2000015c 	.word	0x2000015c
 80014b4:	40668000 	.word	0x40668000

080014b8 <gamepad_run_tele>:

int sm_pos = 1;
void gamepad_run_tele(int accel){
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	static int last_dir = -1;
	int my_dir = -1;
 80014c0:	f04f 33ff 	mov.w	r3, #4294967295
 80014c4:	60fb      	str	r3, [r7, #12]
	my_dir = gamepad_calculate_leff_joystick();
 80014c6:	f7ff ff2b 	bl	8001320 <gamepad_calculate_leff_joystick>
 80014ca:	60f8      	str	r0, [r7, #12]
	if(b) {
 80014cc:	4b3a      	ldr	r3, [pc, #232]	; (80015b8 <gamepad_run_tele+0x100>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d003      	beq.n	80014dc <gamepad_run_tele+0x24>
		servo_set_angle(SERVO1, 0);
 80014d4:	2100      	movs	r1, #0
 80014d6:	2000      	movs	r0, #0
 80014d8:	f000 fd20 	bl	8001f1c <servo_set_angle>
	}
	if(x){
 80014dc:	4b37      	ldr	r3, [pc, #220]	; (80015bc <gamepad_run_tele+0x104>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d003      	beq.n	80014ec <gamepad_run_tele+0x34>
		servo_set_angle(SERVO1, 45);
 80014e4:	212d      	movs	r1, #45	; 0x2d
 80014e6:	2000      	movs	r0, #0
 80014e8:	f000 fd18 	bl	8001f1c <servo_set_angle>
	}
	if(a){
 80014ec:	4b34      	ldr	r3, [pc, #208]	; (80015c0 <gamepad_run_tele+0x108>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d00a      	beq.n	800150a <gamepad_run_tele+0x52>
		if(sm_pos == 1){
 80014f4:	4b33      	ldr	r3, [pc, #204]	; (80015c4 <gamepad_run_tele+0x10c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d106      	bne.n	800150a <gamepad_run_tele+0x52>
			sm_pos = 0;
 80014fc:	4b31      	ldr	r3, [pc, #196]	; (80015c4 <gamepad_run_tele+0x10c>)
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
			moveSM(-4);
 8001502:	f06f 0003 	mvn.w	r0, #3
 8001506:	f000 fe13 	bl	8002130 <moveSM>
		}
	}
	if(y){
 800150a:	4b2f      	ldr	r3, [pc, #188]	; (80015c8 <gamepad_run_tele+0x110>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d009      	beq.n	8001526 <gamepad_run_tele+0x6e>
		if(sm_pos == 0){
 8001512:	4b2c      	ldr	r3, [pc, #176]	; (80015c4 <gamepad_run_tele+0x10c>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d105      	bne.n	8001526 <gamepad_run_tele+0x6e>
			sm_pos = 1;
 800151a:	4b2a      	ldr	r3, [pc, #168]	; (80015c4 <gamepad_run_tele+0x10c>)
 800151c:	2201      	movs	r2, #1
 800151e:	601a      	str	r2, [r3, #0]
			moveSM(4);
 8001520:	2004      	movs	r0, #4
 8001522:	f000 fe05 	bl	8002130 <moveSM>
		}
	}
	if(dpad_up){
 8001526:	4b29      	ldr	r3, [pc, #164]	; (80015cc <gamepad_run_tele+0x114>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <gamepad_run_tele+0x7a>
		my_dir = ROBOT_DIR_FW;
 800152e:	2303      	movs	r3, #3
 8001530:	60fb      	str	r3, [r7, #12]
	}
	if(dpad_down){
 8001532:	4b27      	ldr	r3, [pc, #156]	; (80015d0 <gamepad_run_tele+0x118>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <gamepad_run_tele+0x86>
		my_dir = ROBOT_DIR_BW;
 800153a:	2309      	movs	r3, #9
 800153c:	60fb      	str	r3, [r7, #12]
	}
	if(dpad_left){
 800153e:	4b25      	ldr	r3, [pc, #148]	; (80015d4 <gamepad_run_tele+0x11c>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <gamepad_run_tele+0x92>
		my_dir = ROBOT_DIR_L;
 8001546:	230a      	movs	r3, #10
 8001548:	60fb      	str	r3, [r7, #12]
	}
	if(dpad_right){
 800154a:	4b23      	ldr	r3, [pc, #140]	; (80015d8 <gamepad_run_tele+0x120>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <gamepad_run_tele+0x9e>
		my_dir = ROBOT_DIR_R;
 8001552:	2301      	movs	r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
	}
	if (my_dir != last_dir) // got new direction command
 8001556:	4b21      	ldr	r3, [pc, #132]	; (80015dc <gamepad_run_tele+0x124>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	68fa      	ldr	r2, [r7, #12]
 800155c:	429a      	cmp	r2, r3
 800155e:	d006      	beq.n	800156e <gamepad_run_tele+0xb6>
	{
        run_speed = MIN_SPEED; // reset speed
 8001560:	4b1f      	ldr	r3, [pc, #124]	; (80015e0 <gamepad_run_tele+0x128>)
 8001562:	221e      	movs	r2, #30
 8001564:	601a      	str	r2, [r3, #0]
        turn_speed = MIN_SPEED;
 8001566:	4b1f      	ldr	r3, [pc, #124]	; (80015e4 <gamepad_run_tele+0x12c>)
 8001568:	221e      	movs	r2, #30
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	e01d      	b.n	80015aa <gamepad_run_tele+0xf2>
	}else {
		run_speed = run_speed + accel;
 800156e:	4b1c      	ldr	r3, [pc, #112]	; (80015e0 <gamepad_run_tele+0x128>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4413      	add	r3, r2
 8001576:	4a1a      	ldr	r2, [pc, #104]	; (80015e0 <gamepad_run_tele+0x128>)
 8001578:	6013      	str	r3, [r2, #0]
		if(run_speed > MAX_SPEED) run_speed = MAX_SPEED;
 800157a:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <gamepad_run_tele+0x128>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2b28      	cmp	r3, #40	; 0x28
 8001580:	dd02      	ble.n	8001588 <gamepad_run_tele+0xd0>
 8001582:	4b17      	ldr	r3, [pc, #92]	; (80015e0 <gamepad_run_tele+0x128>)
 8001584:	2228      	movs	r2, #40	; 0x28
 8001586:	601a      	str	r2, [r3, #0]
		turn_speed = turn_speed + accel/2;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	0fda      	lsrs	r2, r3, #31
 800158c:	4413      	add	r3, r2
 800158e:	105b      	asrs	r3, r3, #1
 8001590:	461a      	mov	r2, r3
 8001592:	4b14      	ldr	r3, [pc, #80]	; (80015e4 <gamepad_run_tele+0x12c>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4413      	add	r3, r2
 8001598:	4a12      	ldr	r2, [pc, #72]	; (80015e4 <gamepad_run_tele+0x12c>)
 800159a:	6013      	str	r3, [r2, #0]
		if(turn_speed > MAX_SPEED) turn_speed = MAX_SPEED;
 800159c:	4b11      	ldr	r3, [pc, #68]	; (80015e4 <gamepad_run_tele+0x12c>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b28      	cmp	r3, #40	; 0x28
 80015a2:	dd02      	ble.n	80015aa <gamepad_run_tele+0xf2>
 80015a4:	4b0f      	ldr	r3, [pc, #60]	; (80015e4 <gamepad_run_tele+0x12c>)
 80015a6:	2228      	movs	r2, #40	; 0x28
 80015a8:	601a      	str	r2, [r3, #0]
	}
	runDir(my_dir);
 80015aa:	68f8      	ldr	r0, [r7, #12]
 80015ac:	f000 fc4e 	bl	8001e4c <runDir>
}
 80015b0:	bf00      	nop
 80015b2:	3710      	adds	r7, #16
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000179 	.word	0x20000179
 80015bc:	2000017a 	.word	0x2000017a
 80015c0:	20000178 	.word	0x20000178
 80015c4:	2000000c 	.word	0x2000000c
 80015c8:	2000017b 	.word	0x2000017b
 80015cc:	20000175 	.word	0x20000175
 80015d0:	20000176 	.word	0x20000176
 80015d4:	20000174 	.word	0x20000174
 80015d8:	20000177 	.word	0x20000177
 80015dc:	20000010 	.word	0x20000010
 80015e0:	20000014 	.word	0x20000014
 80015e4:	20000018 	.word	0x20000018

080015e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b088      	sub	sp, #32
 80015ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ee:	f107 0310 	add.w	r3, r7, #16
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]
 80015fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015fc:	4b52      	ldr	r3, [pc, #328]	; (8001748 <MX_GPIO_Init+0x160>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	4a51      	ldr	r2, [pc, #324]	; (8001748 <MX_GPIO_Init+0x160>)
 8001602:	f043 0310 	orr.w	r3, r3, #16
 8001606:	6193      	str	r3, [r2, #24]
 8001608:	4b4f      	ldr	r3, [pc, #316]	; (8001748 <MX_GPIO_Init+0x160>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	f003 0310 	and.w	r3, r3, #16
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001614:	4b4c      	ldr	r3, [pc, #304]	; (8001748 <MX_GPIO_Init+0x160>)
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	4a4b      	ldr	r2, [pc, #300]	; (8001748 <MX_GPIO_Init+0x160>)
 800161a:	f043 0320 	orr.w	r3, r3, #32
 800161e:	6193      	str	r3, [r2, #24]
 8001620:	4b49      	ldr	r3, [pc, #292]	; (8001748 <MX_GPIO_Init+0x160>)
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	f003 0320 	and.w	r3, r3, #32
 8001628:	60bb      	str	r3, [r7, #8]
 800162a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800162c:	4b46      	ldr	r3, [pc, #280]	; (8001748 <MX_GPIO_Init+0x160>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	4a45      	ldr	r2, [pc, #276]	; (8001748 <MX_GPIO_Init+0x160>)
 8001632:	f043 0304 	orr.w	r3, r3, #4
 8001636:	6193      	str	r3, [r2, #24]
 8001638:	4b43      	ldr	r3, [pc, #268]	; (8001748 <MX_GPIO_Init+0x160>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	f003 0304 	and.w	r3, r3, #4
 8001640:	607b      	str	r3, [r7, #4]
 8001642:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001644:	4b40      	ldr	r3, [pc, #256]	; (8001748 <MX_GPIO_Init+0x160>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	4a3f      	ldr	r2, [pc, #252]	; (8001748 <MX_GPIO_Init+0x160>)
 800164a:	f043 0308 	orr.w	r3, r3, #8
 800164e:	6193      	str	r3, [r2, #24]
 8001650:	4b3d      	ldr	r3, [pc, #244]	; (8001748 <MX_GPIO_Init+0x160>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	f003 0308 	and.w	r3, r3, #8
 8001658:	603b      	str	r3, [r7, #0]
 800165a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M1_DIR_Pin|M2_DIR_Pin|DEBUG_LED_Pin|LED_LATCH_Pin, GPIO_PIN_RESET);
 800165c:	2200      	movs	r2, #0
 800165e:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001662:	483a      	ldr	r0, [pc, #232]	; (800174c <MX_GPIO_Init+0x164>)
 8001664:	f002 fe70 	bl	8004348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M4_DIR_Pin|LED_EN_Pin|LED7_EN1_Pin|LED7_EN2_Pin
 8001668:	2200      	movs	r2, #0
 800166a:	f649 1102 	movw	r1, #39170	; 0x9902
 800166e:	4838      	ldr	r0, [pc, #224]	; (8001750 <MX_GPIO_Init+0x168>)
 8001670:	f002 fe6a 	bl	8004348 <HAL_GPIO_WritePin>
                          |INPUT_LOAD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M3_DIR_Pin|SM_DIR_Pin, GPIO_PIN_RESET);
 8001674:	2200      	movs	r2, #0
 8001676:	2124      	movs	r1, #36	; 0x24
 8001678:	4836      	ldr	r0, [pc, #216]	; (8001754 <MX_GPIO_Init+0x16c>)
 800167a:	f002 fe65 	bl	8004348 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = M1_DIR_Pin|M2_DIR_Pin|DEBUG_LED_Pin|LED_LATCH_Pin;
 800167e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001682:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001684:	2301      	movs	r3, #1
 8001686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168c:	2302      	movs	r3, #2
 800168e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001690:	f107 0310 	add.w	r3, r7, #16
 8001694:	4619      	mov	r1, r3
 8001696:	482d      	ldr	r0, [pc, #180]	; (800174c <MX_GPIO_Init+0x164>)
 8001698:	f002 fcc2 	bl	8004020 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = M4_DIR_Pin|LED_EN_Pin|LED7_EN1_Pin|LED7_EN2_Pin
 800169c:	f649 1302 	movw	r3, #39170	; 0x9902
 80016a0:	613b      	str	r3, [r7, #16]
                          |INPUT_LOAD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a2:	2301      	movs	r3, #1
 80016a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016aa:	2302      	movs	r3, #2
 80016ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ae:	f107 0310 	add.w	r3, r7, #16
 80016b2:	4619      	mov	r1, r3
 80016b4:	4826      	ldr	r0, [pc, #152]	; (8001750 <MX_GPIO_Init+0x168>)
 80016b6:	f002 fcb3 	bl	8004020 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M3_DIR_Pin;
 80016ba:	2304      	movs	r3, #4
 80016bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016be:	2301      	movs	r3, #1
 80016c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	2300      	movs	r3, #0
 80016c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c6:	2302      	movs	r3, #2
 80016c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M3_DIR_GPIO_Port, &GPIO_InitStruct);
 80016ca:	f107 0310 	add.w	r3, r7, #16
 80016ce:	4619      	mov	r1, r3
 80016d0:	4820      	ldr	r0, [pc, #128]	; (8001754 <MX_GPIO_Init+0x16c>)
 80016d2:	f002 fca5 	bl	8004020 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = ENCODER3_B_Pin|ENCODER3_A_Pin|ENCODER4_B_Pin|ENCODER4_A_Pin
 80016d6:	f24f 2308 	movw	r3, #61960	; 0xf208
 80016da:	613b      	str	r3, [r7, #16]
                          |SM_FAULT_Pin|ENCODER1_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e4:	f107 0310 	add.w	r3, r7, #16
 80016e8:	4619      	mov	r1, r3
 80016ea:	481a      	ldr	r0, [pc, #104]	; (8001754 <MX_GPIO_Init+0x16c>)
 80016ec:	f002 fc98 	bl	8004020 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ENCODER2_A_Pin|ENCODER2_B_Pin;
 80016f0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80016f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f6:	2300      	movs	r3, #0
 80016f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fa:	2300      	movs	r3, #0
 80016fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016fe:	f107 0310 	add.w	r3, r7, #16
 8001702:	4619      	mov	r1, r3
 8001704:	4811      	ldr	r0, [pc, #68]	; (800174c <MX_GPIO_Init+0x164>)
 8001706:	f002 fc8b 	bl	8004020 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENCODER1_B_Pin;
 800170a:	2304      	movs	r3, #4
 800170c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800170e:	2300      	movs	r3, #0
 8001710:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001712:	2300      	movs	r3, #0
 8001714:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ENCODER1_B_GPIO_Port, &GPIO_InitStruct);
 8001716:	f107 0310 	add.w	r3, r7, #16
 800171a:	4619      	mov	r1, r3
 800171c:	480e      	ldr	r0, [pc, #56]	; (8001758 <MX_GPIO_Init+0x170>)
 800171e:	f002 fc7f 	bl	8004020 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SM_DIR_Pin;
 8001722:	2320      	movs	r3, #32
 8001724:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001726:	2301      	movs	r3, #1
 8001728:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800172e:	2303      	movs	r3, #3
 8001730:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SM_DIR_GPIO_Port, &GPIO_InitStruct);
 8001732:	f107 0310 	add.w	r3, r7, #16
 8001736:	4619      	mov	r1, r3
 8001738:	4806      	ldr	r0, [pc, #24]	; (8001754 <MX_GPIO_Init+0x16c>)
 800173a:	f002 fc71 	bl	8004020 <HAL_GPIO_Init>

}
 800173e:	bf00      	nop
 8001740:	3720      	adds	r7, #32
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40021000 	.word	0x40021000
 800174c:	40011000 	.word	0x40011000
 8001750:	40010800 	.word	0x40010800
 8001754:	40010c00 	.word	0x40010c00
 8001758:	40011400 	.word	0x40011400

0800175c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001760:	4b12      	ldr	r3, [pc, #72]	; (80017ac <MX_I2C2_Init+0x50>)
 8001762:	4a13      	ldr	r2, [pc, #76]	; (80017b0 <MX_I2C2_Init+0x54>)
 8001764:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001766:	4b11      	ldr	r3, [pc, #68]	; (80017ac <MX_I2C2_Init+0x50>)
 8001768:	4a12      	ldr	r2, [pc, #72]	; (80017b4 <MX_I2C2_Init+0x58>)
 800176a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800176c:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <MX_I2C2_Init+0x50>)
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001772:	4b0e      	ldr	r3, [pc, #56]	; (80017ac <MX_I2C2_Init+0x50>)
 8001774:	2200      	movs	r2, #0
 8001776:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001778:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <MX_I2C2_Init+0x50>)
 800177a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800177e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001780:	4b0a      	ldr	r3, [pc, #40]	; (80017ac <MX_I2C2_Init+0x50>)
 8001782:	2200      	movs	r2, #0
 8001784:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001786:	4b09      	ldr	r3, [pc, #36]	; (80017ac <MX_I2C2_Init+0x50>)
 8001788:	2200      	movs	r2, #0
 800178a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800178c:	4b07      	ldr	r3, [pc, #28]	; (80017ac <MX_I2C2_Init+0x50>)
 800178e:	2200      	movs	r2, #0
 8001790:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001792:	4b06      	ldr	r3, [pc, #24]	; (80017ac <MX_I2C2_Init+0x50>)
 8001794:	2200      	movs	r2, #0
 8001796:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001798:	4804      	ldr	r0, [pc, #16]	; (80017ac <MX_I2C2_Init+0x50>)
 800179a:	f002 fe07 	bl	80043ac <HAL_I2C_Init>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80017a4:	f000 f958 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80017a8:	bf00      	nop
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000184 	.word	0x20000184
 80017b0:	40005800 	.word	0x40005800
 80017b4:	000186a0 	.word	0x000186a0

080017b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b088      	sub	sp, #32
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c0:	f107 0310 	add.w	r3, r7, #16
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]
 80017cc:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a16      	ldr	r2, [pc, #88]	; (800182c <HAL_I2C_MspInit+0x74>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d124      	bne.n	8001822 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d8:	4b15      	ldr	r3, [pc, #84]	; (8001830 <HAL_I2C_MspInit+0x78>)
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	4a14      	ldr	r2, [pc, #80]	; (8001830 <HAL_I2C_MspInit+0x78>)
 80017de:	f043 0308 	orr.w	r3, r3, #8
 80017e2:	6193      	str	r3, [r2, #24]
 80017e4:	4b12      	ldr	r3, [pc, #72]	; (8001830 <HAL_I2C_MspInit+0x78>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	f003 0308 	and.w	r3, r3, #8
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80017f0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80017f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017f6:	2312      	movs	r3, #18
 80017f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017fa:	2303      	movs	r3, #3
 80017fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fe:	f107 0310 	add.w	r3, r7, #16
 8001802:	4619      	mov	r1, r3
 8001804:	480b      	ldr	r0, [pc, #44]	; (8001834 <HAL_I2C_MspInit+0x7c>)
 8001806:	f002 fc0b 	bl	8004020 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800180a:	4b09      	ldr	r3, [pc, #36]	; (8001830 <HAL_I2C_MspInit+0x78>)
 800180c:	69db      	ldr	r3, [r3, #28]
 800180e:	4a08      	ldr	r2, [pc, #32]	; (8001830 <HAL_I2C_MspInit+0x78>)
 8001810:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001814:	61d3      	str	r3, [r2, #28]
 8001816:	4b06      	ldr	r3, [pc, #24]	; (8001830 <HAL_I2C_MspInit+0x78>)
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800181e:	60bb      	str	r3, [r7, #8]
 8001820:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */
  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001822:	bf00      	nop
 8001824:	3720      	adds	r7, #32
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40005800 	.word	0x40005800
 8001830:	40021000 	.word	0x40021000
 8001834:	40010c00 	.word	0x40010c00

08001838 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b0a4      	sub	sp, #144	; 0x90
 800183c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800183e:	f001 fa1d 	bl	8002c7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001842:	f000 f87d 	bl	8001940 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001846:	f7ff fecf 	bl	80015e8 <MX_GPIO_Init>
  MX_DMA_Init();
 800184a:	f7ff fb69 	bl	8000f20 <MX_DMA_Init>
  MX_ADC1_Init();
 800184e:	f7ff f97f 	bl	8000b50 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001852:	f001 f905 	bl	8002a60 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001856:	f001 f92d 	bl	8002ab4 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 800185a:	f7ff ff7f 	bl	800175c <MX_I2C2_Init>
  MX_SPI1_Init();
 800185e:	f000 fbe7 	bl	8002030 <MX_SPI1_Init>
  MX_TIM8_Init();
 8001862:	f000 ff11 	bl	8002688 <MX_TIM8_Init>
  MX_TIM4_Init();
 8001866:	f000 fe0b 	bl	8002480 <MX_TIM4_Init>
  MX_TIM5_Init();
 800186a:	f000 fe97 	bl	800259c <MX_TIM5_Init>
  MX_TIM2_Init();
 800186e:	f000 fd45 	bl	80022fc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001872:	f000 fd8f 	bl	8002394 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001876:	482b      	ldr	r0, [pc, #172]	; (8001924 <main+0xec>)
 8001878:	f004 fc40 	bl	80060fc <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800187c:	2100      	movs	r1, #0
 800187e:	482a      	ldr	r0, [pc, #168]	; (8001928 <main+0xf0>)
 8001880:	f004 fcf4 	bl	800626c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001884:	2104      	movs	r1, #4
 8001886:	4828      	ldr	r0, [pc, #160]	; (8001928 <main+0xf0>)
 8001888:	f004 fcf0 	bl	800626c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 800188c:	2108      	movs	r1, #8
 800188e:	4826      	ldr	r0, [pc, #152]	; (8001928 <main+0xf0>)
 8001890:	f004 fcec 	bl	800626c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8001894:	210c      	movs	r1, #12
 8001896:	4824      	ldr	r0, [pc, #144]	; (8001928 <main+0xf0>)
 8001898:	f004 fce8 	bl	800626c <HAL_TIM_PWM_Start>
  setTimer(0, 10);
 800189c:	210a      	movs	r1, #10
 800189e:	2000      	movs	r0, #0
 80018a0:	f000 fb86 	bl	8001fb0 <setTimer>
  setTimer(1, 1000);
 80018a4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80018a8:	2001      	movs	r0, #1
 80018aa:	f000 fb81 	bl	8001fb0 <setTimer>
  servo_init(SERVO1);
 80018ae:	2000      	movs	r0, #0
 80018b0:	f000 fb20 	bl	8001ef4 <servo_init>
  gamepad_init();
 80018b4:	f7ff fb52 	bl	8000f5c <gamepad_init>
  display_init();
 80018b8:	f7ff fa6c 	bl	8000d94 <display_init>
  display_7seg(47);
 80018bc:	202f      	movs	r0, #47	; 0x2f
 80018be:	f7ff faf5 	bl	8000eac <display_7seg>
  display_led(0x0f);
 80018c2:	200f      	movs	r0, #15
 80018c4:	f7ff fb1c 	bl	8000f00 <display_led>
  int len = 17;
 80018c8:	2311      	movs	r3, #17
 80018ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  int note[17] = { NOTE_C5, NOTE_D5, NOTE_E5, NOTE_C5, NOTE_MUTE,
 80018ce:	4a17      	ldr	r2, [pc, #92]	; (800192c <main+0xf4>)
 80018d0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80018d4:	4611      	mov	r1, r2
 80018d6:	2244      	movs	r2, #68	; 0x44
 80018d8:	4618      	mov	r0, r3
 80018da:	f006 fb07 	bl	8007eec <memcpy>
		  	  	  NOTE_C5, NOTE_D5, NOTE_E5, NOTE_C5, NOTE_MUTE,
				  NOTE_E5, NOTE_F5, NOTE_G5, NOTE_MUTE,
				  NOTE_E5, NOTE_F5, NOTE_G5};
  int dur[17] = { 1000, 500, 500, 500, 200,
 80018de:	4a14      	ldr	r2, [pc, #80]	; (8001930 <main+0xf8>)
 80018e0:	1d3b      	adds	r3, r7, #4
 80018e2:	4611      	mov	r1, r2
 80018e4:	2244      	movs	r2, #68	; 0x44
 80018e6:	4618      	mov	r0, r3
 80018e8:	f006 fb00 	bl	8007eec <memcpy>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(timer_flag[0] == 1){
 80018ec:	4b11      	ldr	r3, [pc, #68]	; (8001934 <main+0xfc>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d1fb      	bne.n	80018ec <main+0xb4>
		  setTimer(0, 10);
 80018f4:	210a      	movs	r1, #10
 80018f6:	2000      	movs	r0, #0
 80018f8:	f000 fb5a 	bl	8001fb0 <setTimer>
		  ledBlink();
 80018fc:	f000 f892 	bl	8001a24 <ledBlink>
		  sensor_scan();
 8001900:	f000 faea 	bl	8001ed8 <sensor_scan>
		  display_7seg(sensor_value[7]/100);
 8001904:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <main+0x100>)
 8001906:	89db      	ldrh	r3, [r3, #14]
 8001908:	4a0c      	ldr	r2, [pc, #48]	; (800193c <main+0x104>)
 800190a:	fba2 2303 	umull	r2, r3, r2, r3
 800190e:	095b      	lsrs	r3, r3, #5
 8001910:	b29b      	uxth	r3, r3
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff faca 	bl	8000eac <display_7seg>
		  gamepad_update();
 8001918:	f7ff fc58 	bl	80011cc <gamepad_update>
		  gamepad_run_tele(2);
 800191c:	2002      	movs	r0, #2
 800191e:	f7ff fdcb 	bl	80014b8 <gamepad_run_tele>
	  if(timer_flag[0] == 1){
 8001922:	e7e3      	b.n	80018ec <main+0xb4>
 8001924:	200002ec 	.word	0x200002ec
 8001928:	2000040c 	.word	0x2000040c
 800192c:	080085e0 	.word	0x080085e0
 8001930:	08008624 	.word	0x08008624
 8001934:	20000240 	.word	0x20000240
 8001938:	200001e0 	.word	0x200001e0
 800193c:	51eb851f 	.word	0x51eb851f

08001940 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b096      	sub	sp, #88	; 0x58
 8001944:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001946:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800194a:	2228      	movs	r2, #40	; 0x28
 800194c:	2100      	movs	r1, #0
 800194e:	4618      	mov	r0, r3
 8001950:	f006 fa9a 	bl	8007e88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001954:	f107 031c 	add.w	r3, r7, #28
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
 8001962:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001964:	1d3b      	adds	r3, r7, #4
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
 8001970:	611a      	str	r2, [r3, #16]
 8001972:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001974:	2301      	movs	r3, #1
 8001976:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001978:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800197c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800197e:	2300      	movs	r3, #0
 8001980:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001982:	2301      	movs	r3, #1
 8001984:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001986:	2302      	movs	r3, #2
 8001988:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800198a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800198e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001990:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001994:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001996:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800199a:	4618      	mov	r0, r3
 800199c:	f003 fc2a 	bl	80051f4 <HAL_RCC_OscConfig>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80019a6:	f000 f857 	bl	8001a58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019aa:	230f      	movs	r3, #15
 80019ac:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019ae:	2302      	movs	r3, #2
 80019b0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019b2:	2300      	movs	r3, #0
 80019b4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019ba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019bc:	2300      	movs	r3, #0
 80019be:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019c0:	f107 031c 	add.w	r3, r7, #28
 80019c4:	2102      	movs	r1, #2
 80019c6:	4618      	mov	r0, r3
 80019c8:	f003 fe96 	bl	80056f8 <HAL_RCC_ClockConfig>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80019d2:	f000 f841 	bl	8001a58 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80019d6:	2302      	movs	r3, #2
 80019d8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80019da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019de:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019e0:	1d3b      	adds	r3, r7, #4
 80019e2:	4618      	mov	r0, r3
 80019e4:	f004 f816 	bl	8005a14 <HAL_RCCEx_PeriphCLKConfig>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80019ee:	f000 f833 	bl	8001a58 <Error_Handler>
  }
}
 80019f2:	bf00      	nop
 80019f4:	3758      	adds	r7, #88	; 0x58
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b082      	sub	sp, #8
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a0a:	d107      	bne.n	8001a1c <HAL_TIM_PeriodElapsedCallback+0x22>
		timerRun(0);
 8001a0c:	2000      	movs	r0, #0
 8001a0e:	f000 fae7 	bl	8001fe0 <timerRun>
		timerRun(1);
 8001a12:	2001      	movs	r0, #1
 8001a14:	f000 fae4 	bl	8001fe0 <timerRun>
		display_run();
 8001a18:	f7ff f9c8 	bl	8000dac <display_run>
	}
}
 8001a1c:	bf00      	nop
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <ledBlink>:



int led_debug_count = 0;
void ledBlink(){
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
	led_debug_count++;
 8001a28:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <ledBlink+0x2c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	4a08      	ldr	r2, [pc, #32]	; (8001a50 <ledBlink+0x2c>)
 8001a30:	6013      	str	r3, [r2, #0]
	if(led_debug_count == 100){
 8001a32:	4b07      	ldr	r3, [pc, #28]	; (8001a50 <ledBlink+0x2c>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2b64      	cmp	r3, #100	; 0x64
 8001a38:	d107      	bne.n	8001a4a <ledBlink+0x26>
		led_debug_count = 0;
 8001a3a:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <ledBlink+0x2c>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
		HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8001a40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a44:	4803      	ldr	r0, [pc, #12]	; (8001a54 <ledBlink+0x30>)
 8001a46:	f002 fc97 	bl	8004378 <HAL_GPIO_TogglePin>
	}
}
 8001a4a:	bf00      	nop
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	200001d8 	.word	0x200001d8
 8001a54:	40011000 	.word	0x40011000

08001a58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a5c:	b672      	cpsid	i
}
 8001a5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a60:	e7fe      	b.n	8001a60 <Error_Handler+0x8>
	...

08001a64 <setSpeed>:
int run_speed = MIN_SPEED;
int turn_speed = MIN_SPEED;

uint8_t speed_duty_cycle = 0;

void setSpeed(uint8_t dc, uint8_t duty_cycle) {
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	460a      	mov	r2, r1
 8001a6e:	71fb      	strb	r3, [r7, #7]
 8001a70:	4613      	mov	r3, r2
 8001a72:	71bb      	strb	r3, [r7, #6]
	speed_duty_cycle = duty_cycle;
 8001a74:	4a17      	ldr	r2, [pc, #92]	; (8001ad4 <setSpeed+0x70>)
 8001a76:	79bb      	ldrb	r3, [r7, #6]
 8001a78:	7013      	strb	r3, [r2, #0]
	switch (dc){
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	3b01      	subs	r3, #1
 8001a7e:	2b03      	cmp	r3, #3
 8001a80:	d822      	bhi.n	8001ac8 <setSpeed+0x64>
 8001a82:	a201      	add	r2, pc, #4	; (adr r2, 8001a88 <setSpeed+0x24>)
 8001a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a88:	08001a99 	.word	0x08001a99
 8001a8c:	08001aa5 	.word	0x08001aa5
 8001a90:	08001ab1 	.word	0x08001ab1
 8001a94:	08001abd 	.word	0x08001abd
	case 1:
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, speed_duty_cycle);
 8001a98:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <setSpeed+0x70>)
 8001a9a:	781a      	ldrb	r2, [r3, #0]
 8001a9c:	4b0e      	ldr	r3, [pc, #56]	; (8001ad8 <setSpeed+0x74>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 8001aa2:	e011      	b.n	8001ac8 <setSpeed+0x64>
	case 2:
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, speed_duty_cycle);
 8001aa4:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <setSpeed+0x70>)
 8001aa6:	781a      	ldrb	r2, [r3, #0]
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	; (8001ad8 <setSpeed+0x74>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 8001aae:	e00b      	b.n	8001ac8 <setSpeed+0x64>
	case 3:
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, speed_duty_cycle);
 8001ab0:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <setSpeed+0x70>)
 8001ab2:	781a      	ldrb	r2, [r3, #0]
 8001ab4:	4b08      	ldr	r3, [pc, #32]	; (8001ad8 <setSpeed+0x74>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001aba:	e005      	b.n	8001ac8 <setSpeed+0x64>
	case 4:
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, speed_duty_cycle);
 8001abc:	4b05      	ldr	r3, [pc, #20]	; (8001ad4 <setSpeed+0x70>)
 8001abe:	781a      	ldrb	r2, [r3, #0]
 8001ac0:	4b05      	ldr	r3, [pc, #20]	; (8001ad8 <setSpeed+0x74>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 8001ac6:	bf00      	nop
	}
}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bc80      	pop	{r7}
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	200001dc 	.word	0x200001dc
 8001ad8:	2000040c 	.word	0x2000040c

08001adc <dc1Move>:

void dc1Move(int duty_cycle){
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
	if(duty_cycle >= 0){
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	db0b      	blt.n	8001b02 <dc1Move+0x26>
		HAL_GPIO_WritePin(M1_DIR_GPIO_Port, M1_DIR_Pin, UP);
 8001aea:	2201      	movs	r2, #1
 8001aec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001af0:	480e      	ldr	r0, [pc, #56]	; (8001b2c <dc1Move+0x50>)
 8001af2:	f002 fc29 	bl	8004348 <HAL_GPIO_WritePin>
		setSpeed(1, duty_cycle);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	4619      	mov	r1, r3
 8001afc:	2001      	movs	r0, #1
 8001afe:	f7ff ffb1 	bl	8001a64 <setSpeed>
	}
	if(duty_cycle < 0){
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	da0d      	bge.n	8001b24 <dc1Move+0x48>
		HAL_GPIO_WritePin(M1_DIR_GPIO_Port, M1_DIR_Pin, DOWN);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b0e:	4807      	ldr	r0, [pc, #28]	; (8001b2c <dc1Move+0x50>)
 8001b10:	f002 fc1a 	bl	8004348 <HAL_GPIO_WritePin>
		setSpeed(1, duty_cycle*-1);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	425b      	negs	r3, r3
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	2001      	movs	r0, #1
 8001b20:	f7ff ffa0 	bl	8001a64 <setSpeed>
	}
}
 8001b24:	bf00      	nop
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40011000 	.word	0x40011000

08001b30 <dc2Move>:

void dc2Move(int duty_cycle){
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
	if(duty_cycle >= 0){
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	db0b      	blt.n	8001b56 <dc2Move+0x26>
		HAL_GPIO_WritePin(M2_DIR_GPIO_Port, M2_DIR_Pin, UP);
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b44:	480e      	ldr	r0, [pc, #56]	; (8001b80 <dc2Move+0x50>)
 8001b46:	f002 fbff 	bl	8004348 <HAL_GPIO_WritePin>
		setSpeed(2, duty_cycle);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	4619      	mov	r1, r3
 8001b50:	2002      	movs	r0, #2
 8001b52:	f7ff ff87 	bl	8001a64 <setSpeed>
	}
	if(duty_cycle < 0){
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	da0d      	bge.n	8001b78 <dc2Move+0x48>
		HAL_GPIO_WritePin(M2_DIR_GPIO_Port, M2_DIR_Pin, DOWN);
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b62:	4807      	ldr	r0, [pc, #28]	; (8001b80 <dc2Move+0x50>)
 8001b64:	f002 fbf0 	bl	8004348 <HAL_GPIO_WritePin>
		setSpeed(2, duty_cycle*-1);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	425b      	negs	r3, r3
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	4619      	mov	r1, r3
 8001b72:	2002      	movs	r0, #2
 8001b74:	f7ff ff76 	bl	8001a64 <setSpeed>
	}
}
 8001b78:	bf00      	nop
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40011000 	.word	0x40011000

08001b84 <dc3Move>:

void dc3Move(int duty_cycle){
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
	if(duty_cycle >= 0){
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	db0a      	blt.n	8001ba8 <dc3Move+0x24>
		HAL_GPIO_WritePin(M3_DIR_GPIO_Port, M3_DIR_Pin, DOWN);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2104      	movs	r1, #4
 8001b96:	480e      	ldr	r0, [pc, #56]	; (8001bd0 <dc3Move+0x4c>)
 8001b98:	f002 fbd6 	bl	8004348 <HAL_GPIO_WritePin>
		setSpeed(3, duty_cycle);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	2003      	movs	r0, #3
 8001ba4:	f7ff ff5e 	bl	8001a64 <setSpeed>
	}
	if(duty_cycle < 0){
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	da0c      	bge.n	8001bc8 <dc3Move+0x44>
		HAL_GPIO_WritePin(M3_DIR_GPIO_Port, M3_DIR_Pin, UP);
 8001bae:	2201      	movs	r2, #1
 8001bb0:	2104      	movs	r1, #4
 8001bb2:	4807      	ldr	r0, [pc, #28]	; (8001bd0 <dc3Move+0x4c>)
 8001bb4:	f002 fbc8 	bl	8004348 <HAL_GPIO_WritePin>
		setSpeed(3, duty_cycle*-1);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	425b      	negs	r3, r3
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	2003      	movs	r0, #3
 8001bc4:	f7ff ff4e 	bl	8001a64 <setSpeed>
	}
}
 8001bc8:	bf00      	nop
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40010c00 	.word	0x40010c00

08001bd4 <dc4Move>:

void dc4Move(int duty_cycle){
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
	if(duty_cycle >= 0){
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	db0a      	blt.n	8001bf8 <dc4Move+0x24>
		HAL_GPIO_WritePin(M4_DIR_GPIO_Port, M4_DIR_Pin, DOWN);
 8001be2:	2200      	movs	r2, #0
 8001be4:	2102      	movs	r1, #2
 8001be6:	480e      	ldr	r0, [pc, #56]	; (8001c20 <dc4Move+0x4c>)
 8001be8:	f002 fbae 	bl	8004348 <HAL_GPIO_WritePin>
		setSpeed(4, duty_cycle);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	2004      	movs	r0, #4
 8001bf4:	f7ff ff36 	bl	8001a64 <setSpeed>
	}
	if(duty_cycle < 0){
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	da0c      	bge.n	8001c18 <dc4Move+0x44>
		HAL_GPIO_WritePin(M4_DIR_GPIO_Port, M4_DIR_Pin, UP);
 8001bfe:	2201      	movs	r2, #1
 8001c00:	2102      	movs	r1, #2
 8001c02:	4807      	ldr	r0, [pc, #28]	; (8001c20 <dc4Move+0x4c>)
 8001c04:	f002 fba0 	bl	8004348 <HAL_GPIO_WritePin>
		setSpeed(4, duty_cycle*-1);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	425b      	negs	r3, r3
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	4619      	mov	r1, r3
 8001c12:	2004      	movs	r0, #4
 8001c14:	f7ff ff26 	bl	8001a64 <setSpeed>
	}
}
 8001c18:	bf00      	nop
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40010800 	.word	0x40010800

08001c24 <stop>:


void stop(){
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
	dc1Move(0);
 8001c28:	2000      	movs	r0, #0
 8001c2a:	f7ff ff57 	bl	8001adc <dc1Move>
	dc2Move(0);
 8001c2e:	2000      	movs	r0, #0
 8001c30:	f7ff ff7e 	bl	8001b30 <dc2Move>
	dc3Move(0);
 8001c34:	2000      	movs	r0, #0
 8001c36:	f7ff ffa5 	bl	8001b84 <dc3Move>
	dc4Move(0);
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f7ff ffca 	bl	8001bd4 <dc4Move>
}
 8001c40:	bf00      	nop
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <forward>:

void forward(){
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
	dc1Move(run_speed);
 8001c48:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <forward+0x30>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff ff45 	bl	8001adc <dc1Move>
	dc2Move(run_speed);
 8001c52:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <forward+0x30>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff ff6a 	bl	8001b30 <dc2Move>
	dc3Move(run_speed);
 8001c5c:	4b05      	ldr	r3, [pc, #20]	; (8001c74 <forward+0x30>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff ff8f 	bl	8001b84 <dc3Move>
	dc4Move(run_speed);
 8001c66:	4b03      	ldr	r3, [pc, #12]	; (8001c74 <forward+0x30>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff ffb2 	bl	8001bd4 <dc4Move>
}
 8001c70:	bf00      	nop
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20000014 	.word	0x20000014

08001c78 <backwards>:

void backwards(){
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
	dc1Move(-run_speed);
 8001c7c:	4b0c      	ldr	r3, [pc, #48]	; (8001cb0 <backwards+0x38>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	425b      	negs	r3, r3
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff ff2a 	bl	8001adc <dc1Move>
	dc2Move(-run_speed);
 8001c88:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <backwards+0x38>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	425b      	negs	r3, r3
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff ff4e 	bl	8001b30 <dc2Move>
	dc3Move(-run_speed);
 8001c94:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <backwards+0x38>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	425b      	negs	r3, r3
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff ff72 	bl	8001b84 <dc3Move>
	dc4Move(-run_speed);
 8001ca0:	4b03      	ldr	r3, [pc, #12]	; (8001cb0 <backwards+0x38>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	425b      	negs	r3, r3
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7ff ff94 	bl	8001bd4 <dc4Move>
}
 8001cac:	bf00      	nop
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	20000014 	.word	0x20000014

08001cb4 <frontLeft>:

void frontLeft(){
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
	dc1Move(0); //stop
 8001cb8:	2000      	movs	r0, #0
 8001cba:	f7ff ff0f 	bl	8001adc <dc1Move>
	dc2Move(run_speed);
 8001cbe:	4b07      	ldr	r3, [pc, #28]	; (8001cdc <frontLeft+0x28>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff ff34 	bl	8001b30 <dc2Move>
	dc3Move(run_speed);
 8001cc8:	4b04      	ldr	r3, [pc, #16]	; (8001cdc <frontLeft+0x28>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff ff59 	bl	8001b84 <dc3Move>
	dc4Move(0); //stop
 8001cd2:	2000      	movs	r0, #0
 8001cd4:	f7ff ff7e 	bl	8001bd4 <dc4Move>
}
 8001cd8:	bf00      	nop
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	20000014 	.word	0x20000014

08001ce0 <frontRight>:

void frontRight(){
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
	dc1Move(run_speed);
 8001ce4:	4b08      	ldr	r3, [pc, #32]	; (8001d08 <frontRight+0x28>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff fef7 	bl	8001adc <dc1Move>
	dc2Move(0); //stop
 8001cee:	2000      	movs	r0, #0
 8001cf0:	f7ff ff1e 	bl	8001b30 <dc2Move>
	dc3Move(0); //stop
 8001cf4:	2000      	movs	r0, #0
 8001cf6:	f7ff ff45 	bl	8001b84 <dc3Move>
	dc4Move(run_speed);
 8001cfa:	4b03      	ldr	r3, [pc, #12]	; (8001d08 <frontRight+0x28>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff ff68 	bl	8001bd4 <dc4Move>
}
 8001d04:	bf00      	nop
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	20000014 	.word	0x20000014

08001d0c <backRight>:
void backRight(){
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
	dc1Move(0); //stop
 8001d10:	2000      	movs	r0, #0
 8001d12:	f7ff fee3 	bl	8001adc <dc1Move>
	dc2Move(-run_speed);
 8001d16:	4b08      	ldr	r3, [pc, #32]	; (8001d38 <backRight+0x2c>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	425b      	negs	r3, r3
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff ff07 	bl	8001b30 <dc2Move>
	dc3Move(-run_speed);
 8001d22:	4b05      	ldr	r3, [pc, #20]	; (8001d38 <backRight+0x2c>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	425b      	negs	r3, r3
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff ff2b 	bl	8001b84 <dc3Move>
	dc4Move(0); //stop
 8001d2e:	2000      	movs	r0, #0
 8001d30:	f7ff ff50 	bl	8001bd4 <dc4Move>
}
 8001d34:	bf00      	nop
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20000014 	.word	0x20000014

08001d3c <backLeft>:

void backLeft(){
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
	dc1Move(-run_speed);
 8001d40:	4b09      	ldr	r3, [pc, #36]	; (8001d68 <backLeft+0x2c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	425b      	negs	r3, r3
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff fec8 	bl	8001adc <dc1Move>
	dc2Move(0); //stop
 8001d4c:	2000      	movs	r0, #0
 8001d4e:	f7ff feef 	bl	8001b30 <dc2Move>
	dc3Move(0); //stop
 8001d52:	2000      	movs	r0, #0
 8001d54:	f7ff ff16 	bl	8001b84 <dc3Move>
	dc4Move(-run_speed);
 8001d58:	4b03      	ldr	r3, [pc, #12]	; (8001d68 <backLeft+0x2c>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	425b      	negs	r3, r3
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff ff38 	bl	8001bd4 <dc4Move>

}
 8001d64:	bf00      	nop
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20000014 	.word	0x20000014

08001d6c <right>:

void right(){
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
	dc1Move(run_speed);
 8001d70:	4b0b      	ldr	r3, [pc, #44]	; (8001da0 <right+0x34>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff feb1 	bl	8001adc <dc1Move>
	dc2Move(-run_speed);
 8001d7a:	4b09      	ldr	r3, [pc, #36]	; (8001da0 <right+0x34>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	425b      	negs	r3, r3
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff fed5 	bl	8001b30 <dc2Move>
	dc3Move(-run_speed);
 8001d86:	4b06      	ldr	r3, [pc, #24]	; (8001da0 <right+0x34>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	425b      	negs	r3, r3
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff fef9 	bl	8001b84 <dc3Move>
	dc4Move(run_speed);
 8001d92:	4b03      	ldr	r3, [pc, #12]	; (8001da0 <right+0x34>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff ff1c 	bl	8001bd4 <dc4Move>
}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000014 	.word	0x20000014

08001da4 <left>:

void left(){
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
	dc1Move(-run_speed);
 8001da8:	4b0b      	ldr	r3, [pc, #44]	; (8001dd8 <left+0x34>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	425b      	negs	r3, r3
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7ff fe94 	bl	8001adc <dc1Move>
	dc2Move(run_speed);
 8001db4:	4b08      	ldr	r3, [pc, #32]	; (8001dd8 <left+0x34>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff feb9 	bl	8001b30 <dc2Move>
	dc3Move(run_speed);
 8001dbe:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <left+0x34>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7ff fede 	bl	8001b84 <dc3Move>
	dc4Move(-run_speed);
 8001dc8:	4b03      	ldr	r3, [pc, #12]	; (8001dd8 <left+0x34>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	425b      	negs	r3, r3
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff ff00 	bl	8001bd4 <dc4Move>
}
 8001dd4:	bf00      	nop
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20000014 	.word	0x20000014

08001ddc <rotateLeft>:

void rotateLeft(){
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
	dc1Move(-turn_speed);
 8001de0:	4b0b      	ldr	r3, [pc, #44]	; (8001e10 <rotateLeft+0x34>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	425b      	negs	r3, r3
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7ff fe78 	bl	8001adc <dc1Move>
	dc2Move(-turn_speed);
 8001dec:	4b08      	ldr	r3, [pc, #32]	; (8001e10 <rotateLeft+0x34>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	425b      	negs	r3, r3
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff fe9c 	bl	8001b30 <dc2Move>
	dc3Move(turn_speed);
 8001df8:	4b05      	ldr	r3, [pc, #20]	; (8001e10 <rotateLeft+0x34>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff fec1 	bl	8001b84 <dc3Move>
	dc4Move(turn_speed);
 8001e02:	4b03      	ldr	r3, [pc, #12]	; (8001e10 <rotateLeft+0x34>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff fee4 	bl	8001bd4 <dc4Move>
}
 8001e0c:	bf00      	nop
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	20000018 	.word	0x20000018

08001e14 <rotateRight>:

void rotateRight(){
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
	dc1Move(turn_speed);
 8001e18:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <rotateRight+0x34>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff fe5d 	bl	8001adc <dc1Move>
	dc2Move(turn_speed);
 8001e22:	4b09      	ldr	r3, [pc, #36]	; (8001e48 <rotateRight+0x34>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7ff fe82 	bl	8001b30 <dc2Move>
	dc3Move(-turn_speed);
 8001e2c:	4b06      	ldr	r3, [pc, #24]	; (8001e48 <rotateRight+0x34>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	425b      	negs	r3, r3
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7ff fea6 	bl	8001b84 <dc3Move>
	dc4Move(-turn_speed);
 8001e38:	4b03      	ldr	r3, [pc, #12]	; (8001e48 <rotateRight+0x34>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	425b      	negs	r3, r3
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff fec8 	bl	8001bd4 <dc4Move>
}
 8001e44:	bf00      	nop
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	20000018 	.word	0x20000018

08001e4c <runDir>:
	else
		count_test = 10;

}

void runDir(int dir){
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
	switch (dir) {
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	3b01      	subs	r3, #1
 8001e58:	2b09      	cmp	r3, #9
 8001e5a:	d835      	bhi.n	8001ec8 <runDir+0x7c>
 8001e5c:	a201      	add	r2, pc, #4	; (adr r2, 8001e64 <runDir+0x18>)
 8001e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e62:	bf00      	nop
 8001e64:	08001ea5 	.word	0x08001ea5
 8001e68:	08001ebd 	.word	0x08001ebd
 8001e6c:	08001e8d 	.word	0x08001e8d
 8001e70:	08001eb7 	.word	0x08001eb7
 8001e74:	08001eab 	.word	0x08001eab
 8001e78:	08001eb1 	.word	0x08001eb1
 8001e7c:	08001e99 	.word	0x08001e99
 8001e80:	08001e93 	.word	0x08001e93
 8001e84:	08001ec3 	.word	0x08001ec3
 8001e88:	08001e9f 	.word	0x08001e9f
		case ROBOT_DIR_FW:
			forward();
 8001e8c:	f7ff feda 	bl	8001c44 <forward>
			break;
 8001e90:	e01d      	b.n	8001ece <runDir+0x82>
		case ROBOT_DIR_SR:
			right();
 8001e92:	f7ff ff6b 	bl	8001d6c <right>
			break;
 8001e96:	e01a      	b.n	8001ece <runDir+0x82>
		case ROBOT_DIR_SL:
			left();
 8001e98:	f7ff ff84 	bl	8001da4 <left>
			break;
 8001e9c:	e017      	b.n	8001ece <runDir+0x82>
		case ROBOT_DIR_L:
			rotateLeft();
 8001e9e:	f7ff ff9d 	bl	8001ddc <rotateLeft>
			break;
 8001ea2:	e014      	b.n	8001ece <runDir+0x82>
		case ROBOT_DIR_R:
			rotateRight();
 8001ea4:	f7ff ffb6 	bl	8001e14 <rotateRight>
			break;
 8001ea8:	e011      	b.n	8001ece <runDir+0x82>
		case ROBOT_DIR_LB:
			backLeft();
 8001eaa:	f7ff ff47 	bl	8001d3c <backLeft>
			break;
 8001eae:	e00e      	b.n	8001ece <runDir+0x82>
		case ROBOT_DIR_RB:
			backRight();
 8001eb0:	f7ff ff2c 	bl	8001d0c <backRight>
			break;
 8001eb4:	e00b      	b.n	8001ece <runDir+0x82>
		case ROBOT_DIR_LF:
			frontLeft();
 8001eb6:	f7ff fefd 	bl	8001cb4 <frontLeft>
			break;
 8001eba:	e008      	b.n	8001ece <runDir+0x82>
		case ROBOT_DIR_RF:
			frontRight();
 8001ebc:	f7ff ff10 	bl	8001ce0 <frontRight>
			break;
 8001ec0:	e005      	b.n	8001ece <runDir+0x82>
		case ROBOT_DIR_BW:
			backwards();
 8001ec2:	f7ff fed9 	bl	8001c78 <backwards>
			break;
 8001ec6:	e002      	b.n	8001ece <runDir+0x82>
		default:
			stop();
 8001ec8:	f7ff feac 	bl	8001c24 <stop>
			break;
 8001ecc:	bf00      	nop
	}
}
 8001ece:	bf00      	nop
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop

08001ed8 <sensor_scan>:

#include "sensor.h"

uint16_t sensor_value[8];

void sensor_scan(){
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (void*)sensor_value, 8);
 8001edc:	2208      	movs	r2, #8
 8001ede:	4903      	ldr	r1, [pc, #12]	; (8001eec <sensor_scan+0x14>)
 8001ee0:	4803      	ldr	r0, [pc, #12]	; (8001ef0 <sensor_scan+0x18>)
 8001ee2:	f001 f817 	bl	8002f14 <HAL_ADC_Start_DMA>
}
 8001ee6:	bf00      	nop
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	200001e0 	.word	0x200001e0
 8001ef0:	200000b4 	.word	0x200000b4

08001ef4 <servo_init>:

#include "servo.h"

uint32_t servo_channel[3] = {TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3};

void servo_init(int servo_id){
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim4, servo_channel[servo_id]);
 8001efc:	4a05      	ldr	r2, [pc, #20]	; (8001f14 <servo_init+0x20>)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f04:	4619      	mov	r1, r3
 8001f06:	4804      	ldr	r0, [pc, #16]	; (8001f18 <servo_init+0x24>)
 8001f08:	f004 f9b0 	bl	800626c <HAL_TIM_PWM_Start>
}
 8001f0c:	bf00      	nop
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	2000001c 	.word	0x2000001c
 8001f18:	2000037c 	.word	0x2000037c

08001f1c <servo_set_angle>:

void servo_set_angle(int servo_id, int angle){
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
	if(angle < 0 || angle > 180) return;
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	db35      	blt.n	8001f98 <servo_set_angle+0x7c>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	2bb4      	cmp	r3, #180	; 0xb4
 8001f30:	dc32      	bgt.n	8001f98 <servo_set_angle+0x7c>
	int duty = (angle*100)/180 + 25;
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	2264      	movs	r2, #100	; 0x64
 8001f36:	fb02 f303 	mul.w	r3, r2, r3
 8001f3a:	4a1a      	ldr	r2, [pc, #104]	; (8001fa4 <servo_set_angle+0x88>)
 8001f3c:	fb82 1203 	smull	r1, r2, r2, r3
 8001f40:	441a      	add	r2, r3
 8001f42:	11d2      	asrs	r2, r2, #7
 8001f44:	17db      	asrs	r3, r3, #31
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	3319      	adds	r3, #25
 8001f4a:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim4, servo_channel[servo_id], duty);
 8001f4c:	4a16      	ldr	r2, [pc, #88]	; (8001fa8 <servo_set_angle+0x8c>)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d104      	bne.n	8001f62 <servo_set_angle+0x46>
 8001f58:	4b14      	ldr	r3, [pc, #80]	; (8001fac <servo_set_angle+0x90>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	635a      	str	r2, [r3, #52]	; 0x34
 8001f60:	e01b      	b.n	8001f9a <servo_set_angle+0x7e>
 8001f62:	4a11      	ldr	r2, [pc, #68]	; (8001fa8 <servo_set_angle+0x8c>)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f6a:	2b04      	cmp	r3, #4
 8001f6c:	d104      	bne.n	8001f78 <servo_set_angle+0x5c>
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	; (8001fac <servo_set_angle+0x90>)
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6393      	str	r3, [r2, #56]	; 0x38
 8001f76:	e010      	b.n	8001f9a <servo_set_angle+0x7e>
 8001f78:	4a0b      	ldr	r2, [pc, #44]	; (8001fa8 <servo_set_angle+0x8c>)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f80:	2b08      	cmp	r3, #8
 8001f82:	d104      	bne.n	8001f8e <servo_set_angle+0x72>
 8001f84:	4b09      	ldr	r3, [pc, #36]	; (8001fac <servo_set_angle+0x90>)
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001f8c:	e005      	b.n	8001f9a <servo_set_angle+0x7e>
 8001f8e:	4b07      	ldr	r3, [pc, #28]	; (8001fac <servo_set_angle+0x90>)
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	6413      	str	r3, [r2, #64]	; 0x40
 8001f96:	e000      	b.n	8001f9a <servo_set_angle+0x7e>
	if(angle < 0 || angle > 180) return;
 8001f98:	bf00      	nop
}
 8001f9a:	3714      	adds	r7, #20
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bc80      	pop	{r7}
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	b60b60b7 	.word	0xb60b60b7
 8001fa8:	2000001c 	.word	0x2000001c
 8001fac:	2000037c 	.word	0x2000037c

08001fb0 <setTimer>:
#include "software_timer.h"

int timer_counter[20] = {0};
int timer_flag[20] = {0};

void setTimer(int index, int duration){
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration;
 8001fba:	4907      	ldr	r1, [pc, #28]	; (8001fd8 <setTimer+0x28>)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	683a      	ldr	r2, [r7, #0]
 8001fc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001fc4:	4a05      	ldr	r2, [pc, #20]	; (8001fdc <setTimer+0x2c>)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2100      	movs	r1, #0
 8001fca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr
 8001fd8:	200001f0 	.word	0x200001f0
 8001fdc:	20000240 	.word	0x20000240

08001fe0 <timerRun>:

void timerRun(int index){
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
	if(timer_counter[index] > 0){
 8001fe8:	4a0f      	ldr	r2, [pc, #60]	; (8002028 <timerRun+0x48>)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	dd13      	ble.n	800201c <timerRun+0x3c>
		timer_counter[index]--;
 8001ff4:	4a0c      	ldr	r2, [pc, #48]	; (8002028 <timerRun+0x48>)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ffc:	1e5a      	subs	r2, r3, #1
 8001ffe:	490a      	ldr	r1, [pc, #40]	; (8002028 <timerRun+0x48>)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_counter[index] <= 0){
 8002006:	4a08      	ldr	r2, [pc, #32]	; (8002028 <timerRun+0x48>)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200e:	2b00      	cmp	r3, #0
 8002010:	dc04      	bgt.n	800201c <timerRun+0x3c>
			timer_flag[index] = 1;
 8002012:	4a06      	ldr	r2, [pc, #24]	; (800202c <timerRun+0x4c>)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2101      	movs	r1, #1
 8002018:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
	}
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	bc80      	pop	{r7}
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	200001f0 	.word	0x200001f0
 800202c:	20000240 	.word	0x20000240

08002030 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002034:	4b17      	ldr	r3, [pc, #92]	; (8002094 <MX_SPI1_Init+0x64>)
 8002036:	4a18      	ldr	r2, [pc, #96]	; (8002098 <MX_SPI1_Init+0x68>)
 8002038:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800203a:	4b16      	ldr	r3, [pc, #88]	; (8002094 <MX_SPI1_Init+0x64>)
 800203c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002040:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002042:	4b14      	ldr	r3, [pc, #80]	; (8002094 <MX_SPI1_Init+0x64>)
 8002044:	2200      	movs	r2, #0
 8002046:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002048:	4b12      	ldr	r3, [pc, #72]	; (8002094 <MX_SPI1_Init+0x64>)
 800204a:	2200      	movs	r2, #0
 800204c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800204e:	4b11      	ldr	r3, [pc, #68]	; (8002094 <MX_SPI1_Init+0x64>)
 8002050:	2200      	movs	r2, #0
 8002052:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002054:	4b0f      	ldr	r3, [pc, #60]	; (8002094 <MX_SPI1_Init+0x64>)
 8002056:	2200      	movs	r2, #0
 8002058:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800205a:	4b0e      	ldr	r3, [pc, #56]	; (8002094 <MX_SPI1_Init+0x64>)
 800205c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002060:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002062:	4b0c      	ldr	r3, [pc, #48]	; (8002094 <MX_SPI1_Init+0x64>)
 8002064:	2208      	movs	r2, #8
 8002066:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002068:	4b0a      	ldr	r3, [pc, #40]	; (8002094 <MX_SPI1_Init+0x64>)
 800206a:	2200      	movs	r2, #0
 800206c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800206e:	4b09      	ldr	r3, [pc, #36]	; (8002094 <MX_SPI1_Init+0x64>)
 8002070:	2200      	movs	r2, #0
 8002072:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002074:	4b07      	ldr	r3, [pc, #28]	; (8002094 <MX_SPI1_Init+0x64>)
 8002076:	2200      	movs	r2, #0
 8002078:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800207a:	4b06      	ldr	r3, [pc, #24]	; (8002094 <MX_SPI1_Init+0x64>)
 800207c:	220a      	movs	r2, #10
 800207e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002080:	4804      	ldr	r0, [pc, #16]	; (8002094 <MX_SPI1_Init+0x64>)
 8002082:	f003 fd7d 	bl	8005b80 <HAL_SPI_Init>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800208c:	f7ff fce4 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002090:	bf00      	nop
 8002092:	bd80      	pop	{r7, pc}
 8002094:	20000290 	.word	0x20000290
 8002098:	40013000 	.word	0x40013000

0800209c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b088      	sub	sp, #32
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a4:	f107 0310 	add.w	r3, r7, #16
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a1b      	ldr	r2, [pc, #108]	; (8002124 <HAL_SPI_MspInit+0x88>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d12f      	bne.n	800211c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020bc:	4b1a      	ldr	r3, [pc, #104]	; (8002128 <HAL_SPI_MspInit+0x8c>)
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	4a19      	ldr	r2, [pc, #100]	; (8002128 <HAL_SPI_MspInit+0x8c>)
 80020c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020c6:	6193      	str	r3, [r2, #24]
 80020c8:	4b17      	ldr	r3, [pc, #92]	; (8002128 <HAL_SPI_MspInit+0x8c>)
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d4:	4b14      	ldr	r3, [pc, #80]	; (8002128 <HAL_SPI_MspInit+0x8c>)
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	4a13      	ldr	r2, [pc, #76]	; (8002128 <HAL_SPI_MspInit+0x8c>)
 80020da:	f043 0304 	orr.w	r3, r3, #4
 80020de:	6193      	str	r3, [r2, #24]
 80020e0:	4b11      	ldr	r3, [pc, #68]	; (8002128 <HAL_SPI_MspInit+0x8c>)
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	f003 0304 	and.w	r3, r3, #4
 80020e8:	60bb      	str	r3, [r7, #8]
 80020ea:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 80020ec:	23b0      	movs	r3, #176	; 0xb0
 80020ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f0:	2302      	movs	r3, #2
 80020f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020f4:	2303      	movs	r3, #3
 80020f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f8:	f107 0310 	add.w	r3, r7, #16
 80020fc:	4619      	mov	r1, r3
 80020fe:	480b      	ldr	r0, [pc, #44]	; (800212c <HAL_SPI_MspInit+0x90>)
 8002100:	f001 ff8e 	bl	8004020 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002104:	2340      	movs	r3, #64	; 0x40
 8002106:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002108:	2300      	movs	r3, #0
 800210a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002110:	f107 0310 	add.w	r3, r7, #16
 8002114:	4619      	mov	r1, r3
 8002116:	4805      	ldr	r0, [pc, #20]	; (800212c <HAL_SPI_MspInit+0x90>)
 8002118:	f001 ff82 	bl	8004020 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800211c:	bf00      	nop
 800211e:	3720      	adds	r7, #32
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	40013000 	.word	0x40013000
 8002128:	40021000 	.word	0x40021000
 800212c:	40010800 	.word	0x40010800

08002130 <moveSM>:
#define DUTY	50
#define SPR		200

int count_spr = 0;

void moveSM(int cycle){
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
	if(cycle >= 0){
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	db0a      	blt.n	8002154 <moveSM+0x24>
		HAL_GPIO_WritePin(SM_DIR_GPIO_Port, SM_DIR_Pin, GPIO_PIN_SET);
 800213e:	2201      	movs	r2, #1
 8002140:	2120      	movs	r1, #32
 8002142:	4812      	ldr	r0, [pc, #72]	; (800218c <moveSM+0x5c>)
 8002144:	f002 f900 	bl	8004348 <HAL_GPIO_WritePin>
		count_spr = SPR * cycle;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	22c8      	movs	r2, #200	; 0xc8
 800214c:	fb02 f303 	mul.w	r3, r2, r3
 8002150:	4a0f      	ldr	r2, [pc, #60]	; (8002190 <moveSM+0x60>)
 8002152:	6013      	str	r3, [r2, #0]
	}
	if(cycle < 0){
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	da0b      	bge.n	8002172 <moveSM+0x42>
		HAL_GPIO_WritePin(SM_DIR_GPIO_Port, SM_DIR_Pin, GPIO_PIN_RESET);
 800215a:	2200      	movs	r2, #0
 800215c:	2120      	movs	r1, #32
 800215e:	480b      	ldr	r0, [pc, #44]	; (800218c <moveSM+0x5c>)
 8002160:	f002 f8f2 	bl	8004348 <HAL_GPIO_WritePin>
		count_spr = SPR * cycle * -1;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	f06f 02c7 	mvn.w	r2, #199	; 0xc7
 800216a:	fb02 f303 	mul.w	r3, r2, r3
 800216e:	4a08      	ldr	r2, [pc, #32]	; (8002190 <moveSM+0x60>)
 8002170:	6013      	str	r3, [r2, #0]
	}
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, DUTY);
 8002172:	4b08      	ldr	r3, [pc, #32]	; (8002194 <moveSM+0x64>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2232      	movs	r2, #50	; 0x32
 8002178:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 800217a:	2100      	movs	r1, #0
 800217c:	4805      	ldr	r0, [pc, #20]	; (8002194 <moveSM+0x64>)
 800217e:	f004 f92f 	bl	80063e0 <HAL_TIM_PWM_Start_IT>
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40010c00 	.word	0x40010c00
 8002190:	200002e8 	.word	0x200002e8
 8002194:	20000334 	.word	0x20000334

08002198 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a09      	ldr	r2, [pc, #36]	; (80021cc <HAL_TIM_PWM_PulseFinishedCallback+0x34>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d10c      	bne.n	80021c4 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>
		count_spr--;
 80021aa:	4b09      	ldr	r3, [pc, #36]	; (80021d0 <HAL_TIM_PWM_PulseFinishedCallback+0x38>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	3b01      	subs	r3, #1
 80021b0:	4a07      	ldr	r2, [pc, #28]	; (80021d0 <HAL_TIM_PWM_PulseFinishedCallback+0x38>)
 80021b2:	6013      	str	r3, [r2, #0]
		if(count_spr <= 0)
 80021b4:	4b06      	ldr	r3, [pc, #24]	; (80021d0 <HAL_TIM_PWM_PulseFinishedCallback+0x38>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	dc03      	bgt.n	80021c4 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>
			HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_1);
 80021bc:	2100      	movs	r1, #0
 80021be:	4805      	ldr	r0, [pc, #20]	; (80021d4 <HAL_TIM_PWM_PulseFinishedCallback+0x3c>)
 80021c0:	f004 fa16 	bl	80065f0 <HAL_TIM_PWM_Stop_IT>
	}
}
 80021c4:	bf00      	nop
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40000400 	.word	0x40000400
 80021d0:	200002e8 	.word	0x200002e8
 80021d4:	20000334 	.word	0x20000334

080021d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80021de:	4b15      	ldr	r3, [pc, #84]	; (8002234 <HAL_MspInit+0x5c>)
 80021e0:	699b      	ldr	r3, [r3, #24]
 80021e2:	4a14      	ldr	r2, [pc, #80]	; (8002234 <HAL_MspInit+0x5c>)
 80021e4:	f043 0301 	orr.w	r3, r3, #1
 80021e8:	6193      	str	r3, [r2, #24]
 80021ea:	4b12      	ldr	r3, [pc, #72]	; (8002234 <HAL_MspInit+0x5c>)
 80021ec:	699b      	ldr	r3, [r3, #24]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	60bb      	str	r3, [r7, #8]
 80021f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021f6:	4b0f      	ldr	r3, [pc, #60]	; (8002234 <HAL_MspInit+0x5c>)
 80021f8:	69db      	ldr	r3, [r3, #28]
 80021fa:	4a0e      	ldr	r2, [pc, #56]	; (8002234 <HAL_MspInit+0x5c>)
 80021fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002200:	61d3      	str	r3, [r2, #28]
 8002202:	4b0c      	ldr	r3, [pc, #48]	; (8002234 <HAL_MspInit+0x5c>)
 8002204:	69db      	ldr	r3, [r3, #28]
 8002206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800220a:	607b      	str	r3, [r7, #4]
 800220c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800220e:	4b0a      	ldr	r3, [pc, #40]	; (8002238 <HAL_MspInit+0x60>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	60fb      	str	r3, [r7, #12]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800221a:	60fb      	str	r3, [r7, #12]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	4a04      	ldr	r2, [pc, #16]	; (8002238 <HAL_MspInit+0x60>)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800222a:	bf00      	nop
 800222c:	3714      	adds	r7, #20
 800222e:	46bd      	mov	sp, r7
 8002230:	bc80      	pop	{r7}
 8002232:	4770      	bx	lr
 8002234:	40021000 	.word	0x40021000
 8002238:	40010000 	.word	0x40010000

0800223c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002240:	e7fe      	b.n	8002240 <NMI_Handler+0x4>

08002242 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002242:	b480      	push	{r7}
 8002244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002246:	e7fe      	b.n	8002246 <HardFault_Handler+0x4>

08002248 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800224c:	e7fe      	b.n	800224c <MemManage_Handler+0x4>

0800224e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800224e:	b480      	push	{r7}
 8002250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002252:	e7fe      	b.n	8002252 <BusFault_Handler+0x4>

08002254 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002258:	e7fe      	b.n	8002258 <UsageFault_Handler+0x4>

0800225a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800225a:	b480      	push	{r7}
 800225c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	46bd      	mov	sp, r7
 8002262:	bc80      	pop	{r7}
 8002264:	4770      	bx	lr

08002266 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002266:	b480      	push	{r7}
 8002268:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	46bd      	mov	sp, r7
 800226e:	bc80      	pop	{r7}
 8002270:	4770      	bx	lr

08002272 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002272:	b480      	push	{r7}
 8002274:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	46bd      	mov	sp, r7
 800227a:	bc80      	pop	{r7}
 800227c:	4770      	bx	lr

0800227e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800227e:	b580      	push	{r7, lr}
 8002280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002282:	f000 fd41 	bl	8002d08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
	...

0800228c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002290:	4802      	ldr	r0, [pc, #8]	; (800229c <DMA1_Channel1_IRQHandler+0x10>)
 8002292:	f001 fc5b 	bl	8003b4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	200000e4 	.word	0x200000e4

080022a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022a4:	4802      	ldr	r0, [pc, #8]	; (80022b0 <TIM2_IRQHandler+0x10>)
 80022a6:	f004 fa61 	bl	800676c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	200002ec 	.word	0x200002ec

080022b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022b8:	4802      	ldr	r0, [pc, #8]	; (80022c4 <TIM3_IRQHandler+0x10>)
 80022ba:	f004 fa57 	bl	800676c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000334 	.word	0x20000334

080022c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80022cc:	4802      	ldr	r0, [pc, #8]	; (80022d8 <USART1_IRQHandler+0x10>)
 80022ce:	f005 f8f9 	bl	80074c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	20000454 	.word	0x20000454

080022dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80022e0:	4802      	ldr	r0, [pc, #8]	; (80022ec <USART2_IRQHandler+0x10>)
 80022e2:	f005 f8ef 	bl	80074c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	2000049c 	.word	0x2000049c

080022f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022f4:	bf00      	nop
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr

080022fc <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002302:	f107 0308 	add.w	r3, r7, #8
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]
 800230a:	605a      	str	r2, [r3, #4]
 800230c:	609a      	str	r2, [r3, #8]
 800230e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002310:	463b      	mov	r3, r7
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002318:	4b1d      	ldr	r3, [pc, #116]	; (8002390 <MX_TIM2_Init+0x94>)
 800231a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800231e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8002320:	4b1b      	ldr	r3, [pc, #108]	; (8002390 <MX_TIM2_Init+0x94>)
 8002322:	2247      	movs	r2, #71	; 0x47
 8002324:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002326:	4b1a      	ldr	r3, [pc, #104]	; (8002390 <MX_TIM2_Init+0x94>)
 8002328:	2200      	movs	r2, #0
 800232a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800232c:	4b18      	ldr	r3, [pc, #96]	; (8002390 <MX_TIM2_Init+0x94>)
 800232e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002332:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002334:	4b16      	ldr	r3, [pc, #88]	; (8002390 <MX_TIM2_Init+0x94>)
 8002336:	2200      	movs	r2, #0
 8002338:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800233a:	4b15      	ldr	r3, [pc, #84]	; (8002390 <MX_TIM2_Init+0x94>)
 800233c:	2280      	movs	r2, #128	; 0x80
 800233e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002340:	4813      	ldr	r0, [pc, #76]	; (8002390 <MX_TIM2_Init+0x94>)
 8002342:	f003 fe8b 	bl	800605c <HAL_TIM_Base_Init>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800234c:	f7ff fb84 	bl	8001a58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002350:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002354:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002356:	f107 0308 	add.w	r3, r7, #8
 800235a:	4619      	mov	r1, r3
 800235c:	480c      	ldr	r0, [pc, #48]	; (8002390 <MX_TIM2_Init+0x94>)
 800235e:	f004 fbcf 	bl	8006b00 <HAL_TIM_ConfigClockSource>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002368:	f7ff fb76 	bl	8001a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800236c:	2300      	movs	r3, #0
 800236e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002370:	2300      	movs	r3, #0
 8002372:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002374:	463b      	mov	r3, r7
 8002376:	4619      	mov	r1, r3
 8002378:	4805      	ldr	r0, [pc, #20]	; (8002390 <MX_TIM2_Init+0x94>)
 800237a:	f004 ff83 	bl	8007284 <HAL_TIMEx_MasterConfigSynchronization>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002384:	f7ff fb68 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002388:	bf00      	nop
 800238a:	3718      	adds	r7, #24
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	200002ec 	.word	0x200002ec

08002394 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b08e      	sub	sp, #56	; 0x38
 8002398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800239a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800239e:	2200      	movs	r2, #0
 80023a0:	601a      	str	r2, [r3, #0]
 80023a2:	605a      	str	r2, [r3, #4]
 80023a4:	609a      	str	r2, [r3, #8]
 80023a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023a8:	f107 0320 	add.w	r3, r7, #32
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023b2:	1d3b      	adds	r3, r7, #4
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	605a      	str	r2, [r3, #4]
 80023ba:	609a      	str	r2, [r3, #8]
 80023bc:	60da      	str	r2, [r3, #12]
 80023be:	611a      	str	r2, [r3, #16]
 80023c0:	615a      	str	r2, [r3, #20]
 80023c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80023c4:	4b2c      	ldr	r3, [pc, #176]	; (8002478 <MX_TIM3_Init+0xe4>)
 80023c6:	4a2d      	ldr	r2, [pc, #180]	; (800247c <MX_TIM3_Init+0xe8>)
 80023c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 80023ca:	4b2b      	ldr	r3, [pc, #172]	; (8002478 <MX_TIM3_Init+0xe4>)
 80023cc:	f240 22cf 	movw	r2, #719	; 0x2cf
 80023d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023d2:	4b29      	ldr	r3, [pc, #164]	; (8002478 <MX_TIM3_Init+0xe4>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80023d8:	4b27      	ldr	r3, [pc, #156]	; (8002478 <MX_TIM3_Init+0xe4>)
 80023da:	2263      	movs	r2, #99	; 0x63
 80023dc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023de:	4b26      	ldr	r3, [pc, #152]	; (8002478 <MX_TIM3_Init+0xe4>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023e4:	4b24      	ldr	r3, [pc, #144]	; (8002478 <MX_TIM3_Init+0xe4>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023ea:	4823      	ldr	r0, [pc, #140]	; (8002478 <MX_TIM3_Init+0xe4>)
 80023ec:	f003 fe36 	bl	800605c <HAL_TIM_Base_Init>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80023f6:	f7ff fb2f 	bl	8001a58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023fe:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002400:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002404:	4619      	mov	r1, r3
 8002406:	481c      	ldr	r0, [pc, #112]	; (8002478 <MX_TIM3_Init+0xe4>)
 8002408:	f004 fb7a 	bl	8006b00 <HAL_TIM_ConfigClockSource>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002412:	f7ff fb21 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002416:	4818      	ldr	r0, [pc, #96]	; (8002478 <MX_TIM3_Init+0xe4>)
 8002418:	f003 fed0 	bl	80061bc <HAL_TIM_PWM_Init>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002422:	f7ff fb19 	bl	8001a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002426:	2300      	movs	r3, #0
 8002428:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800242a:	2300      	movs	r3, #0
 800242c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800242e:	f107 0320 	add.w	r3, r7, #32
 8002432:	4619      	mov	r1, r3
 8002434:	4810      	ldr	r0, [pc, #64]	; (8002478 <MX_TIM3_Init+0xe4>)
 8002436:	f004 ff25 	bl	8007284 <HAL_TIMEx_MasterConfigSynchronization>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002440:	f7ff fb0a 	bl	8001a58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002444:	2360      	movs	r3, #96	; 0x60
 8002446:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002448:	2300      	movs	r3, #0
 800244a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800244c:	2300      	movs	r3, #0
 800244e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002450:	2300      	movs	r3, #0
 8002452:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002454:	1d3b      	adds	r3, r7, #4
 8002456:	2200      	movs	r2, #0
 8002458:	4619      	mov	r1, r3
 800245a:	4807      	ldr	r0, [pc, #28]	; (8002478 <MX_TIM3_Init+0xe4>)
 800245c:	f004 fa8e 	bl	800697c <HAL_TIM_PWM_ConfigChannel>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002466:	f7ff faf7 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800246a:	4803      	ldr	r0, [pc, #12]	; (8002478 <MX_TIM3_Init+0xe4>)
 800246c:	f000 fa4c 	bl	8002908 <HAL_TIM_MspPostInit>

}
 8002470:	bf00      	nop
 8002472:	3738      	adds	r7, #56	; 0x38
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	20000334 	.word	0x20000334
 800247c:	40000400 	.word	0x40000400

08002480 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b08e      	sub	sp, #56	; 0x38
 8002484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002486:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	605a      	str	r2, [r3, #4]
 8002490:	609a      	str	r2, [r3, #8]
 8002492:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002494:	f107 0320 	add.w	r3, r7, #32
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800249e:	1d3b      	adds	r3, r7, #4
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	605a      	str	r2, [r3, #4]
 80024a6:	609a      	str	r2, [r3, #8]
 80024a8:	60da      	str	r2, [r3, #12]
 80024aa:	611a      	str	r2, [r3, #16]
 80024ac:	615a      	str	r2, [r3, #20]
 80024ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024b0:	4b38      	ldr	r3, [pc, #224]	; (8002594 <MX_TIM4_Init+0x114>)
 80024b2:	4a39      	ldr	r2, [pc, #228]	; (8002598 <MX_TIM4_Init+0x118>)
 80024b4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1440-1;
 80024b6:	4b37      	ldr	r3, [pc, #220]	; (8002594 <MX_TIM4_Init+0x114>)
 80024b8:	f240 529f 	movw	r2, #1439	; 0x59f
 80024bc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024be:	4b35      	ldr	r3, [pc, #212]	; (8002594 <MX_TIM4_Init+0x114>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 80024c4:	4b33      	ldr	r3, [pc, #204]	; (8002594 <MX_TIM4_Init+0x114>)
 80024c6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024ca:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024cc:	4b31      	ldr	r3, [pc, #196]	; (8002594 <MX_TIM4_Init+0x114>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024d2:	4b30      	ldr	r3, [pc, #192]	; (8002594 <MX_TIM4_Init+0x114>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80024d8:	482e      	ldr	r0, [pc, #184]	; (8002594 <MX_TIM4_Init+0x114>)
 80024da:	f003 fdbf 	bl	800605c <HAL_TIM_Base_Init>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80024e4:	f7ff fab8 	bl	8001a58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024ec:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80024ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024f2:	4619      	mov	r1, r3
 80024f4:	4827      	ldr	r0, [pc, #156]	; (8002594 <MX_TIM4_Init+0x114>)
 80024f6:	f004 fb03 	bl	8006b00 <HAL_TIM_ConfigClockSource>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8002500:	f7ff faaa 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002504:	4823      	ldr	r0, [pc, #140]	; (8002594 <MX_TIM4_Init+0x114>)
 8002506:	f003 fe59 	bl	80061bc <HAL_TIM_PWM_Init>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8002510:	f7ff faa2 	bl	8001a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002514:	2300      	movs	r3, #0
 8002516:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002518:	2300      	movs	r3, #0
 800251a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800251c:	f107 0320 	add.w	r3, r7, #32
 8002520:	4619      	mov	r1, r3
 8002522:	481c      	ldr	r0, [pc, #112]	; (8002594 <MX_TIM4_Init+0x114>)
 8002524:	f004 feae 	bl	8007284 <HAL_TIMEx_MasterConfigSynchronization>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800252e:	f7ff fa93 	bl	8001a58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002532:	2360      	movs	r3, #96	; 0x60
 8002534:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 25;
 8002536:	2319      	movs	r3, #25
 8002538:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800253a:	2300      	movs	r3, #0
 800253c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800253e:	2300      	movs	r3, #0
 8002540:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002542:	1d3b      	adds	r3, r7, #4
 8002544:	2200      	movs	r2, #0
 8002546:	4619      	mov	r1, r3
 8002548:	4812      	ldr	r0, [pc, #72]	; (8002594 <MX_TIM4_Init+0x114>)
 800254a:	f004 fa17 	bl	800697c <HAL_TIM_PWM_ConfigChannel>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8002554:	f7ff fa80 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002558:	1d3b      	adds	r3, r7, #4
 800255a:	2204      	movs	r2, #4
 800255c:	4619      	mov	r1, r3
 800255e:	480d      	ldr	r0, [pc, #52]	; (8002594 <MX_TIM4_Init+0x114>)
 8002560:	f004 fa0c 	bl	800697c <HAL_TIM_PWM_ConfigChannel>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 800256a:	f7ff fa75 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800256e:	1d3b      	adds	r3, r7, #4
 8002570:	2208      	movs	r2, #8
 8002572:	4619      	mov	r1, r3
 8002574:	4807      	ldr	r0, [pc, #28]	; (8002594 <MX_TIM4_Init+0x114>)
 8002576:	f004 fa01 	bl	800697c <HAL_TIM_PWM_ConfigChannel>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 8002580:	f7ff fa6a 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002584:	4803      	ldr	r0, [pc, #12]	; (8002594 <MX_TIM4_Init+0x114>)
 8002586:	f000 f9bf 	bl	8002908 <HAL_TIM_MspPostInit>

}
 800258a:	bf00      	nop
 800258c:	3738      	adds	r7, #56	; 0x38
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	2000037c 	.word	0x2000037c
 8002598:	40000800 	.word	0x40000800

0800259c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b08e      	sub	sp, #56	; 0x38
 80025a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025a6:	2200      	movs	r2, #0
 80025a8:	601a      	str	r2, [r3, #0]
 80025aa:	605a      	str	r2, [r3, #4]
 80025ac:	609a      	str	r2, [r3, #8]
 80025ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025b0:	f107 0320 	add.w	r3, r7, #32
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025ba:	1d3b      	adds	r3, r7, #4
 80025bc:	2200      	movs	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	605a      	str	r2, [r3, #4]
 80025c2:	609a      	str	r2, [r3, #8]
 80025c4:	60da      	str	r2, [r3, #12]
 80025c6:	611a      	str	r2, [r3, #16]
 80025c8:	615a      	str	r2, [r3, #20]
 80025ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80025cc:	4b2c      	ldr	r3, [pc, #176]	; (8002680 <MX_TIM5_Init+0xe4>)
 80025ce:	4a2d      	ldr	r2, [pc, #180]	; (8002684 <MX_TIM5_Init+0xe8>)
 80025d0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 720-1;
 80025d2:	4b2b      	ldr	r3, [pc, #172]	; (8002680 <MX_TIM5_Init+0xe4>)
 80025d4:	f240 22cf 	movw	r2, #719	; 0x2cf
 80025d8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025da:	4b29      	ldr	r3, [pc, #164]	; (8002680 <MX_TIM5_Init+0xe4>)
 80025dc:	2200      	movs	r2, #0
 80025de:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 100-1;
 80025e0:	4b27      	ldr	r3, [pc, #156]	; (8002680 <MX_TIM5_Init+0xe4>)
 80025e2:	2263      	movs	r2, #99	; 0x63
 80025e4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025e6:	4b26      	ldr	r3, [pc, #152]	; (8002680 <MX_TIM5_Init+0xe4>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ec:	4b24      	ldr	r3, [pc, #144]	; (8002680 <MX_TIM5_Init+0xe4>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80025f2:	4823      	ldr	r0, [pc, #140]	; (8002680 <MX_TIM5_Init+0xe4>)
 80025f4:	f003 fd32 	bl	800605c <HAL_TIM_Base_Init>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80025fe:	f7ff fa2b 	bl	8001a58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002602:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002606:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002608:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800260c:	4619      	mov	r1, r3
 800260e:	481c      	ldr	r0, [pc, #112]	; (8002680 <MX_TIM5_Init+0xe4>)
 8002610:	f004 fa76 	bl	8006b00 <HAL_TIM_ConfigClockSource>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800261a:	f7ff fa1d 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800261e:	4818      	ldr	r0, [pc, #96]	; (8002680 <MX_TIM5_Init+0xe4>)
 8002620:	f003 fdcc 	bl	80061bc <HAL_TIM_PWM_Init>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800262a:	f7ff fa15 	bl	8001a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800262e:	2300      	movs	r3, #0
 8002630:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002632:	2300      	movs	r3, #0
 8002634:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002636:	f107 0320 	add.w	r3, r7, #32
 800263a:	4619      	mov	r1, r3
 800263c:	4810      	ldr	r0, [pc, #64]	; (8002680 <MX_TIM5_Init+0xe4>)
 800263e:	f004 fe21 	bl	8007284 <HAL_TIMEx_MasterConfigSynchronization>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002648:	f7ff fa06 	bl	8001a58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800264c:	2360      	movs	r3, #96	; 0x60
 800264e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002650:	2300      	movs	r3, #0
 8002652:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002654:	2300      	movs	r3, #0
 8002656:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800265c:	1d3b      	adds	r3, r7, #4
 800265e:	2200      	movs	r2, #0
 8002660:	4619      	mov	r1, r3
 8002662:	4807      	ldr	r0, [pc, #28]	; (8002680 <MX_TIM5_Init+0xe4>)
 8002664:	f004 f98a 	bl	800697c <HAL_TIM_PWM_ConfigChannel>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800266e:	f7ff f9f3 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002672:	4803      	ldr	r0, [pc, #12]	; (8002680 <MX_TIM5_Init+0xe4>)
 8002674:	f000 f948 	bl	8002908 <HAL_TIM_MspPostInit>

}
 8002678:	bf00      	nop
 800267a:	3738      	adds	r7, #56	; 0x38
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	200003c4 	.word	0x200003c4
 8002684:	40000c00 	.word	0x40000c00

08002688 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b096      	sub	sp, #88	; 0x58
 800268c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800268e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	605a      	str	r2, [r3, #4]
 8002698:	609a      	str	r2, [r3, #8]
 800269a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800269c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026aa:	2200      	movs	r2, #0
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	605a      	str	r2, [r3, #4]
 80026b0:	609a      	str	r2, [r3, #8]
 80026b2:	60da      	str	r2, [r3, #12]
 80026b4:	611a      	str	r2, [r3, #16]
 80026b6:	615a      	str	r2, [r3, #20]
 80026b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80026ba:	1d3b      	adds	r3, r7, #4
 80026bc:	2220      	movs	r2, #32
 80026be:	2100      	movs	r1, #0
 80026c0:	4618      	mov	r0, r3
 80026c2:	f005 fbe1 	bl	8007e88 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80026c6:	4b50      	ldr	r3, [pc, #320]	; (8002808 <MX_TIM8_Init+0x180>)
 80026c8:	4a50      	ldr	r2, [pc, #320]	; (800280c <MX_TIM8_Init+0x184>)
 80026ca:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 360-1;
 80026cc:	4b4e      	ldr	r3, [pc, #312]	; (8002808 <MX_TIM8_Init+0x180>)
 80026ce:	f240 1267 	movw	r2, #359	; 0x167
 80026d2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026d4:	4b4c      	ldr	r3, [pc, #304]	; (8002808 <MX_TIM8_Init+0x180>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100-1;
 80026da:	4b4b      	ldr	r3, [pc, #300]	; (8002808 <MX_TIM8_Init+0x180>)
 80026dc:	2263      	movs	r2, #99	; 0x63
 80026de:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026e0:	4b49      	ldr	r3, [pc, #292]	; (8002808 <MX_TIM8_Init+0x180>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80026e6:	4b48      	ldr	r3, [pc, #288]	; (8002808 <MX_TIM8_Init+0x180>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ec:	4b46      	ldr	r3, [pc, #280]	; (8002808 <MX_TIM8_Init+0x180>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80026f2:	4845      	ldr	r0, [pc, #276]	; (8002808 <MX_TIM8_Init+0x180>)
 80026f4:	f003 fcb2 	bl	800605c <HAL_TIM_Base_Init>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80026fe:	f7ff f9ab 	bl	8001a58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002702:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002706:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002708:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800270c:	4619      	mov	r1, r3
 800270e:	483e      	ldr	r0, [pc, #248]	; (8002808 <MX_TIM8_Init+0x180>)
 8002710:	f004 f9f6 	bl	8006b00 <HAL_TIM_ConfigClockSource>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800271a:	f7ff f99d 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800271e:	483a      	ldr	r0, [pc, #232]	; (8002808 <MX_TIM8_Init+0x180>)
 8002720:	f003 fd4c 	bl	80061bc <HAL_TIM_PWM_Init>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800272a:	f7ff f995 	bl	8001a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800272e:	2300      	movs	r3, #0
 8002730:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002732:	2300      	movs	r3, #0
 8002734:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002736:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800273a:	4619      	mov	r1, r3
 800273c:	4832      	ldr	r0, [pc, #200]	; (8002808 <MX_TIM8_Init+0x180>)
 800273e:	f004 fda1 	bl	8007284 <HAL_TIMEx_MasterConfigSynchronization>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8002748:	f7ff f986 	bl	8001a58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800274c:	2360      	movs	r3, #96	; 0x60
 800274e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002750:	2300      	movs	r3, #0
 8002752:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002754:	2300      	movs	r3, #0
 8002756:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002758:	2300      	movs	r3, #0
 800275a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800275c:	2300      	movs	r3, #0
 800275e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002760:	2300      	movs	r3, #0
 8002762:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002764:	2300      	movs	r3, #0
 8002766:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002768:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800276c:	2200      	movs	r2, #0
 800276e:	4619      	mov	r1, r3
 8002770:	4825      	ldr	r0, [pc, #148]	; (8002808 <MX_TIM8_Init+0x180>)
 8002772:	f004 f903 	bl	800697c <HAL_TIM_PWM_ConfigChannel>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 800277c:	f7ff f96c 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002780:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002784:	2204      	movs	r2, #4
 8002786:	4619      	mov	r1, r3
 8002788:	481f      	ldr	r0, [pc, #124]	; (8002808 <MX_TIM8_Init+0x180>)
 800278a:	f004 f8f7 	bl	800697c <HAL_TIM_PWM_ConfigChannel>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8002794:	f7ff f960 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002798:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800279c:	2208      	movs	r2, #8
 800279e:	4619      	mov	r1, r3
 80027a0:	4819      	ldr	r0, [pc, #100]	; (8002808 <MX_TIM8_Init+0x180>)
 80027a2:	f004 f8eb 	bl	800697c <HAL_TIM_PWM_ConfigChannel>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 80027ac:	f7ff f954 	bl	8001a58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80027b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027b4:	220c      	movs	r2, #12
 80027b6:	4619      	mov	r1, r3
 80027b8:	4813      	ldr	r0, [pc, #76]	; (8002808 <MX_TIM8_Init+0x180>)
 80027ba:	f004 f8df 	bl	800697c <HAL_TIM_PWM_ConfigChannel>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 80027c4:	f7ff f948 	bl	8001a58 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80027c8:	2300      	movs	r3, #0
 80027ca:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80027cc:	2300      	movs	r3, #0
 80027ce:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80027d0:	2300      	movs	r3, #0
 80027d2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80027d4:	2300      	movs	r3, #0
 80027d6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80027d8:	2300      	movs	r3, #0
 80027da:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027e0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80027e2:	2300      	movs	r3, #0
 80027e4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80027e6:	1d3b      	adds	r3, r7, #4
 80027e8:	4619      	mov	r1, r3
 80027ea:	4807      	ldr	r0, [pc, #28]	; (8002808 <MX_TIM8_Init+0x180>)
 80027ec:	f004 fdb6 	bl	800735c <HAL_TIMEx_ConfigBreakDeadTime>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 80027f6:	f7ff f92f 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80027fa:	4803      	ldr	r0, [pc, #12]	; (8002808 <MX_TIM8_Init+0x180>)
 80027fc:	f000 f884 	bl	8002908 <HAL_TIM_MspPostInit>

}
 8002800:	bf00      	nop
 8002802:	3758      	adds	r7, #88	; 0x58
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	2000040c 	.word	0x2000040c
 800280c:	40013400 	.word	0x40013400

08002810 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b088      	sub	sp, #32
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002820:	d114      	bne.n	800284c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002822:	4b34      	ldr	r3, [pc, #208]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	4a33      	ldr	r2, [pc, #204]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 8002828:	f043 0301 	orr.w	r3, r3, #1
 800282c:	61d3      	str	r3, [r2, #28]
 800282e:	4b31      	ldr	r3, [pc, #196]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	f003 0301 	and.w	r3, r3, #1
 8002836:	61fb      	str	r3, [r7, #28]
 8002838:	69fb      	ldr	r3, [r7, #28]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800283a:	2200      	movs	r2, #0
 800283c:	2101      	movs	r1, #1
 800283e:	201c      	movs	r0, #28
 8002840:	f000 ff33 	bl	80036aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002844:	201c      	movs	r0, #28
 8002846:	f000 ff4c 	bl	80036e2 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800284a:	e04e      	b.n	80028ea <HAL_TIM_Base_MspInit+0xda>
  else if(tim_baseHandle->Instance==TIM3)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a29      	ldr	r2, [pc, #164]	; (80028f8 <HAL_TIM_Base_MspInit+0xe8>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d114      	bne.n	8002880 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002856:	4b27      	ldr	r3, [pc, #156]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	4a26      	ldr	r2, [pc, #152]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 800285c:	f043 0302 	orr.w	r3, r3, #2
 8002860:	61d3      	str	r3, [r2, #28]
 8002862:	4b24      	ldr	r3, [pc, #144]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	61bb      	str	r3, [r7, #24]
 800286c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800286e:	2200      	movs	r2, #0
 8002870:	2100      	movs	r1, #0
 8002872:	201d      	movs	r0, #29
 8002874:	f000 ff19 	bl	80036aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002878:	201d      	movs	r0, #29
 800287a:	f000 ff32 	bl	80036e2 <HAL_NVIC_EnableIRQ>
}
 800287e:	e034      	b.n	80028ea <HAL_TIM_Base_MspInit+0xda>
  else if(tim_baseHandle->Instance==TIM4)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a1d      	ldr	r2, [pc, #116]	; (80028fc <HAL_TIM_Base_MspInit+0xec>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d10c      	bne.n	80028a4 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800288a:	4b1a      	ldr	r3, [pc, #104]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 800288c:	69db      	ldr	r3, [r3, #28]
 800288e:	4a19      	ldr	r2, [pc, #100]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 8002890:	f043 0304 	orr.w	r3, r3, #4
 8002894:	61d3      	str	r3, [r2, #28]
 8002896:	4b17      	ldr	r3, [pc, #92]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	f003 0304 	and.w	r3, r3, #4
 800289e:	617b      	str	r3, [r7, #20]
 80028a0:	697b      	ldr	r3, [r7, #20]
}
 80028a2:	e022      	b.n	80028ea <HAL_TIM_Base_MspInit+0xda>
  else if(tim_baseHandle->Instance==TIM5)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a15      	ldr	r2, [pc, #84]	; (8002900 <HAL_TIM_Base_MspInit+0xf0>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d10c      	bne.n	80028c8 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80028ae:	4b11      	ldr	r3, [pc, #68]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 80028b0:	69db      	ldr	r3, [r3, #28]
 80028b2:	4a10      	ldr	r2, [pc, #64]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 80028b4:	f043 0308 	orr.w	r3, r3, #8
 80028b8:	61d3      	str	r3, [r2, #28]
 80028ba:	4b0e      	ldr	r3, [pc, #56]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	f003 0308 	and.w	r3, r3, #8
 80028c2:	613b      	str	r3, [r7, #16]
 80028c4:	693b      	ldr	r3, [r7, #16]
}
 80028c6:	e010      	b.n	80028ea <HAL_TIM_Base_MspInit+0xda>
  else if(tim_baseHandle->Instance==TIM8)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a0d      	ldr	r2, [pc, #52]	; (8002904 <HAL_TIM_Base_MspInit+0xf4>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d10b      	bne.n	80028ea <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80028d2:	4b08      	ldr	r3, [pc, #32]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 80028d4:	699b      	ldr	r3, [r3, #24]
 80028d6:	4a07      	ldr	r2, [pc, #28]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 80028d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028dc:	6193      	str	r3, [r2, #24]
 80028de:	4b05      	ldr	r3, [pc, #20]	; (80028f4 <HAL_TIM_Base_MspInit+0xe4>)
 80028e0:	699b      	ldr	r3, [r3, #24]
 80028e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028e6:	60fb      	str	r3, [r7, #12]
 80028e8:	68fb      	ldr	r3, [r7, #12]
}
 80028ea:	bf00      	nop
 80028ec:	3720      	adds	r7, #32
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40021000 	.word	0x40021000
 80028f8:	40000400 	.word	0x40000400
 80028fc:	40000800 	.word	0x40000800
 8002900:	40000c00 	.word	0x40000c00
 8002904:	40013400 	.word	0x40013400

08002908 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b08c      	sub	sp, #48	; 0x30
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002910:	f107 031c 	add.w	r3, r7, #28
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	605a      	str	r2, [r3, #4]
 800291a:	609a      	str	r2, [r3, #8]
 800291c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a46      	ldr	r2, [pc, #280]	; (8002a3c <HAL_TIM_MspPostInit+0x134>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d12a      	bne.n	800297e <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002928:	4b45      	ldr	r3, [pc, #276]	; (8002a40 <HAL_TIM_MspPostInit+0x138>)
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	4a44      	ldr	r2, [pc, #272]	; (8002a40 <HAL_TIM_MspPostInit+0x138>)
 800292e:	f043 0308 	orr.w	r3, r3, #8
 8002932:	6193      	str	r3, [r2, #24]
 8002934:	4b42      	ldr	r3, [pc, #264]	; (8002a40 <HAL_TIM_MspPostInit+0x138>)
 8002936:	699b      	ldr	r3, [r3, #24]
 8002938:	f003 0308 	and.w	r3, r3, #8
 800293c:	61bb      	str	r3, [r7, #24]
 800293e:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = SM_STEP_Pin;
 8002940:	2310      	movs	r3, #16
 8002942:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002944:	2302      	movs	r3, #2
 8002946:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002948:	2302      	movs	r3, #2
 800294a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(SM_STEP_GPIO_Port, &GPIO_InitStruct);
 800294c:	f107 031c 	add.w	r3, r7, #28
 8002950:	4619      	mov	r1, r3
 8002952:	483c      	ldr	r0, [pc, #240]	; (8002a44 <HAL_TIM_MspPostInit+0x13c>)
 8002954:	f001 fb64 	bl	8004020 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8002958:	4b3b      	ldr	r3, [pc, #236]	; (8002a48 <HAL_TIM_MspPostInit+0x140>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800295e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002960:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002964:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002968:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800296c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800296e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002970:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002974:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002976:	4a34      	ldr	r2, [pc, #208]	; (8002a48 <HAL_TIM_MspPostInit+0x140>)
 8002978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800297a:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800297c:	e05a      	b.n	8002a34 <HAL_TIM_MspPostInit+0x12c>
  else if(timHandle->Instance==TIM4)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a32      	ldr	r2, [pc, #200]	; (8002a4c <HAL_TIM_MspPostInit+0x144>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d119      	bne.n	80029bc <HAL_TIM_MspPostInit+0xb4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002988:	4b2d      	ldr	r3, [pc, #180]	; (8002a40 <HAL_TIM_MspPostInit+0x138>)
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	4a2c      	ldr	r2, [pc, #176]	; (8002a40 <HAL_TIM_MspPostInit+0x138>)
 800298e:	f043 0308 	orr.w	r3, r3, #8
 8002992:	6193      	str	r3, [r2, #24]
 8002994:	4b2a      	ldr	r3, [pc, #168]	; (8002a40 <HAL_TIM_MspPostInit+0x138>)
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	f003 0308 	and.w	r3, r3, #8
 800299c:	617b      	str	r3, [r7, #20]
 800299e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = RC_SERVO_3_Pin|RC_SERVO_2_Pin|RC_SERVO_1_Pin;
 80029a0:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80029a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a6:	2302      	movs	r3, #2
 80029a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029aa:	2302      	movs	r3, #2
 80029ac:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ae:	f107 031c 	add.w	r3, r7, #28
 80029b2:	4619      	mov	r1, r3
 80029b4:	4823      	ldr	r0, [pc, #140]	; (8002a44 <HAL_TIM_MspPostInit+0x13c>)
 80029b6:	f001 fb33 	bl	8004020 <HAL_GPIO_Init>
}
 80029ba:	e03b      	b.n	8002a34 <HAL_TIM_MspPostInit+0x12c>
  else if(timHandle->Instance==TIM5)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a23      	ldr	r2, [pc, #140]	; (8002a50 <HAL_TIM_MspPostInit+0x148>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d118      	bne.n	80029f8 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029c6:	4b1e      	ldr	r3, [pc, #120]	; (8002a40 <HAL_TIM_MspPostInit+0x138>)
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	4a1d      	ldr	r2, [pc, #116]	; (8002a40 <HAL_TIM_MspPostInit+0x138>)
 80029cc:	f043 0304 	orr.w	r3, r3, #4
 80029d0:	6193      	str	r3, [r2, #24]
 80029d2:	4b1b      	ldr	r3, [pc, #108]	; (8002a40 <HAL_TIM_MspPostInit+0x138>)
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	f003 0304 	and.w	r3, r3, #4
 80029da:	613b      	str	r3, [r7, #16]
 80029dc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 80029de:	2301      	movs	r3, #1
 80029e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e2:	2302      	movs	r3, #2
 80029e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e6:	2302      	movs	r3, #2
 80029e8:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80029ea:	f107 031c 	add.w	r3, r7, #28
 80029ee:	4619      	mov	r1, r3
 80029f0:	4818      	ldr	r0, [pc, #96]	; (8002a54 <HAL_TIM_MspPostInit+0x14c>)
 80029f2:	f001 fb15 	bl	8004020 <HAL_GPIO_Init>
}
 80029f6:	e01d      	b.n	8002a34 <HAL_TIM_MspPostInit+0x12c>
  else if(timHandle->Instance==TIM8)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a16      	ldr	r2, [pc, #88]	; (8002a58 <HAL_TIM_MspPostInit+0x150>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d118      	bne.n	8002a34 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a02:	4b0f      	ldr	r3, [pc, #60]	; (8002a40 <HAL_TIM_MspPostInit+0x138>)
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	4a0e      	ldr	r2, [pc, #56]	; (8002a40 <HAL_TIM_MspPostInit+0x138>)
 8002a08:	f043 0310 	orr.w	r3, r3, #16
 8002a0c:	6193      	str	r3, [r2, #24]
 8002a0e:	4b0c      	ldr	r3, [pc, #48]	; (8002a40 <HAL_TIM_MspPostInit+0x138>)
 8002a10:	699b      	ldr	r3, [r3, #24]
 8002a12:	f003 0310 	and.w	r3, r3, #16
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M3_PWM_Pin|M4_PWM_Pin|M2_PWM_Pin|M1_PWM_Pin;
 8002a1a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002a1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a20:	2302      	movs	r3, #2
 8002a22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a24:	2302      	movs	r3, #2
 8002a26:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a28:	f107 031c 	add.w	r3, r7, #28
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	480b      	ldr	r0, [pc, #44]	; (8002a5c <HAL_TIM_MspPostInit+0x154>)
 8002a30:	f001 faf6 	bl	8004020 <HAL_GPIO_Init>
}
 8002a34:	bf00      	nop
 8002a36:	3730      	adds	r7, #48	; 0x30
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40000400 	.word	0x40000400
 8002a40:	40021000 	.word	0x40021000
 8002a44:	40010c00 	.word	0x40010c00
 8002a48:	40010000 	.word	0x40010000
 8002a4c:	40000800 	.word	0x40000800
 8002a50:	40000c00 	.word	0x40000c00
 8002a54:	40010800 	.word	0x40010800
 8002a58:	40013400 	.word	0x40013400
 8002a5c:	40011000 	.word	0x40011000

08002a60 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a64:	4b11      	ldr	r3, [pc, #68]	; (8002aac <MX_USART1_UART_Init+0x4c>)
 8002a66:	4a12      	ldr	r2, [pc, #72]	; (8002ab0 <MX_USART1_UART_Init+0x50>)
 8002a68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002a6a:	4b10      	ldr	r3, [pc, #64]	; (8002aac <MX_USART1_UART_Init+0x4c>)
 8002a6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a72:	4b0e      	ldr	r3, [pc, #56]	; (8002aac <MX_USART1_UART_Init+0x4c>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a78:	4b0c      	ldr	r3, [pc, #48]	; (8002aac <MX_USART1_UART_Init+0x4c>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a7e:	4b0b      	ldr	r3, [pc, #44]	; (8002aac <MX_USART1_UART_Init+0x4c>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a84:	4b09      	ldr	r3, [pc, #36]	; (8002aac <MX_USART1_UART_Init+0x4c>)
 8002a86:	220c      	movs	r2, #12
 8002a88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a8a:	4b08      	ldr	r3, [pc, #32]	; (8002aac <MX_USART1_UART_Init+0x4c>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a90:	4b06      	ldr	r3, [pc, #24]	; (8002aac <MX_USART1_UART_Init+0x4c>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a96:	4805      	ldr	r0, [pc, #20]	; (8002aac <MX_USART1_UART_Init+0x4c>)
 8002a98:	f004 fcc3 	bl	8007422 <HAL_UART_Init>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002aa2:	f7fe ffd9 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002aa6:	bf00      	nop
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	20000454 	.word	0x20000454
 8002ab0:	40013800 	.word	0x40013800

08002ab4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ab8:	4b11      	ldr	r3, [pc, #68]	; (8002b00 <MX_USART2_UART_Init+0x4c>)
 8002aba:	4a12      	ldr	r2, [pc, #72]	; (8002b04 <MX_USART2_UART_Init+0x50>)
 8002abc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002abe:	4b10      	ldr	r3, [pc, #64]	; (8002b00 <MX_USART2_UART_Init+0x4c>)
 8002ac0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ac4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ac6:	4b0e      	ldr	r3, [pc, #56]	; (8002b00 <MX_USART2_UART_Init+0x4c>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002acc:	4b0c      	ldr	r3, [pc, #48]	; (8002b00 <MX_USART2_UART_Init+0x4c>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ad2:	4b0b      	ldr	r3, [pc, #44]	; (8002b00 <MX_USART2_UART_Init+0x4c>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ad8:	4b09      	ldr	r3, [pc, #36]	; (8002b00 <MX_USART2_UART_Init+0x4c>)
 8002ada:	220c      	movs	r2, #12
 8002adc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ade:	4b08      	ldr	r3, [pc, #32]	; (8002b00 <MX_USART2_UART_Init+0x4c>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ae4:	4b06      	ldr	r3, [pc, #24]	; (8002b00 <MX_USART2_UART_Init+0x4c>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002aea:	4805      	ldr	r0, [pc, #20]	; (8002b00 <MX_USART2_UART_Init+0x4c>)
 8002aec:	f004 fc99 	bl	8007422 <HAL_UART_Init>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002af6:	f7fe ffaf 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002afa:	bf00      	nop
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	2000049c 	.word	0x2000049c
 8002b04:	40004400 	.word	0x40004400

08002b08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08a      	sub	sp, #40	; 0x28
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b10:	f107 0318 	add.w	r3, r7, #24
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	605a      	str	r2, [r3, #4]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a3f      	ldr	r2, [pc, #252]	; (8002c20 <HAL_UART_MspInit+0x118>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d13a      	bne.n	8002b9e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b28:	4b3e      	ldr	r3, [pc, #248]	; (8002c24 <HAL_UART_MspInit+0x11c>)
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	4a3d      	ldr	r2, [pc, #244]	; (8002c24 <HAL_UART_MspInit+0x11c>)
 8002b2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b32:	6193      	str	r3, [r2, #24]
 8002b34:	4b3b      	ldr	r3, [pc, #236]	; (8002c24 <HAL_UART_MspInit+0x11c>)
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b3c:	617b      	str	r3, [r7, #20]
 8002b3e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b40:	4b38      	ldr	r3, [pc, #224]	; (8002c24 <HAL_UART_MspInit+0x11c>)
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	4a37      	ldr	r2, [pc, #220]	; (8002c24 <HAL_UART_MspInit+0x11c>)
 8002b46:	f043 0304 	orr.w	r3, r3, #4
 8002b4a:	6193      	str	r3, [r2, #24]
 8002b4c:	4b35      	ldr	r3, [pc, #212]	; (8002c24 <HAL_UART_MspInit+0x11c>)
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	613b      	str	r3, [r7, #16]
 8002b56:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b5e:	2302      	movs	r3, #2
 8002b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b62:	2303      	movs	r3, #3
 8002b64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b66:	f107 0318 	add.w	r3, r7, #24
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	482e      	ldr	r0, [pc, #184]	; (8002c28 <HAL_UART_MspInit+0x120>)
 8002b6e:	f001 fa57 	bl	8004020 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002b72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b80:	f107 0318 	add.w	r3, r7, #24
 8002b84:	4619      	mov	r1, r3
 8002b86:	4828      	ldr	r0, [pc, #160]	; (8002c28 <HAL_UART_MspInit+0x120>)
 8002b88:	f001 fa4a 	bl	8004020 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	2100      	movs	r1, #0
 8002b90:	2025      	movs	r0, #37	; 0x25
 8002b92:	f000 fd8a 	bl	80036aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002b96:	2025      	movs	r0, #37	; 0x25
 8002b98:	f000 fda3 	bl	80036e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002b9c:	e03c      	b.n	8002c18 <HAL_UART_MspInit+0x110>
  else if(uartHandle->Instance==USART2)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a22      	ldr	r2, [pc, #136]	; (8002c2c <HAL_UART_MspInit+0x124>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d137      	bne.n	8002c18 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ba8:	4b1e      	ldr	r3, [pc, #120]	; (8002c24 <HAL_UART_MspInit+0x11c>)
 8002baa:	69db      	ldr	r3, [r3, #28]
 8002bac:	4a1d      	ldr	r2, [pc, #116]	; (8002c24 <HAL_UART_MspInit+0x11c>)
 8002bae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bb2:	61d3      	str	r3, [r2, #28]
 8002bb4:	4b1b      	ldr	r3, [pc, #108]	; (8002c24 <HAL_UART_MspInit+0x11c>)
 8002bb6:	69db      	ldr	r3, [r3, #28]
 8002bb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc0:	4b18      	ldr	r3, [pc, #96]	; (8002c24 <HAL_UART_MspInit+0x11c>)
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	4a17      	ldr	r2, [pc, #92]	; (8002c24 <HAL_UART_MspInit+0x11c>)
 8002bc6:	f043 0304 	orr.w	r3, r3, #4
 8002bca:	6193      	str	r3, [r2, #24]
 8002bcc:	4b15      	ldr	r3, [pc, #84]	; (8002c24 <HAL_UART_MspInit+0x11c>)
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	f003 0304 	and.w	r3, r3, #4
 8002bd4:	60bb      	str	r3, [r7, #8]
 8002bd6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002bd8:	2304      	movs	r3, #4
 8002bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bdc:	2302      	movs	r3, #2
 8002bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002be0:	2303      	movs	r3, #3
 8002be2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002be4:	f107 0318 	add.w	r3, r7, #24
 8002be8:	4619      	mov	r1, r3
 8002bea:	480f      	ldr	r0, [pc, #60]	; (8002c28 <HAL_UART_MspInit+0x120>)
 8002bec:	f001 fa18 	bl	8004020 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002bf0:	2308      	movs	r3, #8
 8002bf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bfc:	f107 0318 	add.w	r3, r7, #24
 8002c00:	4619      	mov	r1, r3
 8002c02:	4809      	ldr	r0, [pc, #36]	; (8002c28 <HAL_UART_MspInit+0x120>)
 8002c04:	f001 fa0c 	bl	8004020 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002c08:	2200      	movs	r2, #0
 8002c0a:	2100      	movs	r1, #0
 8002c0c:	2026      	movs	r0, #38	; 0x26
 8002c0e:	f000 fd4c 	bl	80036aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002c12:	2026      	movs	r0, #38	; 0x26
 8002c14:	f000 fd65 	bl	80036e2 <HAL_NVIC_EnableIRQ>
}
 8002c18:	bf00      	nop
 8002c1a:	3728      	adds	r7, #40	; 0x28
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	40013800 	.word	0x40013800
 8002c24:	40021000 	.word	0x40021000
 8002c28:	40010800 	.word	0x40010800
 8002c2c:	40004400 	.word	0x40004400

08002c30 <Reset_Handler>:
 8002c30:	f7ff fb5e 	bl	80022f0 <SystemInit>
 8002c34:	480b      	ldr	r0, [pc, #44]	; (8002c64 <LoopFillZerobss+0xe>)
 8002c36:	490c      	ldr	r1, [pc, #48]	; (8002c68 <LoopFillZerobss+0x12>)
 8002c38:	4a0c      	ldr	r2, [pc, #48]	; (8002c6c <LoopFillZerobss+0x16>)
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	e002      	b.n	8002c44 <LoopCopyDataInit>

08002c3e <CopyDataInit>:
 8002c3e:	58d4      	ldr	r4, [r2, r3]
 8002c40:	50c4      	str	r4, [r0, r3]
 8002c42:	3304      	adds	r3, #4

08002c44 <LoopCopyDataInit>:
 8002c44:	18c4      	adds	r4, r0, r3
 8002c46:	428c      	cmp	r4, r1
 8002c48:	d3f9      	bcc.n	8002c3e <CopyDataInit>
 8002c4a:	4a09      	ldr	r2, [pc, #36]	; (8002c70 <LoopFillZerobss+0x1a>)
 8002c4c:	4c09      	ldr	r4, [pc, #36]	; (8002c74 <LoopFillZerobss+0x1e>)
 8002c4e:	2300      	movs	r3, #0
 8002c50:	e001      	b.n	8002c56 <LoopFillZerobss>

08002c52 <FillZerobss>:
 8002c52:	6013      	str	r3, [r2, #0]
 8002c54:	3204      	adds	r2, #4

08002c56 <LoopFillZerobss>:
 8002c56:	42a2      	cmp	r2, r4
 8002c58:	d3fb      	bcc.n	8002c52 <FillZerobss>
 8002c5a:	f005 f923 	bl	8007ea4 <__libc_init_array>
 8002c5e:	f7fe fdeb 	bl	8001838 <main>
 8002c62:	4770      	bx	lr
 8002c64:	20000000 	.word	0x20000000
 8002c68:	20000098 	.word	0x20000098
 8002c6c:	08008710 	.word	0x08008710
 8002c70:	20000098 	.word	0x20000098
 8002c74:	20000620 	.word	0x20000620

08002c78 <ADC1_2_IRQHandler>:
 8002c78:	e7fe      	b.n	8002c78 <ADC1_2_IRQHandler>
	...

08002c7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c80:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <HAL_Init+0x28>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a07      	ldr	r2, [pc, #28]	; (8002ca4 <HAL_Init+0x28>)
 8002c86:	f043 0310 	orr.w	r3, r3, #16
 8002c8a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c8c:	2003      	movs	r0, #3
 8002c8e:	f000 fd01 	bl	8003694 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c92:	200f      	movs	r0, #15
 8002c94:	f000 f808 	bl	8002ca8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c98:	f7ff fa9e 	bl	80021d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40022000 	.word	0x40022000

08002ca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cb0:	4b12      	ldr	r3, [pc, #72]	; (8002cfc <HAL_InitTick+0x54>)
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	4b12      	ldr	r3, [pc, #72]	; (8002d00 <HAL_InitTick+0x58>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	4619      	mov	r1, r3
 8002cba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f000 fd19 	bl	80036fe <HAL_SYSTICK_Config>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d001      	beq.n	8002cd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e00e      	b.n	8002cf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2b0f      	cmp	r3, #15
 8002cda:	d80a      	bhi.n	8002cf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cdc:	2200      	movs	r2, #0
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce4:	f000 fce1 	bl	80036aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ce8:	4a06      	ldr	r2, [pc, #24]	; (8002d04 <HAL_InitTick+0x5c>)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	e000      	b.n	8002cf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3708      	adds	r7, #8
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	20000028 	.word	0x20000028
 8002d00:	20000030 	.word	0x20000030
 8002d04:	2000002c 	.word	0x2000002c

08002d08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d0c:	4b05      	ldr	r3, [pc, #20]	; (8002d24 <HAL_IncTick+0x1c>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	461a      	mov	r2, r3
 8002d12:	4b05      	ldr	r3, [pc, #20]	; (8002d28 <HAL_IncTick+0x20>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4413      	add	r3, r2
 8002d18:	4a03      	ldr	r2, [pc, #12]	; (8002d28 <HAL_IncTick+0x20>)
 8002d1a:	6013      	str	r3, [r2, #0]
}
 8002d1c:	bf00      	nop
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bc80      	pop	{r7}
 8002d22:	4770      	bx	lr
 8002d24:	20000030 	.word	0x20000030
 8002d28:	200004e4 	.word	0x200004e4

08002d2c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d30:	4b02      	ldr	r3, [pc, #8]	; (8002d3c <HAL_GetTick+0x10>)
 8002d32:	681b      	ldr	r3, [r3, #0]
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bc80      	pop	{r7}
 8002d3a:	4770      	bx	lr
 8002d3c:	200004e4 	.word	0x200004e4

08002d40 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b086      	sub	sp, #24
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002d54:	2300      	movs	r3, #0
 8002d56:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e0ce      	b.n	8002f00 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d109      	bne.n	8002d84 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7fd ff88 	bl	8000c94 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f000 fb11 	bl	80033ac <ADC_ConversionStop_Disable>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d92:	f003 0310 	and.w	r3, r3, #16
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f040 80a9 	bne.w	8002eee <HAL_ADC_Init+0x1ae>
 8002d9c:	7dfb      	ldrb	r3, [r7, #23]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f040 80a5 	bne.w	8002eee <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002dac:	f023 0302 	bic.w	r3, r3, #2
 8002db0:	f043 0202 	orr.w	r2, r3, #2
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4951      	ldr	r1, [pc, #324]	; (8002f08 <HAL_ADC_Init+0x1c8>)
 8002dc2:	428b      	cmp	r3, r1
 8002dc4:	d10a      	bne.n	8002ddc <HAL_ADC_Init+0x9c>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002dce:	d002      	beq.n	8002dd6 <HAL_ADC_Init+0x96>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	69db      	ldr	r3, [r3, #28]
 8002dd4:	e004      	b.n	8002de0 <HAL_ADC_Init+0xa0>
 8002dd6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002dda:	e001      	b.n	8002de0 <HAL_ADC_Init+0xa0>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002de0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	7b1b      	ldrb	r3, [r3, #12]
 8002de6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002de8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002dea:	68ba      	ldr	r2, [r7, #8]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002df8:	d003      	beq.n	8002e02 <HAL_ADC_Init+0xc2>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d102      	bne.n	8002e08 <HAL_ADC_Init+0xc8>
 8002e02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e06:	e000      	b.n	8002e0a <HAL_ADC_Init+0xca>
 8002e08:	2300      	movs	r3, #0
 8002e0a:	693a      	ldr	r2, [r7, #16]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	7d1b      	ldrb	r3, [r3, #20]
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d119      	bne.n	8002e4c <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	7b1b      	ldrb	r3, [r3, #12]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d109      	bne.n	8002e34 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	3b01      	subs	r3, #1
 8002e26:	035a      	lsls	r2, r3, #13
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e30:	613b      	str	r3, [r7, #16]
 8002e32:	e00b      	b.n	8002e4c <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e38:	f043 0220 	orr.w	r2, r3, #32
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e44:	f043 0201 	orr.w	r2, r3, #1
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	693a      	ldr	r2, [r7, #16]
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	689a      	ldr	r2, [r3, #8]
 8002e66:	4b29      	ldr	r3, [pc, #164]	; (8002f0c <HAL_ADC_Init+0x1cc>)
 8002e68:	4013      	ands	r3, r2
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	6812      	ldr	r2, [r2, #0]
 8002e6e:	68b9      	ldr	r1, [r7, #8]
 8002e70:	430b      	orrs	r3, r1
 8002e72:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e7c:	d003      	beq.n	8002e86 <HAL_ADC_Init+0x146>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d104      	bne.n	8002e90 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	051b      	lsls	r3, r3, #20
 8002e8e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e96:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68fa      	ldr	r2, [r7, #12]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	689a      	ldr	r2, [r3, #8]
 8002eaa:	4b19      	ldr	r3, [pc, #100]	; (8002f10 <HAL_ADC_Init+0x1d0>)
 8002eac:	4013      	ands	r3, r2
 8002eae:	68ba      	ldr	r2, [r7, #8]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d10b      	bne.n	8002ecc <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ebe:	f023 0303 	bic.w	r3, r3, #3
 8002ec2:	f043 0201 	orr.w	r2, r3, #1
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002eca:	e018      	b.n	8002efe <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed0:	f023 0312 	bic.w	r3, r3, #18
 8002ed4:	f043 0210 	orr.w	r2, r3, #16
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee0:	f043 0201 	orr.w	r2, r3, #1
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002eec:	e007      	b.n	8002efe <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ef2:	f043 0210 	orr.w	r2, r3, #16
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002efe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3718      	adds	r7, #24
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40013c00 	.word	0x40013c00
 8002f0c:	ffe1f7fd 	.word	0xffe1f7fd
 8002f10:	ff1f0efe 	.word	0xff1f0efe

08002f14 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f20:	2300      	movs	r3, #0
 8002f22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a64      	ldr	r2, [pc, #400]	; (80030bc <HAL_ADC_Start_DMA+0x1a8>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d004      	beq.n	8002f38 <HAL_ADC_Start_DMA+0x24>
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a63      	ldr	r2, [pc, #396]	; (80030c0 <HAL_ADC_Start_DMA+0x1ac>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d106      	bne.n	8002f46 <HAL_ADC_Start_DMA+0x32>
 8002f38:	4b60      	ldr	r3, [pc, #384]	; (80030bc <HAL_ADC_Start_DMA+0x1a8>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	f040 80b3 	bne.w	80030ac <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d101      	bne.n	8002f54 <HAL_ADC_Start_DMA+0x40>
 8002f50:	2302      	movs	r3, #2
 8002f52:	e0ae      	b.n	80030b2 <HAL_ADC_Start_DMA+0x19e>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f5c:	68f8      	ldr	r0, [r7, #12]
 8002f5e:	f000 f9cb 	bl	80032f8 <ADC_Enable>
 8002f62:	4603      	mov	r3, r0
 8002f64:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f66:	7dfb      	ldrb	r3, [r7, #23]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f040 809a 	bne.w	80030a2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f72:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f76:	f023 0301 	bic.w	r3, r3, #1
 8002f7a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a4e      	ldr	r2, [pc, #312]	; (80030c0 <HAL_ADC_Start_DMA+0x1ac>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d105      	bne.n	8002f98 <HAL_ADC_Start_DMA+0x84>
 8002f8c:	4b4b      	ldr	r3, [pc, #300]	; (80030bc <HAL_ADC_Start_DMA+0x1a8>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d115      	bne.n	8002fc4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f9c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d026      	beq.n	8003000 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002fc2:	e01d      	b.n	8003000 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a39      	ldr	r2, [pc, #228]	; (80030bc <HAL_ADC_Start_DMA+0x1a8>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d004      	beq.n	8002fe4 <HAL_ADC_Start_DMA+0xd0>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a38      	ldr	r2, [pc, #224]	; (80030c0 <HAL_ADC_Start_DMA+0x1ac>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d10d      	bne.n	8003000 <HAL_ADC_Start_DMA+0xec>
 8002fe4:	4b35      	ldr	r3, [pc, #212]	; (80030bc <HAL_ADC_Start_DMA+0x1a8>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d007      	beq.n	8003000 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ff8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003004:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d006      	beq.n	800301a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003010:	f023 0206 	bic.w	r2, r3, #6
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	62da      	str	r2, [r3, #44]	; 0x2c
 8003018:	e002      	b.n	8003020 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6a1b      	ldr	r3, [r3, #32]
 800302c:	4a25      	ldr	r2, [pc, #148]	; (80030c4 <HAL_ADC_Start_DMA+0x1b0>)
 800302e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6a1b      	ldr	r3, [r3, #32]
 8003034:	4a24      	ldr	r2, [pc, #144]	; (80030c8 <HAL_ADC_Start_DMA+0x1b4>)
 8003036:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6a1b      	ldr	r3, [r3, #32]
 800303c:	4a23      	ldr	r2, [pc, #140]	; (80030cc <HAL_ADC_Start_DMA+0x1b8>)
 800303e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f06f 0202 	mvn.w	r2, #2
 8003048:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003058:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6a18      	ldr	r0, [r3, #32]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	334c      	adds	r3, #76	; 0x4c
 8003064:	4619      	mov	r1, r3
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f000 fbcb 	bl	8003804 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003078:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800307c:	d108      	bne.n	8003090 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800308c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800308e:	e00f      	b.n	80030b0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689a      	ldr	r2, [r3, #8]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800309e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80030a0:	e006      	b.n	80030b0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80030aa:	e001      	b.n	80030b0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80030b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3718      	adds	r7, #24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40012400 	.word	0x40012400
 80030c0:	40012800 	.word	0x40012800
 80030c4:	0800342f 	.word	0x0800342f
 80030c8:	080034ab 	.word	0x080034ab
 80030cc:	080034c7 	.word	0x080034c7

080030d0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80030d8:	bf00      	nop
 80030da:	370c      	adds	r7, #12
 80030dc:	46bd      	mov	sp, r7
 80030de:	bc80      	pop	{r7}
 80030e0:	4770      	bx	lr

080030e2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80030e2:	b480      	push	{r7}
 80030e4:	b083      	sub	sp, #12
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80030ea:	bf00      	nop
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr

080030f4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80030fc:	bf00      	nop
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	bc80      	pop	{r7}
 8003104:	4770      	bx	lr
	...

08003108 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003108:	b480      	push	{r7}
 800310a:	b085      	sub	sp, #20
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003112:	2300      	movs	r3, #0
 8003114:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003116:	2300      	movs	r3, #0
 8003118:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003120:	2b01      	cmp	r3, #1
 8003122:	d101      	bne.n	8003128 <HAL_ADC_ConfigChannel+0x20>
 8003124:	2302      	movs	r3, #2
 8003126:	e0dc      	b.n	80032e2 <HAL_ADC_ConfigChannel+0x1da>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	2b06      	cmp	r3, #6
 8003136:	d81c      	bhi.n	8003172 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685a      	ldr	r2, [r3, #4]
 8003142:	4613      	mov	r3, r2
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	4413      	add	r3, r2
 8003148:	3b05      	subs	r3, #5
 800314a:	221f      	movs	r2, #31
 800314c:	fa02 f303 	lsl.w	r3, r2, r3
 8003150:	43db      	mvns	r3, r3
 8003152:	4019      	ands	r1, r3
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	6818      	ldr	r0, [r3, #0]
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	4613      	mov	r3, r2
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	4413      	add	r3, r2
 8003162:	3b05      	subs	r3, #5
 8003164:	fa00 f203 	lsl.w	r2, r0, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	430a      	orrs	r2, r1
 800316e:	635a      	str	r2, [r3, #52]	; 0x34
 8003170:	e03c      	b.n	80031ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	2b0c      	cmp	r3, #12
 8003178:	d81c      	bhi.n	80031b4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685a      	ldr	r2, [r3, #4]
 8003184:	4613      	mov	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	4413      	add	r3, r2
 800318a:	3b23      	subs	r3, #35	; 0x23
 800318c:	221f      	movs	r2, #31
 800318e:	fa02 f303 	lsl.w	r3, r2, r3
 8003192:	43db      	mvns	r3, r3
 8003194:	4019      	ands	r1, r3
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	6818      	ldr	r0, [r3, #0]
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	685a      	ldr	r2, [r3, #4]
 800319e:	4613      	mov	r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	4413      	add	r3, r2
 80031a4:	3b23      	subs	r3, #35	; 0x23
 80031a6:	fa00 f203 	lsl.w	r2, r0, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	430a      	orrs	r2, r1
 80031b0:	631a      	str	r2, [r3, #48]	; 0x30
 80031b2:	e01b      	b.n	80031ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	685a      	ldr	r2, [r3, #4]
 80031be:	4613      	mov	r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	4413      	add	r3, r2
 80031c4:	3b41      	subs	r3, #65	; 0x41
 80031c6:	221f      	movs	r2, #31
 80031c8:	fa02 f303 	lsl.w	r3, r2, r3
 80031cc:	43db      	mvns	r3, r3
 80031ce:	4019      	ands	r1, r3
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	6818      	ldr	r0, [r3, #0]
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685a      	ldr	r2, [r3, #4]
 80031d8:	4613      	mov	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	4413      	add	r3, r2
 80031de:	3b41      	subs	r3, #65	; 0x41
 80031e0:	fa00 f203 	lsl.w	r2, r0, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2b09      	cmp	r3, #9
 80031f2:	d91c      	bls.n	800322e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	68d9      	ldr	r1, [r3, #12]
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	4613      	mov	r3, r2
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	4413      	add	r3, r2
 8003204:	3b1e      	subs	r3, #30
 8003206:	2207      	movs	r2, #7
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	43db      	mvns	r3, r3
 800320e:	4019      	ands	r1, r3
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	6898      	ldr	r0, [r3, #8]
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	4613      	mov	r3, r2
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	4413      	add	r3, r2
 800321e:	3b1e      	subs	r3, #30
 8003220:	fa00 f203 	lsl.w	r2, r0, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	430a      	orrs	r2, r1
 800322a:	60da      	str	r2, [r3, #12]
 800322c:	e019      	b.n	8003262 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6919      	ldr	r1, [r3, #16]
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	4613      	mov	r3, r2
 800323a:	005b      	lsls	r3, r3, #1
 800323c:	4413      	add	r3, r2
 800323e:	2207      	movs	r2, #7
 8003240:	fa02 f303 	lsl.w	r3, r2, r3
 8003244:	43db      	mvns	r3, r3
 8003246:	4019      	ands	r1, r3
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	6898      	ldr	r0, [r3, #8]
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	4613      	mov	r3, r2
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	4413      	add	r3, r2
 8003256:	fa00 f203 	lsl.w	r2, r0, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	430a      	orrs	r2, r1
 8003260:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2b10      	cmp	r3, #16
 8003268:	d003      	beq.n	8003272 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800326e:	2b11      	cmp	r3, #17
 8003270:	d132      	bne.n	80032d8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a1d      	ldr	r2, [pc, #116]	; (80032ec <HAL_ADC_ConfigChannel+0x1e4>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d125      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d126      	bne.n	80032d8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003298:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2b10      	cmp	r3, #16
 80032a0:	d11a      	bne.n	80032d8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032a2:	4b13      	ldr	r3, [pc, #76]	; (80032f0 <HAL_ADC_ConfigChannel+0x1e8>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a13      	ldr	r2, [pc, #76]	; (80032f4 <HAL_ADC_ConfigChannel+0x1ec>)
 80032a8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ac:	0c9a      	lsrs	r2, r3, #18
 80032ae:	4613      	mov	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	4413      	add	r3, r2
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032b8:	e002      	b.n	80032c0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	3b01      	subs	r3, #1
 80032be:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1f9      	bne.n	80032ba <HAL_ADC_ConfigChannel+0x1b2>
 80032c6:	e007      	b.n	80032d8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032cc:	f043 0220 	orr.w	r2, r3, #32
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80032e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3714      	adds	r7, #20
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bc80      	pop	{r7}
 80032ea:	4770      	bx	lr
 80032ec:	40012400 	.word	0x40012400
 80032f0:	20000028 	.word	0x20000028
 80032f4:	431bde83 	.word	0x431bde83

080032f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003300:	2300      	movs	r3, #0
 8003302:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003304:	2300      	movs	r3, #0
 8003306:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	2b01      	cmp	r3, #1
 8003314:	d040      	beq.n	8003398 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f042 0201 	orr.w	r2, r2, #1
 8003324:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003326:	4b1f      	ldr	r3, [pc, #124]	; (80033a4 <ADC_Enable+0xac>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a1f      	ldr	r2, [pc, #124]	; (80033a8 <ADC_Enable+0xb0>)
 800332c:	fba2 2303 	umull	r2, r3, r2, r3
 8003330:	0c9b      	lsrs	r3, r3, #18
 8003332:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003334:	e002      	b.n	800333c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	3b01      	subs	r3, #1
 800333a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1f9      	bne.n	8003336 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003342:	f7ff fcf3 	bl	8002d2c <HAL_GetTick>
 8003346:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003348:	e01f      	b.n	800338a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800334a:	f7ff fcef 	bl	8002d2c <HAL_GetTick>
 800334e:	4602      	mov	r2, r0
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	2b02      	cmp	r3, #2
 8003356:	d918      	bls.n	800338a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b01      	cmp	r3, #1
 8003364:	d011      	beq.n	800338a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800336a:	f043 0210 	orr.w	r2, r3, #16
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003376:	f043 0201 	orr.w	r2, r3, #1
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e007      	b.n	800339a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b01      	cmp	r3, #1
 8003396:	d1d8      	bne.n	800334a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	20000028 	.word	0x20000028
 80033a8:	431bde83 	.word	0x431bde83

080033ac <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033b4:	2300      	movs	r3, #0
 80033b6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d12e      	bne.n	8003424 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689a      	ldr	r2, [r3, #8]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 0201 	bic.w	r2, r2, #1
 80033d4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80033d6:	f7ff fca9 	bl	8002d2c <HAL_GetTick>
 80033da:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80033dc:	e01b      	b.n	8003416 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80033de:	f7ff fca5 	bl	8002d2c <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d914      	bls.n	8003416 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d10d      	bne.n	8003416 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033fe:	f043 0210 	orr.w	r2, r3, #16
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800340a:	f043 0201 	orr.w	r2, r3, #1
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e007      	b.n	8003426 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	2b01      	cmp	r3, #1
 8003422:	d0dc      	beq.n	80033de <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800342e:	b580      	push	{r7, lr}
 8003430:	b084      	sub	sp, #16
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003440:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003444:	2b00      	cmp	r3, #0
 8003446:	d127      	bne.n	8003498 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800344c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800345e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003462:	d115      	bne.n	8003490 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003468:	2b00      	cmp	r3, #0
 800346a:	d111      	bne.n	8003490 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003470:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800347c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d105      	bne.n	8003490 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003488:	f043 0201 	orr.w	r2, r3, #1
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003490:	68f8      	ldr	r0, [r7, #12]
 8003492:	f7ff fe1d 	bl	80030d0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003496:	e004      	b.n	80034a2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6a1b      	ldr	r3, [r3, #32]
 800349c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	4798      	blx	r3
}
 80034a2:	bf00      	nop
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80034aa:	b580      	push	{r7, lr}
 80034ac:	b084      	sub	sp, #16
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f7ff fe12 	bl	80030e2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034be:	bf00      	nop
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b084      	sub	sp, #16
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e4:	f043 0204 	orr.w	r2, r3, #4
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80034ec:	68f8      	ldr	r0, [r7, #12]
 80034ee:	f7ff fe01 	bl	80030f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034f2:	bf00      	nop
 80034f4:	3710      	adds	r7, #16
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
	...

080034fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f003 0307 	and.w	r3, r3, #7
 800350a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800350c:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <__NVIC_SetPriorityGrouping+0x44>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003512:	68ba      	ldr	r2, [r7, #8]
 8003514:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003518:	4013      	ands	r3, r2
 800351a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003524:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800352c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800352e:	4a04      	ldr	r2, [pc, #16]	; (8003540 <__NVIC_SetPriorityGrouping+0x44>)
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	60d3      	str	r3, [r2, #12]
}
 8003534:	bf00      	nop
 8003536:	3714      	adds	r7, #20
 8003538:	46bd      	mov	sp, r7
 800353a:	bc80      	pop	{r7}
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003548:	4b04      	ldr	r3, [pc, #16]	; (800355c <__NVIC_GetPriorityGrouping+0x18>)
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	0a1b      	lsrs	r3, r3, #8
 800354e:	f003 0307 	and.w	r3, r3, #7
}
 8003552:	4618      	mov	r0, r3
 8003554:	46bd      	mov	sp, r7
 8003556:	bc80      	pop	{r7}
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	e000ed00 	.word	0xe000ed00

08003560 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	4603      	mov	r3, r0
 8003568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800356a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356e:	2b00      	cmp	r3, #0
 8003570:	db0b      	blt.n	800358a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003572:	79fb      	ldrb	r3, [r7, #7]
 8003574:	f003 021f 	and.w	r2, r3, #31
 8003578:	4906      	ldr	r1, [pc, #24]	; (8003594 <__NVIC_EnableIRQ+0x34>)
 800357a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357e:	095b      	lsrs	r3, r3, #5
 8003580:	2001      	movs	r0, #1
 8003582:	fa00 f202 	lsl.w	r2, r0, r2
 8003586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800358a:	bf00      	nop
 800358c:	370c      	adds	r7, #12
 800358e:	46bd      	mov	sp, r7
 8003590:	bc80      	pop	{r7}
 8003592:	4770      	bx	lr
 8003594:	e000e100 	.word	0xe000e100

08003598 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	6039      	str	r1, [r7, #0]
 80035a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	db0a      	blt.n	80035c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	b2da      	uxtb	r2, r3
 80035b0:	490c      	ldr	r1, [pc, #48]	; (80035e4 <__NVIC_SetPriority+0x4c>)
 80035b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b6:	0112      	lsls	r2, r2, #4
 80035b8:	b2d2      	uxtb	r2, r2
 80035ba:	440b      	add	r3, r1
 80035bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035c0:	e00a      	b.n	80035d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	b2da      	uxtb	r2, r3
 80035c6:	4908      	ldr	r1, [pc, #32]	; (80035e8 <__NVIC_SetPriority+0x50>)
 80035c8:	79fb      	ldrb	r3, [r7, #7]
 80035ca:	f003 030f 	and.w	r3, r3, #15
 80035ce:	3b04      	subs	r3, #4
 80035d0:	0112      	lsls	r2, r2, #4
 80035d2:	b2d2      	uxtb	r2, r2
 80035d4:	440b      	add	r3, r1
 80035d6:	761a      	strb	r2, [r3, #24]
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	bc80      	pop	{r7}
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	e000e100 	.word	0xe000e100
 80035e8:	e000ed00 	.word	0xe000ed00

080035ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b089      	sub	sp, #36	; 0x24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 0307 	and.w	r3, r3, #7
 80035fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	f1c3 0307 	rsb	r3, r3, #7
 8003606:	2b04      	cmp	r3, #4
 8003608:	bf28      	it	cs
 800360a:	2304      	movcs	r3, #4
 800360c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	3304      	adds	r3, #4
 8003612:	2b06      	cmp	r3, #6
 8003614:	d902      	bls.n	800361c <NVIC_EncodePriority+0x30>
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	3b03      	subs	r3, #3
 800361a:	e000      	b.n	800361e <NVIC_EncodePriority+0x32>
 800361c:	2300      	movs	r3, #0
 800361e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003620:	f04f 32ff 	mov.w	r2, #4294967295
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	fa02 f303 	lsl.w	r3, r2, r3
 800362a:	43da      	mvns	r2, r3
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	401a      	ands	r2, r3
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003634:	f04f 31ff 	mov.w	r1, #4294967295
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	fa01 f303 	lsl.w	r3, r1, r3
 800363e:	43d9      	mvns	r1, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003644:	4313      	orrs	r3, r2
         );
}
 8003646:	4618      	mov	r0, r3
 8003648:	3724      	adds	r7, #36	; 0x24
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr

08003650 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	3b01      	subs	r3, #1
 800365c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003660:	d301      	bcc.n	8003666 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003662:	2301      	movs	r3, #1
 8003664:	e00f      	b.n	8003686 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003666:	4a0a      	ldr	r2, [pc, #40]	; (8003690 <SysTick_Config+0x40>)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	3b01      	subs	r3, #1
 800366c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800366e:	210f      	movs	r1, #15
 8003670:	f04f 30ff 	mov.w	r0, #4294967295
 8003674:	f7ff ff90 	bl	8003598 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003678:	4b05      	ldr	r3, [pc, #20]	; (8003690 <SysTick_Config+0x40>)
 800367a:	2200      	movs	r2, #0
 800367c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800367e:	4b04      	ldr	r3, [pc, #16]	; (8003690 <SysTick_Config+0x40>)
 8003680:	2207      	movs	r2, #7
 8003682:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	e000e010 	.word	0xe000e010

08003694 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b082      	sub	sp, #8
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f7ff ff2d 	bl	80034fc <__NVIC_SetPriorityGrouping>
}
 80036a2:	bf00      	nop
 80036a4:	3708      	adds	r7, #8
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036aa:	b580      	push	{r7, lr}
 80036ac:	b086      	sub	sp, #24
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	4603      	mov	r3, r0
 80036b2:	60b9      	str	r1, [r7, #8]
 80036b4:	607a      	str	r2, [r7, #4]
 80036b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036b8:	2300      	movs	r3, #0
 80036ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036bc:	f7ff ff42 	bl	8003544 <__NVIC_GetPriorityGrouping>
 80036c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	68b9      	ldr	r1, [r7, #8]
 80036c6:	6978      	ldr	r0, [r7, #20]
 80036c8:	f7ff ff90 	bl	80035ec <NVIC_EncodePriority>
 80036cc:	4602      	mov	r2, r0
 80036ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036d2:	4611      	mov	r1, r2
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7ff ff5f 	bl	8003598 <__NVIC_SetPriority>
}
 80036da:	bf00      	nop
 80036dc:	3718      	adds	r7, #24
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b082      	sub	sp, #8
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	4603      	mov	r3, r0
 80036ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f0:	4618      	mov	r0, r3
 80036f2:	f7ff ff35 	bl	8003560 <__NVIC_EnableIRQ>
}
 80036f6:	bf00      	nop
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036fe:	b580      	push	{r7, lr}
 8003700:	b082      	sub	sp, #8
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f7ff ffa2 	bl	8003650 <SysTick_Config>
 800370c:	4603      	mov	r3, r0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
	...

08003718 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e059      	b.n	80037e2 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	461a      	mov	r2, r3
 8003734:	4b2d      	ldr	r3, [pc, #180]	; (80037ec <HAL_DMA_Init+0xd4>)
 8003736:	429a      	cmp	r2, r3
 8003738:	d80f      	bhi.n	800375a <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	461a      	mov	r2, r3
 8003740:	4b2b      	ldr	r3, [pc, #172]	; (80037f0 <HAL_DMA_Init+0xd8>)
 8003742:	4413      	add	r3, r2
 8003744:	4a2b      	ldr	r2, [pc, #172]	; (80037f4 <HAL_DMA_Init+0xdc>)
 8003746:	fba2 2303 	umull	r2, r3, r2, r3
 800374a:	091b      	lsrs	r3, r3, #4
 800374c:	009a      	lsls	r2, r3, #2
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a28      	ldr	r2, [pc, #160]	; (80037f8 <HAL_DMA_Init+0xe0>)
 8003756:	63da      	str	r2, [r3, #60]	; 0x3c
 8003758:	e00e      	b.n	8003778 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	461a      	mov	r2, r3
 8003760:	4b26      	ldr	r3, [pc, #152]	; (80037fc <HAL_DMA_Init+0xe4>)
 8003762:	4413      	add	r3, r2
 8003764:	4a23      	ldr	r2, [pc, #140]	; (80037f4 <HAL_DMA_Init+0xdc>)
 8003766:	fba2 2303 	umull	r2, r3, r2, r3
 800376a:	091b      	lsrs	r3, r3, #4
 800376c:	009a      	lsls	r2, r3, #2
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a22      	ldr	r2, [pc, #136]	; (8003800 <HAL_DMA_Init+0xe8>)
 8003776:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2202      	movs	r2, #2
 800377c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800378e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003792:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800379c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	69db      	ldr	r3, [r3, #28]
 80037ba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	4313      	orrs	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68fa      	ldr	r2, [r7, #12]
 80037c8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3714      	adds	r7, #20
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bc80      	pop	{r7}
 80037ea:	4770      	bx	lr
 80037ec:	40020407 	.word	0x40020407
 80037f0:	bffdfff8 	.word	0xbffdfff8
 80037f4:	cccccccd 	.word	0xcccccccd
 80037f8:	40020000 	.word	0x40020000
 80037fc:	bffdfbf8 	.word	0xbffdfbf8
 8003800:	40020400 	.word	0x40020400

08003804 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b086      	sub	sp, #24
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
 8003810:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003812:	2300      	movs	r3, #0
 8003814:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f893 3020 	ldrb.w	r3, [r3, #32]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d101      	bne.n	8003824 <HAL_DMA_Start_IT+0x20>
 8003820:	2302      	movs	r3, #2
 8003822:	e04b      	b.n	80038bc <HAL_DMA_Start_IT+0xb8>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003832:	b2db      	uxtb	r3, r3
 8003834:	2b01      	cmp	r3, #1
 8003836:	d13a      	bne.n	80038ae <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2202      	movs	r2, #2
 800383c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f022 0201 	bic.w	r2, r2, #1
 8003854:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	68b9      	ldr	r1, [r7, #8]
 800385c:	68f8      	ldr	r0, [r7, #12]
 800385e:	f000 fbb1 	bl	8003fc4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003866:	2b00      	cmp	r3, #0
 8003868:	d008      	beq.n	800387c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f042 020e 	orr.w	r2, r2, #14
 8003878:	601a      	str	r2, [r3, #0]
 800387a:	e00f      	b.n	800389c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f022 0204 	bic.w	r2, r2, #4
 800388a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f042 020a 	orr.w	r2, r2, #10
 800389a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f042 0201 	orr.w	r2, r2, #1
 80038aa:	601a      	str	r2, [r3, #0]
 80038ac:	e005      	b.n	80038ba <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80038b6:	2302      	movs	r3, #2
 80038b8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80038ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3718      	adds	r7, #24
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b085      	sub	sp, #20
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038cc:	2300      	movs	r3, #0
 80038ce:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d008      	beq.n	80038ee <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2204      	movs	r2, #4
 80038e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e020      	b.n	8003930 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f022 020e 	bic.w	r2, r2, #14
 80038fc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 0201 	bic.w	r2, r2, #1
 800390c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003916:	2101      	movs	r1, #1
 8003918:	fa01 f202 	lsl.w	r2, r1, r2
 800391c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800392e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003930:	4618      	mov	r0, r3
 8003932:	3714      	adds	r7, #20
 8003934:	46bd      	mov	sp, r7
 8003936:	bc80      	pop	{r7}
 8003938:	4770      	bx	lr
	...

0800393c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003944:	2300      	movs	r3, #0
 8003946:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b02      	cmp	r3, #2
 8003952:	d005      	beq.n	8003960 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2204      	movs	r2, #4
 8003958:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	73fb      	strb	r3, [r7, #15]
 800395e:	e0d6      	b.n	8003b0e <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f022 020e 	bic.w	r2, r2, #14
 800396e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0201 	bic.w	r2, r2, #1
 800397e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	461a      	mov	r2, r3
 8003986:	4b64      	ldr	r3, [pc, #400]	; (8003b18 <HAL_DMA_Abort_IT+0x1dc>)
 8003988:	429a      	cmp	r2, r3
 800398a:	d958      	bls.n	8003a3e <HAL_DMA_Abort_IT+0x102>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a62      	ldr	r2, [pc, #392]	; (8003b1c <HAL_DMA_Abort_IT+0x1e0>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d04f      	beq.n	8003a36 <HAL_DMA_Abort_IT+0xfa>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a61      	ldr	r2, [pc, #388]	; (8003b20 <HAL_DMA_Abort_IT+0x1e4>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d048      	beq.n	8003a32 <HAL_DMA_Abort_IT+0xf6>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a5f      	ldr	r2, [pc, #380]	; (8003b24 <HAL_DMA_Abort_IT+0x1e8>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d040      	beq.n	8003a2c <HAL_DMA_Abort_IT+0xf0>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a5e      	ldr	r2, [pc, #376]	; (8003b28 <HAL_DMA_Abort_IT+0x1ec>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d038      	beq.n	8003a26 <HAL_DMA_Abort_IT+0xea>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a5c      	ldr	r2, [pc, #368]	; (8003b2c <HAL_DMA_Abort_IT+0x1f0>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d030      	beq.n	8003a20 <HAL_DMA_Abort_IT+0xe4>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a5b      	ldr	r2, [pc, #364]	; (8003b30 <HAL_DMA_Abort_IT+0x1f4>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d028      	beq.n	8003a1a <HAL_DMA_Abort_IT+0xde>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a52      	ldr	r2, [pc, #328]	; (8003b18 <HAL_DMA_Abort_IT+0x1dc>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d020      	beq.n	8003a14 <HAL_DMA_Abort_IT+0xd8>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a57      	ldr	r2, [pc, #348]	; (8003b34 <HAL_DMA_Abort_IT+0x1f8>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d019      	beq.n	8003a10 <HAL_DMA_Abort_IT+0xd4>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a55      	ldr	r2, [pc, #340]	; (8003b38 <HAL_DMA_Abort_IT+0x1fc>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d012      	beq.n	8003a0c <HAL_DMA_Abort_IT+0xd0>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a54      	ldr	r2, [pc, #336]	; (8003b3c <HAL_DMA_Abort_IT+0x200>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d00a      	beq.n	8003a06 <HAL_DMA_Abort_IT+0xca>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a52      	ldr	r2, [pc, #328]	; (8003b40 <HAL_DMA_Abort_IT+0x204>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d102      	bne.n	8003a00 <HAL_DMA_Abort_IT+0xc4>
 80039fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039fe:	e01b      	b.n	8003a38 <HAL_DMA_Abort_IT+0xfc>
 8003a00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a04:	e018      	b.n	8003a38 <HAL_DMA_Abort_IT+0xfc>
 8003a06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a0a:	e015      	b.n	8003a38 <HAL_DMA_Abort_IT+0xfc>
 8003a0c:	2310      	movs	r3, #16
 8003a0e:	e013      	b.n	8003a38 <HAL_DMA_Abort_IT+0xfc>
 8003a10:	2301      	movs	r3, #1
 8003a12:	e011      	b.n	8003a38 <HAL_DMA_Abort_IT+0xfc>
 8003a14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a18:	e00e      	b.n	8003a38 <HAL_DMA_Abort_IT+0xfc>
 8003a1a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a1e:	e00b      	b.n	8003a38 <HAL_DMA_Abort_IT+0xfc>
 8003a20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a24:	e008      	b.n	8003a38 <HAL_DMA_Abort_IT+0xfc>
 8003a26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a2a:	e005      	b.n	8003a38 <HAL_DMA_Abort_IT+0xfc>
 8003a2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a30:	e002      	b.n	8003a38 <HAL_DMA_Abort_IT+0xfc>
 8003a32:	2310      	movs	r3, #16
 8003a34:	e000      	b.n	8003a38 <HAL_DMA_Abort_IT+0xfc>
 8003a36:	2301      	movs	r3, #1
 8003a38:	4a42      	ldr	r2, [pc, #264]	; (8003b44 <HAL_DMA_Abort_IT+0x208>)
 8003a3a:	6053      	str	r3, [r2, #4]
 8003a3c:	e057      	b.n	8003aee <HAL_DMA_Abort_IT+0x1b2>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a36      	ldr	r2, [pc, #216]	; (8003b1c <HAL_DMA_Abort_IT+0x1e0>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d04f      	beq.n	8003ae8 <HAL_DMA_Abort_IT+0x1ac>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a34      	ldr	r2, [pc, #208]	; (8003b20 <HAL_DMA_Abort_IT+0x1e4>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d048      	beq.n	8003ae4 <HAL_DMA_Abort_IT+0x1a8>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a33      	ldr	r2, [pc, #204]	; (8003b24 <HAL_DMA_Abort_IT+0x1e8>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d040      	beq.n	8003ade <HAL_DMA_Abort_IT+0x1a2>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a31      	ldr	r2, [pc, #196]	; (8003b28 <HAL_DMA_Abort_IT+0x1ec>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d038      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x19c>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a30      	ldr	r2, [pc, #192]	; (8003b2c <HAL_DMA_Abort_IT+0x1f0>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d030      	beq.n	8003ad2 <HAL_DMA_Abort_IT+0x196>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a2e      	ldr	r2, [pc, #184]	; (8003b30 <HAL_DMA_Abort_IT+0x1f4>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d028      	beq.n	8003acc <HAL_DMA_Abort_IT+0x190>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a26      	ldr	r2, [pc, #152]	; (8003b18 <HAL_DMA_Abort_IT+0x1dc>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d020      	beq.n	8003ac6 <HAL_DMA_Abort_IT+0x18a>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a2a      	ldr	r2, [pc, #168]	; (8003b34 <HAL_DMA_Abort_IT+0x1f8>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d019      	beq.n	8003ac2 <HAL_DMA_Abort_IT+0x186>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a29      	ldr	r2, [pc, #164]	; (8003b38 <HAL_DMA_Abort_IT+0x1fc>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d012      	beq.n	8003abe <HAL_DMA_Abort_IT+0x182>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a27      	ldr	r2, [pc, #156]	; (8003b3c <HAL_DMA_Abort_IT+0x200>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d00a      	beq.n	8003ab8 <HAL_DMA_Abort_IT+0x17c>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a26      	ldr	r2, [pc, #152]	; (8003b40 <HAL_DMA_Abort_IT+0x204>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d102      	bne.n	8003ab2 <HAL_DMA_Abort_IT+0x176>
 8003aac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ab0:	e01b      	b.n	8003aea <HAL_DMA_Abort_IT+0x1ae>
 8003ab2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ab6:	e018      	b.n	8003aea <HAL_DMA_Abort_IT+0x1ae>
 8003ab8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003abc:	e015      	b.n	8003aea <HAL_DMA_Abort_IT+0x1ae>
 8003abe:	2310      	movs	r3, #16
 8003ac0:	e013      	b.n	8003aea <HAL_DMA_Abort_IT+0x1ae>
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e011      	b.n	8003aea <HAL_DMA_Abort_IT+0x1ae>
 8003ac6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003aca:	e00e      	b.n	8003aea <HAL_DMA_Abort_IT+0x1ae>
 8003acc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003ad0:	e00b      	b.n	8003aea <HAL_DMA_Abort_IT+0x1ae>
 8003ad2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ad6:	e008      	b.n	8003aea <HAL_DMA_Abort_IT+0x1ae>
 8003ad8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003adc:	e005      	b.n	8003aea <HAL_DMA_Abort_IT+0x1ae>
 8003ade:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ae2:	e002      	b.n	8003aea <HAL_DMA_Abort_IT+0x1ae>
 8003ae4:	2310      	movs	r3, #16
 8003ae6:	e000      	b.n	8003aea <HAL_DMA_Abort_IT+0x1ae>
 8003ae8:	2301      	movs	r3, #1
 8003aea:	4a17      	ldr	r2, [pc, #92]	; (8003b48 <HAL_DMA_Abort_IT+0x20c>)
 8003aec:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2201      	movs	r2, #1
 8003af2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	4798      	blx	r3
    } 
  }
  return status;
 8003b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3710      	adds	r7, #16
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	40020080 	.word	0x40020080
 8003b1c:	40020008 	.word	0x40020008
 8003b20:	4002001c 	.word	0x4002001c
 8003b24:	40020030 	.word	0x40020030
 8003b28:	40020044 	.word	0x40020044
 8003b2c:	40020058 	.word	0x40020058
 8003b30:	4002006c 	.word	0x4002006c
 8003b34:	40020408 	.word	0x40020408
 8003b38:	4002041c 	.word	0x4002041c
 8003b3c:	40020430 	.word	0x40020430
 8003b40:	40020444 	.word	0x40020444
 8003b44:	40020400 	.word	0x40020400
 8003b48:	40020000 	.word	0x40020000

08003b4c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b68:	2204      	movs	r2, #4
 8003b6a:	409a      	lsls	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	4013      	ands	r3, r2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	f000 80f1 	beq.w	8003d58 <HAL_DMA_IRQHandler+0x20c>
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	f003 0304 	and.w	r3, r3, #4
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	f000 80eb 	beq.w	8003d58 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0320 	and.w	r3, r3, #32
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d107      	bne.n	8003ba0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f022 0204 	bic.w	r2, r2, #4
 8003b9e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	4b5f      	ldr	r3, [pc, #380]	; (8003d24 <HAL_DMA_IRQHandler+0x1d8>)
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d958      	bls.n	8003c5e <HAL_DMA_IRQHandler+0x112>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a5d      	ldr	r2, [pc, #372]	; (8003d28 <HAL_DMA_IRQHandler+0x1dc>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d04f      	beq.n	8003c56 <HAL_DMA_IRQHandler+0x10a>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a5c      	ldr	r2, [pc, #368]	; (8003d2c <HAL_DMA_IRQHandler+0x1e0>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d048      	beq.n	8003c52 <HAL_DMA_IRQHandler+0x106>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a5a      	ldr	r2, [pc, #360]	; (8003d30 <HAL_DMA_IRQHandler+0x1e4>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d040      	beq.n	8003c4c <HAL_DMA_IRQHandler+0x100>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a59      	ldr	r2, [pc, #356]	; (8003d34 <HAL_DMA_IRQHandler+0x1e8>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d038      	beq.n	8003c46 <HAL_DMA_IRQHandler+0xfa>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a57      	ldr	r2, [pc, #348]	; (8003d38 <HAL_DMA_IRQHandler+0x1ec>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d030      	beq.n	8003c40 <HAL_DMA_IRQHandler+0xf4>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a56      	ldr	r2, [pc, #344]	; (8003d3c <HAL_DMA_IRQHandler+0x1f0>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d028      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xee>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a4d      	ldr	r2, [pc, #308]	; (8003d24 <HAL_DMA_IRQHandler+0x1d8>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d020      	beq.n	8003c34 <HAL_DMA_IRQHandler+0xe8>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a52      	ldr	r2, [pc, #328]	; (8003d40 <HAL_DMA_IRQHandler+0x1f4>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d019      	beq.n	8003c30 <HAL_DMA_IRQHandler+0xe4>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a50      	ldr	r2, [pc, #320]	; (8003d44 <HAL_DMA_IRQHandler+0x1f8>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d012      	beq.n	8003c2c <HAL_DMA_IRQHandler+0xe0>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a4f      	ldr	r2, [pc, #316]	; (8003d48 <HAL_DMA_IRQHandler+0x1fc>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d00a      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xda>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a4d      	ldr	r2, [pc, #308]	; (8003d4c <HAL_DMA_IRQHandler+0x200>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d102      	bne.n	8003c20 <HAL_DMA_IRQHandler+0xd4>
 8003c1a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003c1e:	e01b      	b.n	8003c58 <HAL_DMA_IRQHandler+0x10c>
 8003c20:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c24:	e018      	b.n	8003c58 <HAL_DMA_IRQHandler+0x10c>
 8003c26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c2a:	e015      	b.n	8003c58 <HAL_DMA_IRQHandler+0x10c>
 8003c2c:	2340      	movs	r3, #64	; 0x40
 8003c2e:	e013      	b.n	8003c58 <HAL_DMA_IRQHandler+0x10c>
 8003c30:	2304      	movs	r3, #4
 8003c32:	e011      	b.n	8003c58 <HAL_DMA_IRQHandler+0x10c>
 8003c34:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003c38:	e00e      	b.n	8003c58 <HAL_DMA_IRQHandler+0x10c>
 8003c3a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003c3e:	e00b      	b.n	8003c58 <HAL_DMA_IRQHandler+0x10c>
 8003c40:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c44:	e008      	b.n	8003c58 <HAL_DMA_IRQHandler+0x10c>
 8003c46:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003c4a:	e005      	b.n	8003c58 <HAL_DMA_IRQHandler+0x10c>
 8003c4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c50:	e002      	b.n	8003c58 <HAL_DMA_IRQHandler+0x10c>
 8003c52:	2340      	movs	r3, #64	; 0x40
 8003c54:	e000      	b.n	8003c58 <HAL_DMA_IRQHandler+0x10c>
 8003c56:	2304      	movs	r3, #4
 8003c58:	4a3d      	ldr	r2, [pc, #244]	; (8003d50 <HAL_DMA_IRQHandler+0x204>)
 8003c5a:	6053      	str	r3, [r2, #4]
 8003c5c:	e057      	b.n	8003d0e <HAL_DMA_IRQHandler+0x1c2>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a31      	ldr	r2, [pc, #196]	; (8003d28 <HAL_DMA_IRQHandler+0x1dc>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d04f      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x1bc>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a2f      	ldr	r2, [pc, #188]	; (8003d2c <HAL_DMA_IRQHandler+0x1e0>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d048      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x1b8>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a2e      	ldr	r2, [pc, #184]	; (8003d30 <HAL_DMA_IRQHandler+0x1e4>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d040      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x1b2>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a2c      	ldr	r2, [pc, #176]	; (8003d34 <HAL_DMA_IRQHandler+0x1e8>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d038      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x1ac>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a2b      	ldr	r2, [pc, #172]	; (8003d38 <HAL_DMA_IRQHandler+0x1ec>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d030      	beq.n	8003cf2 <HAL_DMA_IRQHandler+0x1a6>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a29      	ldr	r2, [pc, #164]	; (8003d3c <HAL_DMA_IRQHandler+0x1f0>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d028      	beq.n	8003cec <HAL_DMA_IRQHandler+0x1a0>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a21      	ldr	r2, [pc, #132]	; (8003d24 <HAL_DMA_IRQHandler+0x1d8>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d020      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x19a>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a25      	ldr	r2, [pc, #148]	; (8003d40 <HAL_DMA_IRQHandler+0x1f4>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d019      	beq.n	8003ce2 <HAL_DMA_IRQHandler+0x196>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a24      	ldr	r2, [pc, #144]	; (8003d44 <HAL_DMA_IRQHandler+0x1f8>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d012      	beq.n	8003cde <HAL_DMA_IRQHandler+0x192>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a22      	ldr	r2, [pc, #136]	; (8003d48 <HAL_DMA_IRQHandler+0x1fc>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d00a      	beq.n	8003cd8 <HAL_DMA_IRQHandler+0x18c>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a21      	ldr	r2, [pc, #132]	; (8003d4c <HAL_DMA_IRQHandler+0x200>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d102      	bne.n	8003cd2 <HAL_DMA_IRQHandler+0x186>
 8003ccc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003cd0:	e01b      	b.n	8003d0a <HAL_DMA_IRQHandler+0x1be>
 8003cd2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003cd6:	e018      	b.n	8003d0a <HAL_DMA_IRQHandler+0x1be>
 8003cd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cdc:	e015      	b.n	8003d0a <HAL_DMA_IRQHandler+0x1be>
 8003cde:	2340      	movs	r3, #64	; 0x40
 8003ce0:	e013      	b.n	8003d0a <HAL_DMA_IRQHandler+0x1be>
 8003ce2:	2304      	movs	r3, #4
 8003ce4:	e011      	b.n	8003d0a <HAL_DMA_IRQHandler+0x1be>
 8003ce6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003cea:	e00e      	b.n	8003d0a <HAL_DMA_IRQHandler+0x1be>
 8003cec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003cf0:	e00b      	b.n	8003d0a <HAL_DMA_IRQHandler+0x1be>
 8003cf2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003cf6:	e008      	b.n	8003d0a <HAL_DMA_IRQHandler+0x1be>
 8003cf8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003cfc:	e005      	b.n	8003d0a <HAL_DMA_IRQHandler+0x1be>
 8003cfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d02:	e002      	b.n	8003d0a <HAL_DMA_IRQHandler+0x1be>
 8003d04:	2340      	movs	r3, #64	; 0x40
 8003d06:	e000      	b.n	8003d0a <HAL_DMA_IRQHandler+0x1be>
 8003d08:	2304      	movs	r3, #4
 8003d0a:	4a12      	ldr	r2, [pc, #72]	; (8003d54 <HAL_DMA_IRQHandler+0x208>)
 8003d0c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f000 8136 	beq.w	8003f84 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003d20:	e130      	b.n	8003f84 <HAL_DMA_IRQHandler+0x438>
 8003d22:	bf00      	nop
 8003d24:	40020080 	.word	0x40020080
 8003d28:	40020008 	.word	0x40020008
 8003d2c:	4002001c 	.word	0x4002001c
 8003d30:	40020030 	.word	0x40020030
 8003d34:	40020044 	.word	0x40020044
 8003d38:	40020058 	.word	0x40020058
 8003d3c:	4002006c 	.word	0x4002006c
 8003d40:	40020408 	.word	0x40020408
 8003d44:	4002041c 	.word	0x4002041c
 8003d48:	40020430 	.word	0x40020430
 8003d4c:	40020444 	.word	0x40020444
 8003d50:	40020400 	.word	0x40020400
 8003d54:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5c:	2202      	movs	r2, #2
 8003d5e:	409a      	lsls	r2, r3
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	4013      	ands	r3, r2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f000 80dd 	beq.w	8003f24 <HAL_DMA_IRQHandler+0x3d8>
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	f003 0302 	and.w	r3, r3, #2
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 80d7 	beq.w	8003f24 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0320 	and.w	r3, r3, #32
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d10b      	bne.n	8003d9c <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 020a 	bic.w	r2, r2, #10
 8003d92:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	461a      	mov	r2, r3
 8003da2:	4b7b      	ldr	r3, [pc, #492]	; (8003f90 <HAL_DMA_IRQHandler+0x444>)
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d958      	bls.n	8003e5a <HAL_DMA_IRQHandler+0x30e>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a79      	ldr	r2, [pc, #484]	; (8003f94 <HAL_DMA_IRQHandler+0x448>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d04f      	beq.n	8003e52 <HAL_DMA_IRQHandler+0x306>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a78      	ldr	r2, [pc, #480]	; (8003f98 <HAL_DMA_IRQHandler+0x44c>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d048      	beq.n	8003e4e <HAL_DMA_IRQHandler+0x302>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a76      	ldr	r2, [pc, #472]	; (8003f9c <HAL_DMA_IRQHandler+0x450>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d040      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x2fc>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a75      	ldr	r2, [pc, #468]	; (8003fa0 <HAL_DMA_IRQHandler+0x454>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d038      	beq.n	8003e42 <HAL_DMA_IRQHandler+0x2f6>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a73      	ldr	r2, [pc, #460]	; (8003fa4 <HAL_DMA_IRQHandler+0x458>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d030      	beq.n	8003e3c <HAL_DMA_IRQHandler+0x2f0>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a72      	ldr	r2, [pc, #456]	; (8003fa8 <HAL_DMA_IRQHandler+0x45c>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d028      	beq.n	8003e36 <HAL_DMA_IRQHandler+0x2ea>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a69      	ldr	r2, [pc, #420]	; (8003f90 <HAL_DMA_IRQHandler+0x444>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d020      	beq.n	8003e30 <HAL_DMA_IRQHandler+0x2e4>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a6e      	ldr	r2, [pc, #440]	; (8003fac <HAL_DMA_IRQHandler+0x460>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d019      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x2e0>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a6c      	ldr	r2, [pc, #432]	; (8003fb0 <HAL_DMA_IRQHandler+0x464>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d012      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x2dc>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a6b      	ldr	r2, [pc, #428]	; (8003fb4 <HAL_DMA_IRQHandler+0x468>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d00a      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x2d6>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a69      	ldr	r2, [pc, #420]	; (8003fb8 <HAL_DMA_IRQHandler+0x46c>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d102      	bne.n	8003e1c <HAL_DMA_IRQHandler+0x2d0>
 8003e16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e1a:	e01b      	b.n	8003e54 <HAL_DMA_IRQHandler+0x308>
 8003e1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e20:	e018      	b.n	8003e54 <HAL_DMA_IRQHandler+0x308>
 8003e22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e26:	e015      	b.n	8003e54 <HAL_DMA_IRQHandler+0x308>
 8003e28:	2320      	movs	r3, #32
 8003e2a:	e013      	b.n	8003e54 <HAL_DMA_IRQHandler+0x308>
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	e011      	b.n	8003e54 <HAL_DMA_IRQHandler+0x308>
 8003e30:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e34:	e00e      	b.n	8003e54 <HAL_DMA_IRQHandler+0x308>
 8003e36:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003e3a:	e00b      	b.n	8003e54 <HAL_DMA_IRQHandler+0x308>
 8003e3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e40:	e008      	b.n	8003e54 <HAL_DMA_IRQHandler+0x308>
 8003e42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e46:	e005      	b.n	8003e54 <HAL_DMA_IRQHandler+0x308>
 8003e48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e4c:	e002      	b.n	8003e54 <HAL_DMA_IRQHandler+0x308>
 8003e4e:	2320      	movs	r3, #32
 8003e50:	e000      	b.n	8003e54 <HAL_DMA_IRQHandler+0x308>
 8003e52:	2302      	movs	r3, #2
 8003e54:	4a59      	ldr	r2, [pc, #356]	; (8003fbc <HAL_DMA_IRQHandler+0x470>)
 8003e56:	6053      	str	r3, [r2, #4]
 8003e58:	e057      	b.n	8003f0a <HAL_DMA_IRQHandler+0x3be>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a4d      	ldr	r2, [pc, #308]	; (8003f94 <HAL_DMA_IRQHandler+0x448>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d04f      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x3b8>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a4b      	ldr	r2, [pc, #300]	; (8003f98 <HAL_DMA_IRQHandler+0x44c>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d048      	beq.n	8003f00 <HAL_DMA_IRQHandler+0x3b4>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a4a      	ldr	r2, [pc, #296]	; (8003f9c <HAL_DMA_IRQHandler+0x450>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d040      	beq.n	8003efa <HAL_DMA_IRQHandler+0x3ae>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a48      	ldr	r2, [pc, #288]	; (8003fa0 <HAL_DMA_IRQHandler+0x454>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d038      	beq.n	8003ef4 <HAL_DMA_IRQHandler+0x3a8>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a47      	ldr	r2, [pc, #284]	; (8003fa4 <HAL_DMA_IRQHandler+0x458>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d030      	beq.n	8003eee <HAL_DMA_IRQHandler+0x3a2>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a45      	ldr	r2, [pc, #276]	; (8003fa8 <HAL_DMA_IRQHandler+0x45c>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d028      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0x39c>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a3d      	ldr	r2, [pc, #244]	; (8003f90 <HAL_DMA_IRQHandler+0x444>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d020      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x396>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a41      	ldr	r2, [pc, #260]	; (8003fac <HAL_DMA_IRQHandler+0x460>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d019      	beq.n	8003ede <HAL_DMA_IRQHandler+0x392>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a40      	ldr	r2, [pc, #256]	; (8003fb0 <HAL_DMA_IRQHandler+0x464>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d012      	beq.n	8003eda <HAL_DMA_IRQHandler+0x38e>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a3e      	ldr	r2, [pc, #248]	; (8003fb4 <HAL_DMA_IRQHandler+0x468>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d00a      	beq.n	8003ed4 <HAL_DMA_IRQHandler+0x388>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a3d      	ldr	r2, [pc, #244]	; (8003fb8 <HAL_DMA_IRQHandler+0x46c>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d102      	bne.n	8003ece <HAL_DMA_IRQHandler+0x382>
 8003ec8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ecc:	e01b      	b.n	8003f06 <HAL_DMA_IRQHandler+0x3ba>
 8003ece:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ed2:	e018      	b.n	8003f06 <HAL_DMA_IRQHandler+0x3ba>
 8003ed4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ed8:	e015      	b.n	8003f06 <HAL_DMA_IRQHandler+0x3ba>
 8003eda:	2320      	movs	r3, #32
 8003edc:	e013      	b.n	8003f06 <HAL_DMA_IRQHandler+0x3ba>
 8003ede:	2302      	movs	r3, #2
 8003ee0:	e011      	b.n	8003f06 <HAL_DMA_IRQHandler+0x3ba>
 8003ee2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ee6:	e00e      	b.n	8003f06 <HAL_DMA_IRQHandler+0x3ba>
 8003ee8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003eec:	e00b      	b.n	8003f06 <HAL_DMA_IRQHandler+0x3ba>
 8003eee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ef2:	e008      	b.n	8003f06 <HAL_DMA_IRQHandler+0x3ba>
 8003ef4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ef8:	e005      	b.n	8003f06 <HAL_DMA_IRQHandler+0x3ba>
 8003efa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003efe:	e002      	b.n	8003f06 <HAL_DMA_IRQHandler+0x3ba>
 8003f00:	2320      	movs	r3, #32
 8003f02:	e000      	b.n	8003f06 <HAL_DMA_IRQHandler+0x3ba>
 8003f04:	2302      	movs	r3, #2
 8003f06:	4a2e      	ldr	r2, [pc, #184]	; (8003fc0 <HAL_DMA_IRQHandler+0x474>)
 8003f08:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d034      	beq.n	8003f84 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003f22:	e02f      	b.n	8003f84 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f28:	2208      	movs	r2, #8
 8003f2a:	409a      	lsls	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d028      	beq.n	8003f86 <HAL_DMA_IRQHandler+0x43a>
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	f003 0308 	and.w	r3, r3, #8
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d023      	beq.n	8003f86 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 020e 	bic.w	r2, r2, #14
 8003f4c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f56:	2101      	movs	r1, #1
 8003f58:	fa01 f202 	lsl.w	r2, r1, r2
 8003f5c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d004      	beq.n	8003f86 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	4798      	blx	r3
    }
  }
  return;
 8003f84:	bf00      	nop
 8003f86:	bf00      	nop
}
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	40020080 	.word	0x40020080
 8003f94:	40020008 	.word	0x40020008
 8003f98:	4002001c 	.word	0x4002001c
 8003f9c:	40020030 	.word	0x40020030
 8003fa0:	40020044 	.word	0x40020044
 8003fa4:	40020058 	.word	0x40020058
 8003fa8:	4002006c 	.word	0x4002006c
 8003fac:	40020408 	.word	0x40020408
 8003fb0:	4002041c 	.word	0x4002041c
 8003fb4:	40020430 	.word	0x40020430
 8003fb8:	40020444 	.word	0x40020444
 8003fbc:	40020400 	.word	0x40020400
 8003fc0:	40020000 	.word	0x40020000

08003fc4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
 8003fd0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fda:	2101      	movs	r1, #1
 8003fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8003fe0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	683a      	ldr	r2, [r7, #0]
 8003fe8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	2b10      	cmp	r3, #16
 8003ff0:	d108      	bne.n	8004004 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	68ba      	ldr	r2, [r7, #8]
 8004000:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004002:	e007      	b.n	8004014 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68ba      	ldr	r2, [r7, #8]
 800400a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	60da      	str	r2, [r3, #12]
}
 8004014:	bf00      	nop
 8004016:	3714      	adds	r7, #20
 8004018:	46bd      	mov	sp, r7
 800401a:	bc80      	pop	{r7}
 800401c:	4770      	bx	lr
	...

08004020 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004020:	b480      	push	{r7}
 8004022:	b08b      	sub	sp, #44	; 0x2c
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800402a:	2300      	movs	r3, #0
 800402c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800402e:	2300      	movs	r3, #0
 8004030:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004032:	e179      	b.n	8004328 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004034:	2201      	movs	r2, #1
 8004036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	69fa      	ldr	r2, [r7, #28]
 8004044:	4013      	ands	r3, r2
 8004046:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	429a      	cmp	r2, r3
 800404e:	f040 8168 	bne.w	8004322 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	4a96      	ldr	r2, [pc, #600]	; (80042b0 <HAL_GPIO_Init+0x290>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d05e      	beq.n	800411a <HAL_GPIO_Init+0xfa>
 800405c:	4a94      	ldr	r2, [pc, #592]	; (80042b0 <HAL_GPIO_Init+0x290>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d875      	bhi.n	800414e <HAL_GPIO_Init+0x12e>
 8004062:	4a94      	ldr	r2, [pc, #592]	; (80042b4 <HAL_GPIO_Init+0x294>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d058      	beq.n	800411a <HAL_GPIO_Init+0xfa>
 8004068:	4a92      	ldr	r2, [pc, #584]	; (80042b4 <HAL_GPIO_Init+0x294>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d86f      	bhi.n	800414e <HAL_GPIO_Init+0x12e>
 800406e:	4a92      	ldr	r2, [pc, #584]	; (80042b8 <HAL_GPIO_Init+0x298>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d052      	beq.n	800411a <HAL_GPIO_Init+0xfa>
 8004074:	4a90      	ldr	r2, [pc, #576]	; (80042b8 <HAL_GPIO_Init+0x298>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d869      	bhi.n	800414e <HAL_GPIO_Init+0x12e>
 800407a:	4a90      	ldr	r2, [pc, #576]	; (80042bc <HAL_GPIO_Init+0x29c>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d04c      	beq.n	800411a <HAL_GPIO_Init+0xfa>
 8004080:	4a8e      	ldr	r2, [pc, #568]	; (80042bc <HAL_GPIO_Init+0x29c>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d863      	bhi.n	800414e <HAL_GPIO_Init+0x12e>
 8004086:	4a8e      	ldr	r2, [pc, #568]	; (80042c0 <HAL_GPIO_Init+0x2a0>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d046      	beq.n	800411a <HAL_GPIO_Init+0xfa>
 800408c:	4a8c      	ldr	r2, [pc, #560]	; (80042c0 <HAL_GPIO_Init+0x2a0>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d85d      	bhi.n	800414e <HAL_GPIO_Init+0x12e>
 8004092:	2b12      	cmp	r3, #18
 8004094:	d82a      	bhi.n	80040ec <HAL_GPIO_Init+0xcc>
 8004096:	2b12      	cmp	r3, #18
 8004098:	d859      	bhi.n	800414e <HAL_GPIO_Init+0x12e>
 800409a:	a201      	add	r2, pc, #4	; (adr r2, 80040a0 <HAL_GPIO_Init+0x80>)
 800409c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a0:	0800411b 	.word	0x0800411b
 80040a4:	080040f5 	.word	0x080040f5
 80040a8:	08004107 	.word	0x08004107
 80040ac:	08004149 	.word	0x08004149
 80040b0:	0800414f 	.word	0x0800414f
 80040b4:	0800414f 	.word	0x0800414f
 80040b8:	0800414f 	.word	0x0800414f
 80040bc:	0800414f 	.word	0x0800414f
 80040c0:	0800414f 	.word	0x0800414f
 80040c4:	0800414f 	.word	0x0800414f
 80040c8:	0800414f 	.word	0x0800414f
 80040cc:	0800414f 	.word	0x0800414f
 80040d0:	0800414f 	.word	0x0800414f
 80040d4:	0800414f 	.word	0x0800414f
 80040d8:	0800414f 	.word	0x0800414f
 80040dc:	0800414f 	.word	0x0800414f
 80040e0:	0800414f 	.word	0x0800414f
 80040e4:	080040fd 	.word	0x080040fd
 80040e8:	08004111 	.word	0x08004111
 80040ec:	4a75      	ldr	r2, [pc, #468]	; (80042c4 <HAL_GPIO_Init+0x2a4>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d013      	beq.n	800411a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80040f2:	e02c      	b.n	800414e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	623b      	str	r3, [r7, #32]
          break;
 80040fa:	e029      	b.n	8004150 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	3304      	adds	r3, #4
 8004102:	623b      	str	r3, [r7, #32]
          break;
 8004104:	e024      	b.n	8004150 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	3308      	adds	r3, #8
 800410c:	623b      	str	r3, [r7, #32]
          break;
 800410e:	e01f      	b.n	8004150 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	330c      	adds	r3, #12
 8004116:	623b      	str	r3, [r7, #32]
          break;
 8004118:	e01a      	b.n	8004150 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d102      	bne.n	8004128 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004122:	2304      	movs	r3, #4
 8004124:	623b      	str	r3, [r7, #32]
          break;
 8004126:	e013      	b.n	8004150 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	2b01      	cmp	r3, #1
 800412e:	d105      	bne.n	800413c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004130:	2308      	movs	r3, #8
 8004132:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	69fa      	ldr	r2, [r7, #28]
 8004138:	611a      	str	r2, [r3, #16]
          break;
 800413a:	e009      	b.n	8004150 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800413c:	2308      	movs	r3, #8
 800413e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	69fa      	ldr	r2, [r7, #28]
 8004144:	615a      	str	r2, [r3, #20]
          break;
 8004146:	e003      	b.n	8004150 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004148:	2300      	movs	r3, #0
 800414a:	623b      	str	r3, [r7, #32]
          break;
 800414c:	e000      	b.n	8004150 <HAL_GPIO_Init+0x130>
          break;
 800414e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004150:	69bb      	ldr	r3, [r7, #24]
 8004152:	2bff      	cmp	r3, #255	; 0xff
 8004154:	d801      	bhi.n	800415a <HAL_GPIO_Init+0x13a>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	e001      	b.n	800415e <HAL_GPIO_Init+0x13e>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	3304      	adds	r3, #4
 800415e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	2bff      	cmp	r3, #255	; 0xff
 8004164:	d802      	bhi.n	800416c <HAL_GPIO_Init+0x14c>
 8004166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	e002      	b.n	8004172 <HAL_GPIO_Init+0x152>
 800416c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416e:	3b08      	subs	r3, #8
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	210f      	movs	r1, #15
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	fa01 f303 	lsl.w	r3, r1, r3
 8004180:	43db      	mvns	r3, r3
 8004182:	401a      	ands	r2, r3
 8004184:	6a39      	ldr	r1, [r7, #32]
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	fa01 f303 	lsl.w	r3, r1, r3
 800418c:	431a      	orrs	r2, r3
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800419a:	2b00      	cmp	r3, #0
 800419c:	f000 80c1 	beq.w	8004322 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80041a0:	4b49      	ldr	r3, [pc, #292]	; (80042c8 <HAL_GPIO_Init+0x2a8>)
 80041a2:	699b      	ldr	r3, [r3, #24]
 80041a4:	4a48      	ldr	r2, [pc, #288]	; (80042c8 <HAL_GPIO_Init+0x2a8>)
 80041a6:	f043 0301 	orr.w	r3, r3, #1
 80041aa:	6193      	str	r3, [r2, #24]
 80041ac:	4b46      	ldr	r3, [pc, #280]	; (80042c8 <HAL_GPIO_Init+0x2a8>)
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	60bb      	str	r3, [r7, #8]
 80041b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80041b8:	4a44      	ldr	r2, [pc, #272]	; (80042cc <HAL_GPIO_Init+0x2ac>)
 80041ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041bc:	089b      	lsrs	r3, r3, #2
 80041be:	3302      	adds	r3, #2
 80041c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80041c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c8:	f003 0303 	and.w	r3, r3, #3
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	220f      	movs	r2, #15
 80041d0:	fa02 f303 	lsl.w	r3, r2, r3
 80041d4:	43db      	mvns	r3, r3
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	4013      	ands	r3, r2
 80041da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a3c      	ldr	r2, [pc, #240]	; (80042d0 <HAL_GPIO_Init+0x2b0>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d01f      	beq.n	8004224 <HAL_GPIO_Init+0x204>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a3b      	ldr	r2, [pc, #236]	; (80042d4 <HAL_GPIO_Init+0x2b4>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d019      	beq.n	8004220 <HAL_GPIO_Init+0x200>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a3a      	ldr	r2, [pc, #232]	; (80042d8 <HAL_GPIO_Init+0x2b8>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d013      	beq.n	800421c <HAL_GPIO_Init+0x1fc>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a39      	ldr	r2, [pc, #228]	; (80042dc <HAL_GPIO_Init+0x2bc>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d00d      	beq.n	8004218 <HAL_GPIO_Init+0x1f8>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a38      	ldr	r2, [pc, #224]	; (80042e0 <HAL_GPIO_Init+0x2c0>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d007      	beq.n	8004214 <HAL_GPIO_Init+0x1f4>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a37      	ldr	r2, [pc, #220]	; (80042e4 <HAL_GPIO_Init+0x2c4>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d101      	bne.n	8004210 <HAL_GPIO_Init+0x1f0>
 800420c:	2305      	movs	r3, #5
 800420e:	e00a      	b.n	8004226 <HAL_GPIO_Init+0x206>
 8004210:	2306      	movs	r3, #6
 8004212:	e008      	b.n	8004226 <HAL_GPIO_Init+0x206>
 8004214:	2304      	movs	r3, #4
 8004216:	e006      	b.n	8004226 <HAL_GPIO_Init+0x206>
 8004218:	2303      	movs	r3, #3
 800421a:	e004      	b.n	8004226 <HAL_GPIO_Init+0x206>
 800421c:	2302      	movs	r3, #2
 800421e:	e002      	b.n	8004226 <HAL_GPIO_Init+0x206>
 8004220:	2301      	movs	r3, #1
 8004222:	e000      	b.n	8004226 <HAL_GPIO_Init+0x206>
 8004224:	2300      	movs	r3, #0
 8004226:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004228:	f002 0203 	and.w	r2, r2, #3
 800422c:	0092      	lsls	r2, r2, #2
 800422e:	4093      	lsls	r3, r2
 8004230:	68fa      	ldr	r2, [r7, #12]
 8004232:	4313      	orrs	r3, r2
 8004234:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004236:	4925      	ldr	r1, [pc, #148]	; (80042cc <HAL_GPIO_Init+0x2ac>)
 8004238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423a:	089b      	lsrs	r3, r3, #2
 800423c:	3302      	adds	r3, #2
 800423e:	68fa      	ldr	r2, [r7, #12]
 8004240:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d006      	beq.n	800425e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004250:	4b25      	ldr	r3, [pc, #148]	; (80042e8 <HAL_GPIO_Init+0x2c8>)
 8004252:	689a      	ldr	r2, [r3, #8]
 8004254:	4924      	ldr	r1, [pc, #144]	; (80042e8 <HAL_GPIO_Init+0x2c8>)
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	4313      	orrs	r3, r2
 800425a:	608b      	str	r3, [r1, #8]
 800425c:	e006      	b.n	800426c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800425e:	4b22      	ldr	r3, [pc, #136]	; (80042e8 <HAL_GPIO_Init+0x2c8>)
 8004260:	689a      	ldr	r2, [r3, #8]
 8004262:	69bb      	ldr	r3, [r7, #24]
 8004264:	43db      	mvns	r3, r3
 8004266:	4920      	ldr	r1, [pc, #128]	; (80042e8 <HAL_GPIO_Init+0x2c8>)
 8004268:	4013      	ands	r3, r2
 800426a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d006      	beq.n	8004286 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004278:	4b1b      	ldr	r3, [pc, #108]	; (80042e8 <HAL_GPIO_Init+0x2c8>)
 800427a:	68da      	ldr	r2, [r3, #12]
 800427c:	491a      	ldr	r1, [pc, #104]	; (80042e8 <HAL_GPIO_Init+0x2c8>)
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	4313      	orrs	r3, r2
 8004282:	60cb      	str	r3, [r1, #12]
 8004284:	e006      	b.n	8004294 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004286:	4b18      	ldr	r3, [pc, #96]	; (80042e8 <HAL_GPIO_Init+0x2c8>)
 8004288:	68da      	ldr	r2, [r3, #12]
 800428a:	69bb      	ldr	r3, [r7, #24]
 800428c:	43db      	mvns	r3, r3
 800428e:	4916      	ldr	r1, [pc, #88]	; (80042e8 <HAL_GPIO_Init+0x2c8>)
 8004290:	4013      	ands	r3, r2
 8004292:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d025      	beq.n	80042ec <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80042a0:	4b11      	ldr	r3, [pc, #68]	; (80042e8 <HAL_GPIO_Init+0x2c8>)
 80042a2:	685a      	ldr	r2, [r3, #4]
 80042a4:	4910      	ldr	r1, [pc, #64]	; (80042e8 <HAL_GPIO_Init+0x2c8>)
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	604b      	str	r3, [r1, #4]
 80042ac:	e025      	b.n	80042fa <HAL_GPIO_Init+0x2da>
 80042ae:	bf00      	nop
 80042b0:	10320000 	.word	0x10320000
 80042b4:	10310000 	.word	0x10310000
 80042b8:	10220000 	.word	0x10220000
 80042bc:	10210000 	.word	0x10210000
 80042c0:	10120000 	.word	0x10120000
 80042c4:	10110000 	.word	0x10110000
 80042c8:	40021000 	.word	0x40021000
 80042cc:	40010000 	.word	0x40010000
 80042d0:	40010800 	.word	0x40010800
 80042d4:	40010c00 	.word	0x40010c00
 80042d8:	40011000 	.word	0x40011000
 80042dc:	40011400 	.word	0x40011400
 80042e0:	40011800 	.word	0x40011800
 80042e4:	40011c00 	.word	0x40011c00
 80042e8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80042ec:	4b15      	ldr	r3, [pc, #84]	; (8004344 <HAL_GPIO_Init+0x324>)
 80042ee:	685a      	ldr	r2, [r3, #4]
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	43db      	mvns	r3, r3
 80042f4:	4913      	ldr	r1, [pc, #76]	; (8004344 <HAL_GPIO_Init+0x324>)
 80042f6:	4013      	ands	r3, r2
 80042f8:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d006      	beq.n	8004314 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004306:	4b0f      	ldr	r3, [pc, #60]	; (8004344 <HAL_GPIO_Init+0x324>)
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	490e      	ldr	r1, [pc, #56]	; (8004344 <HAL_GPIO_Init+0x324>)
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	4313      	orrs	r3, r2
 8004310:	600b      	str	r3, [r1, #0]
 8004312:	e006      	b.n	8004322 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004314:	4b0b      	ldr	r3, [pc, #44]	; (8004344 <HAL_GPIO_Init+0x324>)
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	69bb      	ldr	r3, [r7, #24]
 800431a:	43db      	mvns	r3, r3
 800431c:	4909      	ldr	r1, [pc, #36]	; (8004344 <HAL_GPIO_Init+0x324>)
 800431e:	4013      	ands	r3, r2
 8004320:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004324:	3301      	adds	r3, #1
 8004326:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432e:	fa22 f303 	lsr.w	r3, r2, r3
 8004332:	2b00      	cmp	r3, #0
 8004334:	f47f ae7e 	bne.w	8004034 <HAL_GPIO_Init+0x14>
  }
}
 8004338:	bf00      	nop
 800433a:	bf00      	nop
 800433c:	372c      	adds	r7, #44	; 0x2c
 800433e:	46bd      	mov	sp, r7
 8004340:	bc80      	pop	{r7}
 8004342:	4770      	bx	lr
 8004344:	40010400 	.word	0x40010400

08004348 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	460b      	mov	r3, r1
 8004352:	807b      	strh	r3, [r7, #2]
 8004354:	4613      	mov	r3, r2
 8004356:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004358:	787b      	ldrb	r3, [r7, #1]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d003      	beq.n	8004366 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800435e:	887a      	ldrh	r2, [r7, #2]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004364:	e003      	b.n	800436e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004366:	887b      	ldrh	r3, [r7, #2]
 8004368:	041a      	lsls	r2, r3, #16
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	611a      	str	r2, [r3, #16]
}
 800436e:	bf00      	nop
 8004370:	370c      	adds	r7, #12
 8004372:	46bd      	mov	sp, r7
 8004374:	bc80      	pop	{r7}
 8004376:	4770      	bx	lr

08004378 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	460b      	mov	r3, r1
 8004382:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800438a:	887a      	ldrh	r2, [r7, #2]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	4013      	ands	r3, r2
 8004390:	041a      	lsls	r2, r3, #16
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	43d9      	mvns	r1, r3
 8004396:	887b      	ldrh	r3, [r7, #2]
 8004398:	400b      	ands	r3, r1
 800439a:	431a      	orrs	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	611a      	str	r2, [r3, #16]
}
 80043a0:	bf00      	nop
 80043a2:	3714      	adds	r7, #20
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bc80      	pop	{r7}
 80043a8:	4770      	bx	lr
	...

080043ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d101      	bne.n	80043be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e12b      	b.n	8004616 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d106      	bne.n	80043d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f7fd f9f0 	bl	80017b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2224      	movs	r2, #36	; 0x24
 80043dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f022 0201 	bic.w	r2, r2, #1
 80043ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80043fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800440e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004410:	f001 faba 	bl	8005988 <HAL_RCC_GetPCLK1Freq>
 8004414:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	4a81      	ldr	r2, [pc, #516]	; (8004620 <HAL_I2C_Init+0x274>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d807      	bhi.n	8004430 <HAL_I2C_Init+0x84>
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	4a80      	ldr	r2, [pc, #512]	; (8004624 <HAL_I2C_Init+0x278>)
 8004424:	4293      	cmp	r3, r2
 8004426:	bf94      	ite	ls
 8004428:	2301      	movls	r3, #1
 800442a:	2300      	movhi	r3, #0
 800442c:	b2db      	uxtb	r3, r3
 800442e:	e006      	b.n	800443e <HAL_I2C_Init+0x92>
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	4a7d      	ldr	r2, [pc, #500]	; (8004628 <HAL_I2C_Init+0x27c>)
 8004434:	4293      	cmp	r3, r2
 8004436:	bf94      	ite	ls
 8004438:	2301      	movls	r3, #1
 800443a:	2300      	movhi	r3, #0
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d001      	beq.n	8004446 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e0e7      	b.n	8004616 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	4a78      	ldr	r2, [pc, #480]	; (800462c <HAL_I2C_Init+0x280>)
 800444a:	fba2 2303 	umull	r2, r3, r2, r3
 800444e:	0c9b      	lsrs	r3, r3, #18
 8004450:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	430a      	orrs	r2, r1
 8004464:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	6a1b      	ldr	r3, [r3, #32]
 800446c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	4a6a      	ldr	r2, [pc, #424]	; (8004620 <HAL_I2C_Init+0x274>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d802      	bhi.n	8004480 <HAL_I2C_Init+0xd4>
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	3301      	adds	r3, #1
 800447e:	e009      	b.n	8004494 <HAL_I2C_Init+0xe8>
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004486:	fb02 f303 	mul.w	r3, r2, r3
 800448a:	4a69      	ldr	r2, [pc, #420]	; (8004630 <HAL_I2C_Init+0x284>)
 800448c:	fba2 2303 	umull	r2, r3, r2, r3
 8004490:	099b      	lsrs	r3, r3, #6
 8004492:	3301      	adds	r3, #1
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	6812      	ldr	r2, [r2, #0]
 8004498:	430b      	orrs	r3, r1
 800449a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80044a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	495c      	ldr	r1, [pc, #368]	; (8004620 <HAL_I2C_Init+0x274>)
 80044b0:	428b      	cmp	r3, r1
 80044b2:	d819      	bhi.n	80044e8 <HAL_I2C_Init+0x13c>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	1e59      	subs	r1, r3, #1
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	005b      	lsls	r3, r3, #1
 80044be:	fbb1 f3f3 	udiv	r3, r1, r3
 80044c2:	1c59      	adds	r1, r3, #1
 80044c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80044c8:	400b      	ands	r3, r1
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00a      	beq.n	80044e4 <HAL_I2C_Init+0x138>
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	1e59      	subs	r1, r3, #1
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	005b      	lsls	r3, r3, #1
 80044d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80044dc:	3301      	adds	r3, #1
 80044de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044e2:	e051      	b.n	8004588 <HAL_I2C_Init+0x1dc>
 80044e4:	2304      	movs	r3, #4
 80044e6:	e04f      	b.n	8004588 <HAL_I2C_Init+0x1dc>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d111      	bne.n	8004514 <HAL_I2C_Init+0x168>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	1e58      	subs	r0, r3, #1
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6859      	ldr	r1, [r3, #4]
 80044f8:	460b      	mov	r3, r1
 80044fa:	005b      	lsls	r3, r3, #1
 80044fc:	440b      	add	r3, r1
 80044fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004502:	3301      	adds	r3, #1
 8004504:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004508:	2b00      	cmp	r3, #0
 800450a:	bf0c      	ite	eq
 800450c:	2301      	moveq	r3, #1
 800450e:	2300      	movne	r3, #0
 8004510:	b2db      	uxtb	r3, r3
 8004512:	e012      	b.n	800453a <HAL_I2C_Init+0x18e>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	1e58      	subs	r0, r3, #1
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6859      	ldr	r1, [r3, #4]
 800451c:	460b      	mov	r3, r1
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	440b      	add	r3, r1
 8004522:	0099      	lsls	r1, r3, #2
 8004524:	440b      	add	r3, r1
 8004526:	fbb0 f3f3 	udiv	r3, r0, r3
 800452a:	3301      	adds	r3, #1
 800452c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004530:	2b00      	cmp	r3, #0
 8004532:	bf0c      	ite	eq
 8004534:	2301      	moveq	r3, #1
 8004536:	2300      	movne	r3, #0
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d001      	beq.n	8004542 <HAL_I2C_Init+0x196>
 800453e:	2301      	movs	r3, #1
 8004540:	e022      	b.n	8004588 <HAL_I2C_Init+0x1dc>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d10e      	bne.n	8004568 <HAL_I2C_Init+0x1bc>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	1e58      	subs	r0, r3, #1
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6859      	ldr	r1, [r3, #4]
 8004552:	460b      	mov	r3, r1
 8004554:	005b      	lsls	r3, r3, #1
 8004556:	440b      	add	r3, r1
 8004558:	fbb0 f3f3 	udiv	r3, r0, r3
 800455c:	3301      	adds	r3, #1
 800455e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004562:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004566:	e00f      	b.n	8004588 <HAL_I2C_Init+0x1dc>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	1e58      	subs	r0, r3, #1
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6859      	ldr	r1, [r3, #4]
 8004570:	460b      	mov	r3, r1
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	440b      	add	r3, r1
 8004576:	0099      	lsls	r1, r3, #2
 8004578:	440b      	add	r3, r1
 800457a:	fbb0 f3f3 	udiv	r3, r0, r3
 800457e:	3301      	adds	r3, #1
 8004580:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004584:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004588:	6879      	ldr	r1, [r7, #4]
 800458a:	6809      	ldr	r1, [r1, #0]
 800458c:	4313      	orrs	r3, r2
 800458e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	69da      	ldr	r2, [r3, #28]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	431a      	orrs	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	430a      	orrs	r2, r1
 80045aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80045b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	6911      	ldr	r1, [r2, #16]
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	68d2      	ldr	r2, [r2, #12]
 80045c2:	4311      	orrs	r1, r2
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	6812      	ldr	r2, [r2, #0]
 80045c8:	430b      	orrs	r3, r1
 80045ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	695a      	ldr	r2, [r3, #20]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	431a      	orrs	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	430a      	orrs	r2, r1
 80045e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f042 0201 	orr.w	r2, r2, #1
 80045f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2220      	movs	r2, #32
 8004602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	000186a0 	.word	0x000186a0
 8004624:	001e847f 	.word	0x001e847f
 8004628:	003d08ff 	.word	0x003d08ff
 800462c:	431bde83 	.word	0x431bde83
 8004630:	10624dd3 	.word	0x10624dd3

08004634 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b08c      	sub	sp, #48	; 0x30
 8004638:	af02      	add	r7, sp, #8
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	607a      	str	r2, [r7, #4]
 800463e:	461a      	mov	r2, r3
 8004640:	460b      	mov	r3, r1
 8004642:	817b      	strh	r3, [r7, #10]
 8004644:	4613      	mov	r3, r2
 8004646:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004648:	2300      	movs	r3, #0
 800464a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800464c:	f7fe fb6e 	bl	8002d2c <HAL_GetTick>
 8004650:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004658:	b2db      	uxtb	r3, r3
 800465a:	2b20      	cmp	r3, #32
 800465c:	f040 824b 	bne.w	8004af6 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004662:	9300      	str	r3, [sp, #0]
 8004664:	2319      	movs	r3, #25
 8004666:	2201      	movs	r2, #1
 8004668:	497f      	ldr	r1, [pc, #508]	; (8004868 <HAL_I2C_Master_Receive+0x234>)
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	f000 fc4a 	bl	8004f04 <I2C_WaitOnFlagUntilTimeout>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d001      	beq.n	800467a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8004676:	2302      	movs	r3, #2
 8004678:	e23e      	b.n	8004af8 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004680:	2b01      	cmp	r3, #1
 8004682:	d101      	bne.n	8004688 <HAL_I2C_Master_Receive+0x54>
 8004684:	2302      	movs	r3, #2
 8004686:	e237      	b.n	8004af8 <HAL_I2C_Master_Receive+0x4c4>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	2b01      	cmp	r3, #1
 800469c:	d007      	beq.n	80046ae <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f042 0201 	orr.w	r2, r2, #1
 80046ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046bc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2222      	movs	r2, #34	; 0x22
 80046c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2210      	movs	r2, #16
 80046ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	893a      	ldrh	r2, [r7, #8]
 80046de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046e4:	b29a      	uxth	r2, r3
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	4a5f      	ldr	r2, [pc, #380]	; (800486c <HAL_I2C_Master_Receive+0x238>)
 80046ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80046f0:	8979      	ldrh	r1, [r7, #10]
 80046f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f000 fb36 	bl	8004d68 <I2C_MasterRequestRead>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e1f8      	b.n	8004af8 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800470a:	2b00      	cmp	r3, #0
 800470c:	d113      	bne.n	8004736 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800470e:	2300      	movs	r3, #0
 8004710:	61fb      	str	r3, [r7, #28]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	695b      	ldr	r3, [r3, #20]
 8004718:	61fb      	str	r3, [r7, #28]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	699b      	ldr	r3, [r3, #24]
 8004720:	61fb      	str	r3, [r7, #28]
 8004722:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004732:	601a      	str	r2, [r3, #0]
 8004734:	e1cc      	b.n	8004ad0 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800473a:	2b01      	cmp	r3, #1
 800473c:	d11e      	bne.n	800477c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800474c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800474e:	b672      	cpsid	i
}
 8004750:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004752:	2300      	movs	r3, #0
 8004754:	61bb      	str	r3, [r7, #24]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	695b      	ldr	r3, [r3, #20]
 800475c:	61bb      	str	r3, [r7, #24]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	61bb      	str	r3, [r7, #24]
 8004766:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004776:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004778:	b662      	cpsie	i
}
 800477a:	e035      	b.n	80047e8 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004780:	2b02      	cmp	r3, #2
 8004782:	d11e      	bne.n	80047c2 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004792:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004794:	b672      	cpsid	i
}
 8004796:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004798:	2300      	movs	r3, #0
 800479a:	617b      	str	r3, [r7, #20]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	617b      	str	r3, [r7, #20]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	617b      	str	r3, [r7, #20]
 80047ac:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047bc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80047be:	b662      	cpsie	i
}
 80047c0:	e012      	b.n	80047e8 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80047d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047d2:	2300      	movs	r3, #0
 80047d4:	613b      	str	r3, [r7, #16]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	613b      	str	r3, [r7, #16]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	699b      	ldr	r3, [r3, #24]
 80047e4:	613b      	str	r3, [r7, #16]
 80047e6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80047e8:	e172      	b.n	8004ad0 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ee:	2b03      	cmp	r3, #3
 80047f0:	f200 811f 	bhi.w	8004a32 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d123      	bne.n	8004844 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004800:	68f8      	ldr	r0, [r7, #12]
 8004802:	f000 fc99 	bl	8005138 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e173      	b.n	8004af8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	691a      	ldr	r2, [r3, #16]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481a:	b2d2      	uxtb	r2, r2
 800481c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004822:	1c5a      	adds	r2, r3, #1
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800482c:	3b01      	subs	r3, #1
 800482e:	b29a      	uxth	r2, r3
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004838:	b29b      	uxth	r3, r3
 800483a:	3b01      	subs	r3, #1
 800483c:	b29a      	uxth	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004842:	e145      	b.n	8004ad0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004848:	2b02      	cmp	r3, #2
 800484a:	d152      	bne.n	80048f2 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800484c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484e:	9300      	str	r3, [sp, #0]
 8004850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004852:	2200      	movs	r2, #0
 8004854:	4906      	ldr	r1, [pc, #24]	; (8004870 <HAL_I2C_Master_Receive+0x23c>)
 8004856:	68f8      	ldr	r0, [r7, #12]
 8004858:	f000 fb54 	bl	8004f04 <I2C_WaitOnFlagUntilTimeout>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d008      	beq.n	8004874 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e148      	b.n	8004af8 <HAL_I2C_Master_Receive+0x4c4>
 8004866:	bf00      	nop
 8004868:	00100002 	.word	0x00100002
 800486c:	ffff0000 	.word	0xffff0000
 8004870:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004874:	b672      	cpsid	i
}
 8004876:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004886:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	691a      	ldr	r2, [r3, #16]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004892:	b2d2      	uxtb	r2, r2
 8004894:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489a:	1c5a      	adds	r2, r3, #1
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048a4:	3b01      	subs	r3, #1
 80048a6:	b29a      	uxth	r2, r3
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	3b01      	subs	r3, #1
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80048ba:	b662      	cpsie	i
}
 80048bc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	691a      	ldr	r2, [r3, #16]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c8:	b2d2      	uxtb	r2, r2
 80048ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d0:	1c5a      	adds	r2, r3, #1
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048da:	3b01      	subs	r3, #1
 80048dc:	b29a      	uxth	r2, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	3b01      	subs	r3, #1
 80048ea:	b29a      	uxth	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80048f0:	e0ee      	b.n	8004ad0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f4:	9300      	str	r3, [sp, #0]
 80048f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f8:	2200      	movs	r2, #0
 80048fa:	4981      	ldr	r1, [pc, #516]	; (8004b00 <HAL_I2C_Master_Receive+0x4cc>)
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f000 fb01 	bl	8004f04 <I2C_WaitOnFlagUntilTimeout>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d001      	beq.n	800490c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e0f5      	b.n	8004af8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800491a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800491c:	b672      	cpsid	i
}
 800491e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	691a      	ldr	r2, [r3, #16]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800492a:	b2d2      	uxtb	r2, r2
 800492c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004932:	1c5a      	adds	r2, r3, #1
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800493c:	3b01      	subs	r3, #1
 800493e:	b29a      	uxth	r2, r3
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004948:	b29b      	uxth	r3, r3
 800494a:	3b01      	subs	r3, #1
 800494c:	b29a      	uxth	r2, r3
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004952:	4b6c      	ldr	r3, [pc, #432]	; (8004b04 <HAL_I2C_Master_Receive+0x4d0>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	08db      	lsrs	r3, r3, #3
 8004958:	4a6b      	ldr	r2, [pc, #428]	; (8004b08 <HAL_I2C_Master_Receive+0x4d4>)
 800495a:	fba2 2303 	umull	r2, r3, r2, r3
 800495e:	0a1a      	lsrs	r2, r3, #8
 8004960:	4613      	mov	r3, r2
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	4413      	add	r3, r2
 8004966:	00da      	lsls	r2, r3, #3
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800496c:	6a3b      	ldr	r3, [r7, #32]
 800496e:	3b01      	subs	r3, #1
 8004970:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004972:	6a3b      	ldr	r3, [r7, #32]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d118      	bne.n	80049aa <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2220      	movs	r2, #32
 8004982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004992:	f043 0220 	orr.w	r2, r3, #32
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800499a:	b662      	cpsie	i
}
 800499c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e0a6      	b.n	8004af8 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	f003 0304 	and.w	r3, r3, #4
 80049b4:	2b04      	cmp	r3, #4
 80049b6:	d1d9      	bne.n	800496c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	691a      	ldr	r2, [r3, #16]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d2:	b2d2      	uxtb	r2, r2
 80049d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049da:	1c5a      	adds	r2, r3, #1
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049e4:	3b01      	subs	r3, #1
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	3b01      	subs	r3, #1
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80049fa:	b662      	cpsie	i
}
 80049fc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	691a      	ldr	r2, [r3, #16]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a08:	b2d2      	uxtb	r2, r2
 8004a0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a10:	1c5a      	adds	r2, r3, #1
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	3b01      	subs	r3, #1
 8004a2a:	b29a      	uxth	r2, r3
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a30:	e04e      	b.n	8004ad0 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a34:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f000 fb7e 	bl	8005138 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d001      	beq.n	8004a46 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e058      	b.n	8004af8 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	691a      	ldr	r2, [r3, #16]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a50:	b2d2      	uxtb	r2, r2
 8004a52:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a58:	1c5a      	adds	r2, r3, #1
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a62:	3b01      	subs	r3, #1
 8004a64:	b29a      	uxth	r2, r3
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	3b01      	subs	r3, #1
 8004a72:	b29a      	uxth	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	f003 0304 	and.w	r3, r3, #4
 8004a82:	2b04      	cmp	r3, #4
 8004a84:	d124      	bne.n	8004ad0 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a8a:	2b03      	cmp	r3, #3
 8004a8c:	d107      	bne.n	8004a9e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a9c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	691a      	ldr	r2, [r3, #16]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa8:	b2d2      	uxtb	r2, r2
 8004aaa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab0:	1c5a      	adds	r2, r3, #1
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aba:	3b01      	subs	r3, #1
 8004abc:	b29a      	uxth	r2, r3
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	3b01      	subs	r3, #1
 8004aca:	b29a      	uxth	r2, r3
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	f47f ae88 	bne.w	80047ea <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2220      	movs	r2, #32
 8004ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004af2:	2300      	movs	r3, #0
 8004af4:	e000      	b.n	8004af8 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8004af6:	2302      	movs	r3, #2
  }
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3728      	adds	r7, #40	; 0x28
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	00010004 	.word	0x00010004
 8004b04:	20000028 	.word	0x20000028
 8004b08:	14f8b589 	.word	0x14f8b589

08004b0c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b08a      	sub	sp, #40	; 0x28
 8004b10:	af02      	add	r7, sp, #8
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	607a      	str	r2, [r7, #4]
 8004b16:	603b      	str	r3, [r7, #0]
 8004b18:	460b      	mov	r3, r1
 8004b1a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004b1c:	f7fe f906 	bl	8002d2c <HAL_GetTick>
 8004b20:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004b22:	2300      	movs	r3, #0
 8004b24:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	2b20      	cmp	r3, #32
 8004b30:	f040 8111 	bne.w	8004d56 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	9300      	str	r3, [sp, #0]
 8004b38:	2319      	movs	r3, #25
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	4988      	ldr	r1, [pc, #544]	; (8004d60 <HAL_I2C_IsDeviceReady+0x254>)
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f000 f9e0 	bl	8004f04 <I2C_WaitOnFlagUntilTimeout>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	e104      	b.n	8004d58 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d101      	bne.n	8004b5c <HAL_I2C_IsDeviceReady+0x50>
 8004b58:	2302      	movs	r3, #2
 8004b5a:	e0fd      	b.n	8004d58 <HAL_I2C_IsDeviceReady+0x24c>
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d007      	beq.n	8004b82 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f042 0201 	orr.w	r2, r2, #1
 8004b80:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b90:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2224      	movs	r2, #36	; 0x24
 8004b96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	4a70      	ldr	r2, [pc, #448]	; (8004d64 <HAL_I2C_IsDeviceReady+0x258>)
 8004ba4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bb4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	9300      	str	r3, [sp, #0]
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f000 f99e 	bl	8004f04 <I2C_WaitOnFlagUntilTimeout>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d00d      	beq.n	8004bea <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bdc:	d103      	bne.n	8004be6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004be4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e0b6      	b.n	8004d58 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bea:	897b      	ldrh	r3, [r7, #10]
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	461a      	mov	r2, r3
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004bf8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004bfa:	f7fe f897 	bl	8002d2c <HAL_GetTick>
 8004bfe:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	bf0c      	ite	eq
 8004c0e:	2301      	moveq	r3, #1
 8004c10:	2300      	movne	r3, #0
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	695b      	ldr	r3, [r3, #20]
 8004c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c24:	bf0c      	ite	eq
 8004c26:	2301      	moveq	r3, #1
 8004c28:	2300      	movne	r3, #0
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004c2e:	e025      	b.n	8004c7c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c30:	f7fe f87c 	bl	8002d2c <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	683a      	ldr	r2, [r7, #0]
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d302      	bcc.n	8004c46 <HAL_I2C_IsDeviceReady+0x13a>
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d103      	bne.n	8004c4e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	22a0      	movs	r2, #160	; 0xa0
 8004c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	695b      	ldr	r3, [r3, #20]
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	bf0c      	ite	eq
 8004c5c:	2301      	moveq	r3, #1
 8004c5e:	2300      	movne	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	695b      	ldr	r3, [r3, #20]
 8004c6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c72:	bf0c      	ite	eq
 8004c74:	2301      	moveq	r3, #1
 8004c76:	2300      	movne	r3, #0
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2ba0      	cmp	r3, #160	; 0xa0
 8004c86:	d005      	beq.n	8004c94 <HAL_I2C_IsDeviceReady+0x188>
 8004c88:	7dfb      	ldrb	r3, [r7, #23]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d102      	bne.n	8004c94 <HAL_I2C_IsDeviceReady+0x188>
 8004c8e:	7dbb      	ldrb	r3, [r7, #22]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d0cd      	beq.n	8004c30 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2220      	movs	r2, #32
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d129      	bne.n	8004cfe <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cb8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cba:	2300      	movs	r3, #0
 8004cbc:	613b      	str	r3, [r7, #16]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	695b      	ldr	r3, [r3, #20]
 8004cc4:	613b      	str	r3, [r7, #16]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	699b      	ldr	r3, [r3, #24]
 8004ccc:	613b      	str	r3, [r7, #16]
 8004cce:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	9300      	str	r3, [sp, #0]
 8004cd4:	2319      	movs	r3, #25
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	4921      	ldr	r1, [pc, #132]	; (8004d60 <HAL_I2C_IsDeviceReady+0x254>)
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f000 f912 	bl	8004f04 <I2C_WaitOnFlagUntilTimeout>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d001      	beq.n	8004cea <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e036      	b.n	8004d58 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2220      	movs	r2, #32
 8004cee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	e02c      	b.n	8004d58 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d0c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d16:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	9300      	str	r3, [sp, #0]
 8004d1c:	2319      	movs	r3, #25
 8004d1e:	2201      	movs	r2, #1
 8004d20:	490f      	ldr	r1, [pc, #60]	; (8004d60 <HAL_I2C_IsDeviceReady+0x254>)
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 f8ee 	bl	8004f04 <I2C_WaitOnFlagUntilTimeout>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e012      	b.n	8004d58 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004d32:	69bb      	ldr	r3, [r7, #24]
 8004d34:	3301      	adds	r3, #1
 8004d36:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004d38:	69ba      	ldr	r2, [r7, #24]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	f4ff af32 	bcc.w	8004ba6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e000      	b.n	8004d58 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004d56:	2302      	movs	r3, #2
  }
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3720      	adds	r7, #32
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	00100002 	.word	0x00100002
 8004d64:	ffff0000 	.word	0xffff0000

08004d68 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b088      	sub	sp, #32
 8004d6c:	af02      	add	r7, sp, #8
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	607a      	str	r2, [r7, #4]
 8004d72:	603b      	str	r3, [r7, #0]
 8004d74:	460b      	mov	r3, r1
 8004d76:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d7c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d8c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	2b08      	cmp	r3, #8
 8004d92:	d006      	beq.n	8004da2 <I2C_MasterRequestRead+0x3a>
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d003      	beq.n	8004da2 <I2C_MasterRequestRead+0x3a>
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004da0:	d108      	bne.n	8004db4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004db0:	601a      	str	r2, [r3, #0]
 8004db2:	e00b      	b.n	8004dcc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db8:	2b11      	cmp	r3, #17
 8004dba:	d107      	bne.n	8004dcc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	9300      	str	r3, [sp, #0]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004dd8:	68f8      	ldr	r0, [r7, #12]
 8004dda:	f000 f893 	bl	8004f04 <I2C_WaitOnFlagUntilTimeout>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d00d      	beq.n	8004e00 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004df2:	d103      	bne.n	8004dfc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004dfa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	e079      	b.n	8004ef4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e08:	d108      	bne.n	8004e1c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004e0a:	897b      	ldrh	r3, [r7, #10]
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	f043 0301 	orr.w	r3, r3, #1
 8004e12:	b2da      	uxtb	r2, r3
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	611a      	str	r2, [r3, #16]
 8004e1a:	e05f      	b.n	8004edc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004e1c:	897b      	ldrh	r3, [r7, #10]
 8004e1e:	11db      	asrs	r3, r3, #7
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	f003 0306 	and.w	r3, r3, #6
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	f063 030f 	orn	r3, r3, #15
 8004e2c:	b2da      	uxtb	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	4930      	ldr	r1, [pc, #192]	; (8004efc <I2C_MasterRequestRead+0x194>)
 8004e3a:	68f8      	ldr	r0, [r7, #12]
 8004e3c:	f000 f8dc 	bl	8004ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d001      	beq.n	8004e4a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e054      	b.n	8004ef4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004e4a:	897b      	ldrh	r3, [r7, #10]
 8004e4c:	b2da      	uxtb	r2, r3
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	4929      	ldr	r1, [pc, #164]	; (8004f00 <I2C_MasterRequestRead+0x198>)
 8004e5a:	68f8      	ldr	r0, [r7, #12]
 8004e5c:	f000 f8cc 	bl	8004ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e60:	4603      	mov	r3, r0
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d001      	beq.n	8004e6a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e044      	b.n	8004ef4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	613b      	str	r3, [r7, #16]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	695b      	ldr	r3, [r3, #20]
 8004e74:	613b      	str	r3, [r7, #16]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	613b      	str	r3, [r7, #16]
 8004e7e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e8e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	9300      	str	r3, [sp, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e9c:	68f8      	ldr	r0, [r7, #12]
 8004e9e:	f000 f831 	bl	8004f04 <I2C_WaitOnFlagUntilTimeout>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00d      	beq.n	8004ec4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004eb6:	d103      	bne.n	8004ec0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ebe:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e017      	b.n	8004ef4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004ec4:	897b      	ldrh	r3, [r7, #10]
 8004ec6:	11db      	asrs	r3, r3, #7
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	f003 0306 	and.w	r3, r3, #6
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	f063 030e 	orn	r3, r3, #14
 8004ed4:	b2da      	uxtb	r2, r3
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	4907      	ldr	r1, [pc, #28]	; (8004f00 <I2C_MasterRequestRead+0x198>)
 8004ee2:	68f8      	ldr	r0, [r7, #12]
 8004ee4:	f000 f888 	bl	8004ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d001      	beq.n	8004ef2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e000      	b.n	8004ef4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004ef2:	2300      	movs	r3, #0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3718      	adds	r7, #24
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	00010008 	.word	0x00010008
 8004f00:	00010002 	.word	0x00010002

08004f04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	603b      	str	r3, [r7, #0]
 8004f10:	4613      	mov	r3, r2
 8004f12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f14:	e048      	b.n	8004fa8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f1c:	d044      	beq.n	8004fa8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f1e:	f7fd ff05 	bl	8002d2c <HAL_GetTick>
 8004f22:	4602      	mov	r2, r0
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	683a      	ldr	r2, [r7, #0]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d302      	bcc.n	8004f34 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d139      	bne.n	8004fa8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	0c1b      	lsrs	r3, r3, #16
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d10d      	bne.n	8004f5a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	695b      	ldr	r3, [r3, #20]
 8004f44:	43da      	mvns	r2, r3
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	4013      	ands	r3, r2
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	bf0c      	ite	eq
 8004f50:	2301      	moveq	r3, #1
 8004f52:	2300      	movne	r3, #0
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	461a      	mov	r2, r3
 8004f58:	e00c      	b.n	8004f74 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	43da      	mvns	r2, r3
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	4013      	ands	r3, r2
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	bf0c      	ite	eq
 8004f6c:	2301      	moveq	r3, #1
 8004f6e:	2300      	movne	r3, #0
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	461a      	mov	r2, r3
 8004f74:	79fb      	ldrb	r3, [r7, #7]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d116      	bne.n	8004fa8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2220      	movs	r2, #32
 8004f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f94:	f043 0220 	orr.w	r2, r3, #32
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e023      	b.n	8004ff0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	0c1b      	lsrs	r3, r3, #16
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d10d      	bne.n	8004fce <I2C_WaitOnFlagUntilTimeout+0xca>
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	695b      	ldr	r3, [r3, #20]
 8004fb8:	43da      	mvns	r2, r3
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	bf0c      	ite	eq
 8004fc4:	2301      	moveq	r3, #1
 8004fc6:	2300      	movne	r3, #0
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	461a      	mov	r2, r3
 8004fcc:	e00c      	b.n	8004fe8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	43da      	mvns	r2, r3
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	4013      	ands	r3, r2
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	bf0c      	ite	eq
 8004fe0:	2301      	moveq	r3, #1
 8004fe2:	2300      	movne	r3, #0
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	79fb      	ldrb	r3, [r7, #7]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d093      	beq.n	8004f16 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fee:	2300      	movs	r3, #0
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3710      	adds	r7, #16
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005006:	e071      	b.n	80050ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005012:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005016:	d123      	bne.n	8005060 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005026:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005030:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2220      	movs	r2, #32
 800503c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504c:	f043 0204 	orr.w	r2, r3, #4
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e067      	b.n	8005130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005066:	d041      	beq.n	80050ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005068:	f7fd fe60 	bl	8002d2c <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	429a      	cmp	r2, r3
 8005076:	d302      	bcc.n	800507e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d136      	bne.n	80050ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	0c1b      	lsrs	r3, r3, #16
 8005082:	b2db      	uxtb	r3, r3
 8005084:	2b01      	cmp	r3, #1
 8005086:	d10c      	bne.n	80050a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	43da      	mvns	r2, r3
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	4013      	ands	r3, r2
 8005094:	b29b      	uxth	r3, r3
 8005096:	2b00      	cmp	r3, #0
 8005098:	bf14      	ite	ne
 800509a:	2301      	movne	r3, #1
 800509c:	2300      	moveq	r3, #0
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	e00b      	b.n	80050ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	43da      	mvns	r2, r3
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	4013      	ands	r3, r2
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	bf14      	ite	ne
 80050b4:	2301      	movne	r3, #1
 80050b6:	2300      	moveq	r3, #0
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d016      	beq.n	80050ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2220      	movs	r2, #32
 80050c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d8:	f043 0220 	orr.w	r2, r3, #32
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e021      	b.n	8005130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	0c1b      	lsrs	r3, r3, #16
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d10c      	bne.n	8005110 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	695b      	ldr	r3, [r3, #20]
 80050fc:	43da      	mvns	r2, r3
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	4013      	ands	r3, r2
 8005102:	b29b      	uxth	r3, r3
 8005104:	2b00      	cmp	r3, #0
 8005106:	bf14      	ite	ne
 8005108:	2301      	movne	r3, #1
 800510a:	2300      	moveq	r3, #0
 800510c:	b2db      	uxtb	r3, r3
 800510e:	e00b      	b.n	8005128 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	699b      	ldr	r3, [r3, #24]
 8005116:	43da      	mvns	r2, r3
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	4013      	ands	r3, r2
 800511c:	b29b      	uxth	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	bf14      	ite	ne
 8005122:	2301      	movne	r3, #1
 8005124:	2300      	moveq	r3, #0
 8005126:	b2db      	uxtb	r3, r3
 8005128:	2b00      	cmp	r3, #0
 800512a:	f47f af6d 	bne.w	8005008 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800512e:	2300      	movs	r3, #0
}
 8005130:	4618      	mov	r0, r3
 8005132:	3710      	adds	r7, #16
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005144:	e049      	b.n	80051da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	695b      	ldr	r3, [r3, #20]
 800514c:	f003 0310 	and.w	r3, r3, #16
 8005150:	2b10      	cmp	r3, #16
 8005152:	d119      	bne.n	8005188 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f06f 0210 	mvn.w	r2, #16
 800515c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2200      	movs	r2, #0
 8005162:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2220      	movs	r2, #32
 8005168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2200      	movs	r2, #0
 8005170:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e030      	b.n	80051ea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005188:	f7fd fdd0 	bl	8002d2c <HAL_GetTick>
 800518c:	4602      	mov	r2, r0
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	68ba      	ldr	r2, [r7, #8]
 8005194:	429a      	cmp	r2, r3
 8005196:	d302      	bcc.n	800519e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d11d      	bne.n	80051da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	695b      	ldr	r3, [r3, #20]
 80051a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051a8:	2b40      	cmp	r3, #64	; 0x40
 80051aa:	d016      	beq.n	80051da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2220      	movs	r2, #32
 80051b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c6:	f043 0220 	orr.w	r2, r3, #32
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e007      	b.n	80051ea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	695b      	ldr	r3, [r3, #20]
 80051e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051e4:	2b40      	cmp	r3, #64	; 0x40
 80051e6:	d1ae      	bne.n	8005146 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
	...

080051f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b086      	sub	sp, #24
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d101      	bne.n	8005206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e272      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	2b00      	cmp	r3, #0
 8005210:	f000 8087 	beq.w	8005322 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005214:	4b92      	ldr	r3, [pc, #584]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f003 030c 	and.w	r3, r3, #12
 800521c:	2b04      	cmp	r3, #4
 800521e:	d00c      	beq.n	800523a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005220:	4b8f      	ldr	r3, [pc, #572]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f003 030c 	and.w	r3, r3, #12
 8005228:	2b08      	cmp	r3, #8
 800522a:	d112      	bne.n	8005252 <HAL_RCC_OscConfig+0x5e>
 800522c:	4b8c      	ldr	r3, [pc, #560]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005234:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005238:	d10b      	bne.n	8005252 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800523a:	4b89      	ldr	r3, [pc, #548]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d06c      	beq.n	8005320 <HAL_RCC_OscConfig+0x12c>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d168      	bne.n	8005320 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e24c      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800525a:	d106      	bne.n	800526a <HAL_RCC_OscConfig+0x76>
 800525c:	4b80      	ldr	r3, [pc, #512]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a7f      	ldr	r2, [pc, #508]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005262:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005266:	6013      	str	r3, [r2, #0]
 8005268:	e02e      	b.n	80052c8 <HAL_RCC_OscConfig+0xd4>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10c      	bne.n	800528c <HAL_RCC_OscConfig+0x98>
 8005272:	4b7b      	ldr	r3, [pc, #492]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a7a      	ldr	r2, [pc, #488]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005278:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800527c:	6013      	str	r3, [r2, #0]
 800527e:	4b78      	ldr	r3, [pc, #480]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a77      	ldr	r2, [pc, #476]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005284:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005288:	6013      	str	r3, [r2, #0]
 800528a:	e01d      	b.n	80052c8 <HAL_RCC_OscConfig+0xd4>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005294:	d10c      	bne.n	80052b0 <HAL_RCC_OscConfig+0xbc>
 8005296:	4b72      	ldr	r3, [pc, #456]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a71      	ldr	r2, [pc, #452]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800529c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052a0:	6013      	str	r3, [r2, #0]
 80052a2:	4b6f      	ldr	r3, [pc, #444]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a6e      	ldr	r2, [pc, #440]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052ac:	6013      	str	r3, [r2, #0]
 80052ae:	e00b      	b.n	80052c8 <HAL_RCC_OscConfig+0xd4>
 80052b0:	4b6b      	ldr	r3, [pc, #428]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a6a      	ldr	r2, [pc, #424]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052ba:	6013      	str	r3, [r2, #0]
 80052bc:	4b68      	ldr	r3, [pc, #416]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a67      	ldr	r2, [pc, #412]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d013      	beq.n	80052f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052d0:	f7fd fd2c 	bl	8002d2c <HAL_GetTick>
 80052d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052d6:	e008      	b.n	80052ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052d8:	f7fd fd28 	bl	8002d2c <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	2b64      	cmp	r3, #100	; 0x64
 80052e4:	d901      	bls.n	80052ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e200      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ea:	4b5d      	ldr	r3, [pc, #372]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d0f0      	beq.n	80052d8 <HAL_RCC_OscConfig+0xe4>
 80052f6:	e014      	b.n	8005322 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f8:	f7fd fd18 	bl	8002d2c <HAL_GetTick>
 80052fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052fe:	e008      	b.n	8005312 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005300:	f7fd fd14 	bl	8002d2c <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	2b64      	cmp	r3, #100	; 0x64
 800530c:	d901      	bls.n	8005312 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	e1ec      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005312:	4b53      	ldr	r3, [pc, #332]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d1f0      	bne.n	8005300 <HAL_RCC_OscConfig+0x10c>
 800531e:	e000      	b.n	8005322 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005320:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0302 	and.w	r3, r3, #2
 800532a:	2b00      	cmp	r3, #0
 800532c:	d063      	beq.n	80053f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800532e:	4b4c      	ldr	r3, [pc, #304]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f003 030c 	and.w	r3, r3, #12
 8005336:	2b00      	cmp	r3, #0
 8005338:	d00b      	beq.n	8005352 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800533a:	4b49      	ldr	r3, [pc, #292]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f003 030c 	and.w	r3, r3, #12
 8005342:	2b08      	cmp	r3, #8
 8005344:	d11c      	bne.n	8005380 <HAL_RCC_OscConfig+0x18c>
 8005346:	4b46      	ldr	r3, [pc, #280]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d116      	bne.n	8005380 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005352:	4b43      	ldr	r3, [pc, #268]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	2b00      	cmp	r3, #0
 800535c:	d005      	beq.n	800536a <HAL_RCC_OscConfig+0x176>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	691b      	ldr	r3, [r3, #16]
 8005362:	2b01      	cmp	r3, #1
 8005364:	d001      	beq.n	800536a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e1c0      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800536a:	4b3d      	ldr	r3, [pc, #244]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	00db      	lsls	r3, r3, #3
 8005378:	4939      	ldr	r1, [pc, #228]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800537a:	4313      	orrs	r3, r2
 800537c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800537e:	e03a      	b.n	80053f6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	691b      	ldr	r3, [r3, #16]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d020      	beq.n	80053ca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005388:	4b36      	ldr	r3, [pc, #216]	; (8005464 <HAL_RCC_OscConfig+0x270>)
 800538a:	2201      	movs	r2, #1
 800538c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800538e:	f7fd fccd 	bl	8002d2c <HAL_GetTick>
 8005392:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005394:	e008      	b.n	80053a8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005396:	f7fd fcc9 	bl	8002d2c <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d901      	bls.n	80053a8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80053a4:	2303      	movs	r3, #3
 80053a6:	e1a1      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053a8:	4b2d      	ldr	r3, [pc, #180]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0302 	and.w	r3, r3, #2
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d0f0      	beq.n	8005396 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053b4:	4b2a      	ldr	r3, [pc, #168]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	00db      	lsls	r3, r3, #3
 80053c2:	4927      	ldr	r1, [pc, #156]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80053c4:	4313      	orrs	r3, r2
 80053c6:	600b      	str	r3, [r1, #0]
 80053c8:	e015      	b.n	80053f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053ca:	4b26      	ldr	r3, [pc, #152]	; (8005464 <HAL_RCC_OscConfig+0x270>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d0:	f7fd fcac 	bl	8002d2c <HAL_GetTick>
 80053d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053d6:	e008      	b.n	80053ea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053d8:	f7fd fca8 	bl	8002d2c <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d901      	bls.n	80053ea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e180      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053ea:	4b1d      	ldr	r3, [pc, #116]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d1f0      	bne.n	80053d8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0308 	and.w	r3, r3, #8
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d03a      	beq.n	8005478 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d019      	beq.n	800543e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800540a:	4b17      	ldr	r3, [pc, #92]	; (8005468 <HAL_RCC_OscConfig+0x274>)
 800540c:	2201      	movs	r2, #1
 800540e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005410:	f7fd fc8c 	bl	8002d2c <HAL_GetTick>
 8005414:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005416:	e008      	b.n	800542a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005418:	f7fd fc88 	bl	8002d2c <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d901      	bls.n	800542a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e160      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800542a:	4b0d      	ldr	r3, [pc, #52]	; (8005460 <HAL_RCC_OscConfig+0x26c>)
 800542c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d0f0      	beq.n	8005418 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005436:	2001      	movs	r0, #1
 8005438:	f000 face 	bl	80059d8 <RCC_Delay>
 800543c:	e01c      	b.n	8005478 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800543e:	4b0a      	ldr	r3, [pc, #40]	; (8005468 <HAL_RCC_OscConfig+0x274>)
 8005440:	2200      	movs	r2, #0
 8005442:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005444:	f7fd fc72 	bl	8002d2c <HAL_GetTick>
 8005448:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800544a:	e00f      	b.n	800546c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800544c:	f7fd fc6e 	bl	8002d2c <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	2b02      	cmp	r3, #2
 8005458:	d908      	bls.n	800546c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e146      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
 800545e:	bf00      	nop
 8005460:	40021000 	.word	0x40021000
 8005464:	42420000 	.word	0x42420000
 8005468:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800546c:	4b92      	ldr	r3, [pc, #584]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800546e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005470:	f003 0302 	and.w	r3, r3, #2
 8005474:	2b00      	cmp	r3, #0
 8005476:	d1e9      	bne.n	800544c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0304 	and.w	r3, r3, #4
 8005480:	2b00      	cmp	r3, #0
 8005482:	f000 80a6 	beq.w	80055d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005486:	2300      	movs	r3, #0
 8005488:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800548a:	4b8b      	ldr	r3, [pc, #556]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005492:	2b00      	cmp	r3, #0
 8005494:	d10d      	bne.n	80054b2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005496:	4b88      	ldr	r3, [pc, #544]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005498:	69db      	ldr	r3, [r3, #28]
 800549a:	4a87      	ldr	r2, [pc, #540]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800549c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054a0:	61d3      	str	r3, [r2, #28]
 80054a2:	4b85      	ldr	r3, [pc, #532]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80054a4:	69db      	ldr	r3, [r3, #28]
 80054a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054aa:	60bb      	str	r3, [r7, #8]
 80054ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054ae:	2301      	movs	r3, #1
 80054b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054b2:	4b82      	ldr	r3, [pc, #520]	; (80056bc <HAL_RCC_OscConfig+0x4c8>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d118      	bne.n	80054f0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054be:	4b7f      	ldr	r3, [pc, #508]	; (80056bc <HAL_RCC_OscConfig+0x4c8>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a7e      	ldr	r2, [pc, #504]	; (80056bc <HAL_RCC_OscConfig+0x4c8>)
 80054c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054ca:	f7fd fc2f 	bl	8002d2c <HAL_GetTick>
 80054ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054d0:	e008      	b.n	80054e4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054d2:	f7fd fc2b 	bl	8002d2c <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	2b64      	cmp	r3, #100	; 0x64
 80054de:	d901      	bls.n	80054e4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e103      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054e4:	4b75      	ldr	r3, [pc, #468]	; (80056bc <HAL_RCC_OscConfig+0x4c8>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d0f0      	beq.n	80054d2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d106      	bne.n	8005506 <HAL_RCC_OscConfig+0x312>
 80054f8:	4b6f      	ldr	r3, [pc, #444]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80054fa:	6a1b      	ldr	r3, [r3, #32]
 80054fc:	4a6e      	ldr	r2, [pc, #440]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80054fe:	f043 0301 	orr.w	r3, r3, #1
 8005502:	6213      	str	r3, [r2, #32]
 8005504:	e02d      	b.n	8005562 <HAL_RCC_OscConfig+0x36e>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d10c      	bne.n	8005528 <HAL_RCC_OscConfig+0x334>
 800550e:	4b6a      	ldr	r3, [pc, #424]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005510:	6a1b      	ldr	r3, [r3, #32]
 8005512:	4a69      	ldr	r2, [pc, #420]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005514:	f023 0301 	bic.w	r3, r3, #1
 8005518:	6213      	str	r3, [r2, #32]
 800551a:	4b67      	ldr	r3, [pc, #412]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800551c:	6a1b      	ldr	r3, [r3, #32]
 800551e:	4a66      	ldr	r2, [pc, #408]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005520:	f023 0304 	bic.w	r3, r3, #4
 8005524:	6213      	str	r3, [r2, #32]
 8005526:	e01c      	b.n	8005562 <HAL_RCC_OscConfig+0x36e>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	2b05      	cmp	r3, #5
 800552e:	d10c      	bne.n	800554a <HAL_RCC_OscConfig+0x356>
 8005530:	4b61      	ldr	r3, [pc, #388]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005532:	6a1b      	ldr	r3, [r3, #32]
 8005534:	4a60      	ldr	r2, [pc, #384]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005536:	f043 0304 	orr.w	r3, r3, #4
 800553a:	6213      	str	r3, [r2, #32]
 800553c:	4b5e      	ldr	r3, [pc, #376]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800553e:	6a1b      	ldr	r3, [r3, #32]
 8005540:	4a5d      	ldr	r2, [pc, #372]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005542:	f043 0301 	orr.w	r3, r3, #1
 8005546:	6213      	str	r3, [r2, #32]
 8005548:	e00b      	b.n	8005562 <HAL_RCC_OscConfig+0x36e>
 800554a:	4b5b      	ldr	r3, [pc, #364]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	4a5a      	ldr	r2, [pc, #360]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005550:	f023 0301 	bic.w	r3, r3, #1
 8005554:	6213      	str	r3, [r2, #32]
 8005556:	4b58      	ldr	r3, [pc, #352]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	4a57      	ldr	r2, [pc, #348]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800555c:	f023 0304 	bic.w	r3, r3, #4
 8005560:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d015      	beq.n	8005596 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800556a:	f7fd fbdf 	bl	8002d2c <HAL_GetTick>
 800556e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005570:	e00a      	b.n	8005588 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005572:	f7fd fbdb 	bl	8002d2c <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005580:	4293      	cmp	r3, r2
 8005582:	d901      	bls.n	8005588 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e0b1      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005588:	4b4b      	ldr	r3, [pc, #300]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800558a:	6a1b      	ldr	r3, [r3, #32]
 800558c:	f003 0302 	and.w	r3, r3, #2
 8005590:	2b00      	cmp	r3, #0
 8005592:	d0ee      	beq.n	8005572 <HAL_RCC_OscConfig+0x37e>
 8005594:	e014      	b.n	80055c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005596:	f7fd fbc9 	bl	8002d2c <HAL_GetTick>
 800559a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800559c:	e00a      	b.n	80055b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800559e:	f7fd fbc5 	bl	8002d2c <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d901      	bls.n	80055b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e09b      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055b4:	4b40      	ldr	r3, [pc, #256]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	f003 0302 	and.w	r3, r3, #2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d1ee      	bne.n	800559e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80055c0:	7dfb      	ldrb	r3, [r7, #23]
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d105      	bne.n	80055d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055c6:	4b3c      	ldr	r3, [pc, #240]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80055c8:	69db      	ldr	r3, [r3, #28]
 80055ca:	4a3b      	ldr	r2, [pc, #236]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80055cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	69db      	ldr	r3, [r3, #28]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	f000 8087 	beq.w	80056ea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80055dc:	4b36      	ldr	r3, [pc, #216]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f003 030c 	and.w	r3, r3, #12
 80055e4:	2b08      	cmp	r3, #8
 80055e6:	d061      	beq.n	80056ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	69db      	ldr	r3, [r3, #28]
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d146      	bne.n	800567e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055f0:	4b33      	ldr	r3, [pc, #204]	; (80056c0 <HAL_RCC_OscConfig+0x4cc>)
 80055f2:	2200      	movs	r2, #0
 80055f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055f6:	f7fd fb99 	bl	8002d2c <HAL_GetTick>
 80055fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055fc:	e008      	b.n	8005610 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055fe:	f7fd fb95 	bl	8002d2c <HAL_GetTick>
 8005602:	4602      	mov	r2, r0
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	2b02      	cmp	r3, #2
 800560a:	d901      	bls.n	8005610 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e06d      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005610:	4b29      	ldr	r3, [pc, #164]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d1f0      	bne.n	80055fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005624:	d108      	bne.n	8005638 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005626:	4b24      	ldr	r3, [pc, #144]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	4921      	ldr	r1, [pc, #132]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005634:	4313      	orrs	r3, r2
 8005636:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005638:	4b1f      	ldr	r3, [pc, #124]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a19      	ldr	r1, [r3, #32]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005648:	430b      	orrs	r3, r1
 800564a:	491b      	ldr	r1, [pc, #108]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 800564c:	4313      	orrs	r3, r2
 800564e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005650:	4b1b      	ldr	r3, [pc, #108]	; (80056c0 <HAL_RCC_OscConfig+0x4cc>)
 8005652:	2201      	movs	r2, #1
 8005654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005656:	f7fd fb69 	bl	8002d2c <HAL_GetTick>
 800565a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800565c:	e008      	b.n	8005670 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800565e:	f7fd fb65 	bl	8002d2c <HAL_GetTick>
 8005662:	4602      	mov	r2, r0
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	1ad3      	subs	r3, r2, r3
 8005668:	2b02      	cmp	r3, #2
 800566a:	d901      	bls.n	8005670 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	e03d      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005670:	4b11      	ldr	r3, [pc, #68]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d0f0      	beq.n	800565e <HAL_RCC_OscConfig+0x46a>
 800567c:	e035      	b.n	80056ea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800567e:	4b10      	ldr	r3, [pc, #64]	; (80056c0 <HAL_RCC_OscConfig+0x4cc>)
 8005680:	2200      	movs	r2, #0
 8005682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005684:	f7fd fb52 	bl	8002d2c <HAL_GetTick>
 8005688:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800568a:	e008      	b.n	800569e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800568c:	f7fd fb4e 	bl	8002d2c <HAL_GetTick>
 8005690:	4602      	mov	r2, r0
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	1ad3      	subs	r3, r2, r3
 8005696:	2b02      	cmp	r3, #2
 8005698:	d901      	bls.n	800569e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	e026      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800569e:	4b06      	ldr	r3, [pc, #24]	; (80056b8 <HAL_RCC_OscConfig+0x4c4>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1f0      	bne.n	800568c <HAL_RCC_OscConfig+0x498>
 80056aa:	e01e      	b.n	80056ea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	69db      	ldr	r3, [r3, #28]
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d107      	bne.n	80056c4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e019      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
 80056b8:	40021000 	.word	0x40021000
 80056bc:	40007000 	.word	0x40007000
 80056c0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80056c4:	4b0b      	ldr	r3, [pc, #44]	; (80056f4 <HAL_RCC_OscConfig+0x500>)
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6a1b      	ldr	r3, [r3, #32]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d106      	bne.n	80056e6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d001      	beq.n	80056ea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e000      	b.n	80056ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3718      	adds	r7, #24
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	40021000 	.word	0x40021000

080056f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d101      	bne.n	800570c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e0d0      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800570c:	4b6a      	ldr	r3, [pc, #424]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0307 	and.w	r3, r3, #7
 8005714:	683a      	ldr	r2, [r7, #0]
 8005716:	429a      	cmp	r2, r3
 8005718:	d910      	bls.n	800573c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800571a:	4b67      	ldr	r3, [pc, #412]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f023 0207 	bic.w	r2, r3, #7
 8005722:	4965      	ldr	r1, [pc, #404]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	4313      	orrs	r3, r2
 8005728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800572a:	4b63      	ldr	r3, [pc, #396]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0307 	and.w	r3, r3, #7
 8005732:	683a      	ldr	r2, [r7, #0]
 8005734:	429a      	cmp	r2, r3
 8005736:	d001      	beq.n	800573c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e0b8      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0302 	and.w	r3, r3, #2
 8005744:	2b00      	cmp	r3, #0
 8005746:	d020      	beq.n	800578a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0304 	and.w	r3, r3, #4
 8005750:	2b00      	cmp	r3, #0
 8005752:	d005      	beq.n	8005760 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005754:	4b59      	ldr	r3, [pc, #356]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	4a58      	ldr	r2, [pc, #352]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 800575a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800575e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0308 	and.w	r3, r3, #8
 8005768:	2b00      	cmp	r3, #0
 800576a:	d005      	beq.n	8005778 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800576c:	4b53      	ldr	r3, [pc, #332]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	4a52      	ldr	r2, [pc, #328]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005772:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005776:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005778:	4b50      	ldr	r3, [pc, #320]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	494d      	ldr	r1, [pc, #308]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005786:	4313      	orrs	r3, r2
 8005788:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0301 	and.w	r3, r3, #1
 8005792:	2b00      	cmp	r3, #0
 8005794:	d040      	beq.n	8005818 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	2b01      	cmp	r3, #1
 800579c:	d107      	bne.n	80057ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800579e:	4b47      	ldr	r3, [pc, #284]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d115      	bne.n	80057d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e07f      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	2b02      	cmp	r3, #2
 80057b4:	d107      	bne.n	80057c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057b6:	4b41      	ldr	r3, [pc, #260]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d109      	bne.n	80057d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e073      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057c6:	4b3d      	ldr	r3, [pc, #244]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0302 	and.w	r3, r3, #2
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e06b      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057d6:	4b39      	ldr	r3, [pc, #228]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	f023 0203 	bic.w	r2, r3, #3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	4936      	ldr	r1, [pc, #216]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 80057e4:	4313      	orrs	r3, r2
 80057e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057e8:	f7fd faa0 	bl	8002d2c <HAL_GetTick>
 80057ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ee:	e00a      	b.n	8005806 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057f0:	f7fd fa9c 	bl	8002d2c <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80057fe:	4293      	cmp	r3, r2
 8005800:	d901      	bls.n	8005806 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e053      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005806:	4b2d      	ldr	r3, [pc, #180]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f003 020c 	and.w	r2, r3, #12
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	429a      	cmp	r2, r3
 8005816:	d1eb      	bne.n	80057f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005818:	4b27      	ldr	r3, [pc, #156]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 0307 	and.w	r3, r3, #7
 8005820:	683a      	ldr	r2, [r7, #0]
 8005822:	429a      	cmp	r2, r3
 8005824:	d210      	bcs.n	8005848 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005826:	4b24      	ldr	r3, [pc, #144]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f023 0207 	bic.w	r2, r3, #7
 800582e:	4922      	ldr	r1, [pc, #136]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	4313      	orrs	r3, r2
 8005834:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005836:	4b20      	ldr	r3, [pc, #128]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 0307 	and.w	r3, r3, #7
 800583e:	683a      	ldr	r2, [r7, #0]
 8005840:	429a      	cmp	r2, r3
 8005842:	d001      	beq.n	8005848 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	e032      	b.n	80058ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 0304 	and.w	r3, r3, #4
 8005850:	2b00      	cmp	r3, #0
 8005852:	d008      	beq.n	8005866 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005854:	4b19      	ldr	r3, [pc, #100]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	4916      	ldr	r1, [pc, #88]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005862:	4313      	orrs	r3, r2
 8005864:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 0308 	and.w	r3, r3, #8
 800586e:	2b00      	cmp	r3, #0
 8005870:	d009      	beq.n	8005886 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005872:	4b12      	ldr	r3, [pc, #72]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	00db      	lsls	r3, r3, #3
 8005880:	490e      	ldr	r1, [pc, #56]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005882:	4313      	orrs	r3, r2
 8005884:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005886:	f000 f821 	bl	80058cc <HAL_RCC_GetSysClockFreq>
 800588a:	4602      	mov	r2, r0
 800588c:	4b0b      	ldr	r3, [pc, #44]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	091b      	lsrs	r3, r3, #4
 8005892:	f003 030f 	and.w	r3, r3, #15
 8005896:	490a      	ldr	r1, [pc, #40]	; (80058c0 <HAL_RCC_ClockConfig+0x1c8>)
 8005898:	5ccb      	ldrb	r3, [r1, r3]
 800589a:	fa22 f303 	lsr.w	r3, r2, r3
 800589e:	4a09      	ldr	r2, [pc, #36]	; (80058c4 <HAL_RCC_ClockConfig+0x1cc>)
 80058a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80058a2:	4b09      	ldr	r3, [pc, #36]	; (80058c8 <HAL_RCC_ClockConfig+0x1d0>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7fd f9fe 	bl	8002ca8 <HAL_InitTick>

  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	40022000 	.word	0x40022000
 80058bc:	40021000 	.word	0x40021000
 80058c0:	08008668 	.word	0x08008668
 80058c4:	20000028 	.word	0x20000028
 80058c8:	2000002c 	.word	0x2000002c

080058cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b087      	sub	sp, #28
 80058d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80058d2:	2300      	movs	r3, #0
 80058d4:	60fb      	str	r3, [r7, #12]
 80058d6:	2300      	movs	r3, #0
 80058d8:	60bb      	str	r3, [r7, #8]
 80058da:	2300      	movs	r3, #0
 80058dc:	617b      	str	r3, [r7, #20]
 80058de:	2300      	movs	r3, #0
 80058e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80058e2:	2300      	movs	r3, #0
 80058e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80058e6:	4b1e      	ldr	r3, [pc, #120]	; (8005960 <HAL_RCC_GetSysClockFreq+0x94>)
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f003 030c 	and.w	r3, r3, #12
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d002      	beq.n	80058fc <HAL_RCC_GetSysClockFreq+0x30>
 80058f6:	2b08      	cmp	r3, #8
 80058f8:	d003      	beq.n	8005902 <HAL_RCC_GetSysClockFreq+0x36>
 80058fa:	e027      	b.n	800594c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80058fc:	4b19      	ldr	r3, [pc, #100]	; (8005964 <HAL_RCC_GetSysClockFreq+0x98>)
 80058fe:	613b      	str	r3, [r7, #16]
      break;
 8005900:	e027      	b.n	8005952 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	0c9b      	lsrs	r3, r3, #18
 8005906:	f003 030f 	and.w	r3, r3, #15
 800590a:	4a17      	ldr	r2, [pc, #92]	; (8005968 <HAL_RCC_GetSysClockFreq+0x9c>)
 800590c:	5cd3      	ldrb	r3, [r2, r3]
 800590e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d010      	beq.n	800593c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800591a:	4b11      	ldr	r3, [pc, #68]	; (8005960 <HAL_RCC_GetSysClockFreq+0x94>)
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	0c5b      	lsrs	r3, r3, #17
 8005920:	f003 0301 	and.w	r3, r3, #1
 8005924:	4a11      	ldr	r2, [pc, #68]	; (800596c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005926:	5cd3      	ldrb	r3, [r2, r3]
 8005928:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a0d      	ldr	r2, [pc, #52]	; (8005964 <HAL_RCC_GetSysClockFreq+0x98>)
 800592e:	fb03 f202 	mul.w	r2, r3, r2
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	fbb2 f3f3 	udiv	r3, r2, r3
 8005938:	617b      	str	r3, [r7, #20]
 800593a:	e004      	b.n	8005946 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a0c      	ldr	r2, [pc, #48]	; (8005970 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005940:	fb02 f303 	mul.w	r3, r2, r3
 8005944:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	613b      	str	r3, [r7, #16]
      break;
 800594a:	e002      	b.n	8005952 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800594c:	4b05      	ldr	r3, [pc, #20]	; (8005964 <HAL_RCC_GetSysClockFreq+0x98>)
 800594e:	613b      	str	r3, [r7, #16]
      break;
 8005950:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005952:	693b      	ldr	r3, [r7, #16]
}
 8005954:	4618      	mov	r0, r3
 8005956:	371c      	adds	r7, #28
 8005958:	46bd      	mov	sp, r7
 800595a:	bc80      	pop	{r7}
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	40021000 	.word	0x40021000
 8005964:	007a1200 	.word	0x007a1200
 8005968:	08008680 	.word	0x08008680
 800596c:	08008690 	.word	0x08008690
 8005970:	003d0900 	.word	0x003d0900

08005974 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005974:	b480      	push	{r7}
 8005976:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005978:	4b02      	ldr	r3, [pc, #8]	; (8005984 <HAL_RCC_GetHCLKFreq+0x10>)
 800597a:	681b      	ldr	r3, [r3, #0]
}
 800597c:	4618      	mov	r0, r3
 800597e:	46bd      	mov	sp, r7
 8005980:	bc80      	pop	{r7}
 8005982:	4770      	bx	lr
 8005984:	20000028 	.word	0x20000028

08005988 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800598c:	f7ff fff2 	bl	8005974 <HAL_RCC_GetHCLKFreq>
 8005990:	4602      	mov	r2, r0
 8005992:	4b05      	ldr	r3, [pc, #20]	; (80059a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	0a1b      	lsrs	r3, r3, #8
 8005998:	f003 0307 	and.w	r3, r3, #7
 800599c:	4903      	ldr	r1, [pc, #12]	; (80059ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800599e:	5ccb      	ldrb	r3, [r1, r3]
 80059a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	bd80      	pop	{r7, pc}
 80059a8:	40021000 	.word	0x40021000
 80059ac:	08008678 	.word	0x08008678

080059b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80059b4:	f7ff ffde 	bl	8005974 <HAL_RCC_GetHCLKFreq>
 80059b8:	4602      	mov	r2, r0
 80059ba:	4b05      	ldr	r3, [pc, #20]	; (80059d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	0adb      	lsrs	r3, r3, #11
 80059c0:	f003 0307 	and.w	r3, r3, #7
 80059c4:	4903      	ldr	r1, [pc, #12]	; (80059d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80059c6:	5ccb      	ldrb	r3, [r1, r3]
 80059c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	40021000 	.word	0x40021000
 80059d4:	08008678 	.word	0x08008678

080059d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80059e0:	4b0a      	ldr	r3, [pc, #40]	; (8005a0c <RCC_Delay+0x34>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a0a      	ldr	r2, [pc, #40]	; (8005a10 <RCC_Delay+0x38>)
 80059e6:	fba2 2303 	umull	r2, r3, r2, r3
 80059ea:	0a5b      	lsrs	r3, r3, #9
 80059ec:	687a      	ldr	r2, [r7, #4]
 80059ee:	fb02 f303 	mul.w	r3, r2, r3
 80059f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80059f4:	bf00      	nop
  }
  while (Delay --);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	1e5a      	subs	r2, r3, #1
 80059fa:	60fa      	str	r2, [r7, #12]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1f9      	bne.n	80059f4 <RCC_Delay+0x1c>
}
 8005a00:	bf00      	nop
 8005a02:	bf00      	nop
 8005a04:	3714      	adds	r7, #20
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bc80      	pop	{r7}
 8005a0a:	4770      	bx	lr
 8005a0c:	20000028 	.word	0x20000028
 8005a10:	10624dd3 	.word	0x10624dd3

08005a14 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b086      	sub	sp, #24
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	613b      	str	r3, [r7, #16]
 8005a20:	2300      	movs	r3, #0
 8005a22:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 0301 	and.w	r3, r3, #1
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d07d      	beq.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005a30:	2300      	movs	r3, #0
 8005a32:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a34:	4b4f      	ldr	r3, [pc, #316]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a36:	69db      	ldr	r3, [r3, #28]
 8005a38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d10d      	bne.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a40:	4b4c      	ldr	r3, [pc, #304]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a42:	69db      	ldr	r3, [r3, #28]
 8005a44:	4a4b      	ldr	r2, [pc, #300]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a4a:	61d3      	str	r3, [r2, #28]
 8005a4c:	4b49      	ldr	r3, [pc, #292]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a4e:	69db      	ldr	r3, [r3, #28]
 8005a50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a54:	60bb      	str	r3, [r7, #8]
 8005a56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a5c:	4b46      	ldr	r3, [pc, #280]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d118      	bne.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a68:	4b43      	ldr	r3, [pc, #268]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a42      	ldr	r2, [pc, #264]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a72:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a74:	f7fd f95a 	bl	8002d2c <HAL_GetTick>
 8005a78:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a7a:	e008      	b.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a7c:	f7fd f956 	bl	8002d2c <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	2b64      	cmp	r3, #100	; 0x64
 8005a88:	d901      	bls.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e06d      	b.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a8e:	4b3a      	ldr	r3, [pc, #232]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d0f0      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a9a:	4b36      	ldr	r3, [pc, #216]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a9c:	6a1b      	ldr	r3, [r3, #32]
 8005a9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005aa2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d02e      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d027      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ab8:	4b2e      	ldr	r3, [pc, #184]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005aba:	6a1b      	ldr	r3, [r3, #32]
 8005abc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ac0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ac2:	4b2e      	ldr	r3, [pc, #184]	; (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ac8:	4b2c      	ldr	r3, [pc, #176]	; (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005aca:	2200      	movs	r2, #0
 8005acc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005ace:	4a29      	ldr	r2, [pc, #164]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d014      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ade:	f7fd f925 	bl	8002d2c <HAL_GetTick>
 8005ae2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ae4:	e00a      	b.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ae6:	f7fd f921 	bl	8002d2c <HAL_GetTick>
 8005aea:	4602      	mov	r2, r0
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d901      	bls.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005af8:	2303      	movs	r3, #3
 8005afa:	e036      	b.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005afc:	4b1d      	ldr	r3, [pc, #116]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005afe:	6a1b      	ldr	r3, [r3, #32]
 8005b00:	f003 0302 	and.w	r3, r3, #2
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d0ee      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b08:	4b1a      	ldr	r3, [pc, #104]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b0a:	6a1b      	ldr	r3, [r3, #32]
 8005b0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	4917      	ldr	r1, [pc, #92]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005b1a:	7dfb      	ldrb	r3, [r7, #23]
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d105      	bne.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b20:	4b14      	ldr	r3, [pc, #80]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b22:	69db      	ldr	r3, [r3, #28]
 8005b24:	4a13      	ldr	r2, [pc, #76]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b2a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0302 	and.w	r3, r3, #2
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d008      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b38:	4b0e      	ldr	r3, [pc, #56]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	490b      	ldr	r1, [pc, #44]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 0310 	and.w	r3, r3, #16
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d008      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b56:	4b07      	ldr	r3, [pc, #28]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	695b      	ldr	r3, [r3, #20]
 8005b62:	4904      	ldr	r1, [pc, #16]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3718      	adds	r7, #24
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	40021000 	.word	0x40021000
 8005b78:	40007000 	.word	0x40007000
 8005b7c:	42420440 	.word	0x42420440

08005b80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b082      	sub	sp, #8
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d101      	bne.n	8005b92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e076      	b.n	8005c80 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d108      	bne.n	8005bac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ba2:	d009      	beq.n	8005bb8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	61da      	str	r2, [r3, #28]
 8005baa:	e005      	b.n	8005bb8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d106      	bne.n	8005bd8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f7fc fa62 	bl	800209c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2202      	movs	r2, #2
 8005bdc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005c00:	431a      	orrs	r2, r3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	68db      	ldr	r3, [r3, #12]
 8005c06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c0a:	431a      	orrs	r2, r3
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	f003 0302 	and.w	r3, r3, #2
 8005c14:	431a      	orrs	r2, r3
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	695b      	ldr	r3, [r3, #20]
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	431a      	orrs	r2, r3
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	699b      	ldr	r3, [r3, #24]
 8005c24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c28:	431a      	orrs	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	69db      	ldr	r3, [r3, #28]
 8005c2e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005c32:	431a      	orrs	r2, r3
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6a1b      	ldr	r3, [r3, #32]
 8005c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c3c:	ea42 0103 	orr.w	r1, r2, r3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c44:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	430a      	orrs	r2, r1
 8005c4e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	699b      	ldr	r3, [r3, #24]
 8005c54:	0c1a      	lsrs	r2, r3, #16
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f002 0204 	and.w	r2, r2, #4
 8005c5e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	69da      	ldr	r2, [r3, #28]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c6e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005c7e:	2300      	movs	r3, #0
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3708      	adds	r7, #8
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b088      	sub	sp, #32
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	60f8      	str	r0, [r7, #12]
 8005c90:	60b9      	str	r1, [r7, #8]
 8005c92:	603b      	str	r3, [r7, #0]
 8005c94:	4613      	mov	r3, r2
 8005c96:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d101      	bne.n	8005caa <HAL_SPI_Transmit+0x22>
 8005ca6:	2302      	movs	r3, #2
 8005ca8:	e12d      	b.n	8005f06 <HAL_SPI_Transmit+0x27e>
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2201      	movs	r2, #1
 8005cae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005cb2:	f7fd f83b 	bl	8002d2c <HAL_GetTick>
 8005cb6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005cb8:	88fb      	ldrh	r3, [r7, #6]
 8005cba:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d002      	beq.n	8005cce <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005cc8:	2302      	movs	r3, #2
 8005cca:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ccc:	e116      	b.n	8005efc <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d002      	beq.n	8005cda <HAL_SPI_Transmit+0x52>
 8005cd4:	88fb      	ldrh	r3, [r7, #6]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d102      	bne.n	8005ce0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005cde:	e10d      	b.n	8005efc <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2203      	movs	r2, #3
 8005ce4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2200      	movs	r2, #0
 8005cec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	68ba      	ldr	r2, [r7, #8]
 8005cf2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	88fa      	ldrh	r2, [r7, #6]
 8005cf8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	88fa      	ldrh	r2, [r7, #6]
 8005cfe:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2200      	movs	r2, #0
 8005d04:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2200      	movs	r2, #0
 8005d16:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d26:	d10f      	bne.n	8005d48 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d36:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d46:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d52:	2b40      	cmp	r3, #64	; 0x40
 8005d54:	d007      	beq.n	8005d66 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d64:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d6e:	d14f      	bne.n	8005e10 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d002      	beq.n	8005d7e <HAL_SPI_Transmit+0xf6>
 8005d78:	8afb      	ldrh	r3, [r7, #22]
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d142      	bne.n	8005e04 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d82:	881a      	ldrh	r2, [r3, #0]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d8e:	1c9a      	adds	r2, r3, #2
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	b29a      	uxth	r2, r3
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005da2:	e02f      	b.n	8005e04 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	f003 0302 	and.w	r3, r3, #2
 8005dae:	2b02      	cmp	r3, #2
 8005db0:	d112      	bne.n	8005dd8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db6:	881a      	ldrh	r2, [r3, #0]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dc2:	1c9a      	adds	r2, r3, #2
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	b29a      	uxth	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	86da      	strh	r2, [r3, #54]	; 0x36
 8005dd6:	e015      	b.n	8005e04 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dd8:	f7fc ffa8 	bl	8002d2c <HAL_GetTick>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	683a      	ldr	r2, [r7, #0]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d803      	bhi.n	8005df0 <HAL_SPI_Transmit+0x168>
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dee:	d102      	bne.n	8005df6 <HAL_SPI_Transmit+0x16e>
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d106      	bne.n	8005e04 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005e02:	e07b      	b.n	8005efc <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d1ca      	bne.n	8005da4 <HAL_SPI_Transmit+0x11c>
 8005e0e:	e050      	b.n	8005eb2 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d002      	beq.n	8005e1e <HAL_SPI_Transmit+0x196>
 8005e18:	8afb      	ldrh	r3, [r7, #22]
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d144      	bne.n	8005ea8 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	330c      	adds	r3, #12
 8005e28:	7812      	ldrb	r2, [r2, #0]
 8005e2a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e30:	1c5a      	adds	r2, r3, #1
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	3b01      	subs	r3, #1
 8005e3e:	b29a      	uxth	r2, r3
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005e44:	e030      	b.n	8005ea8 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	f003 0302 	and.w	r3, r3, #2
 8005e50:	2b02      	cmp	r3, #2
 8005e52:	d113      	bne.n	8005e7c <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	330c      	adds	r3, #12
 8005e5e:	7812      	ldrb	r2, [r2, #0]
 8005e60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	3b01      	subs	r3, #1
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	86da      	strh	r2, [r3, #54]	; 0x36
 8005e7a:	e015      	b.n	8005ea8 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e7c:	f7fc ff56 	bl	8002d2c <HAL_GetTick>
 8005e80:	4602      	mov	r2, r0
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	683a      	ldr	r2, [r7, #0]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d803      	bhi.n	8005e94 <HAL_SPI_Transmit+0x20c>
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e92:	d102      	bne.n	8005e9a <HAL_SPI_Transmit+0x212>
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d106      	bne.n	8005ea8 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005ea6:	e029      	b.n	8005efc <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d1c9      	bne.n	8005e46 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005eb2:	69ba      	ldr	r2, [r7, #24]
 8005eb4:	6839      	ldr	r1, [r7, #0]
 8005eb6:	68f8      	ldr	r0, [r7, #12]
 8005eb8:	f000 f8b2 	bl	8006020 <SPI_EndRxTxTransaction>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d002      	beq.n	8005ec8 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2220      	movs	r2, #32
 8005ec6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d10a      	bne.n	8005ee6 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	613b      	str	r3, [r7, #16]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	613b      	str	r3, [r7, #16]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	613b      	str	r3, [r7, #16]
 8005ee4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d002      	beq.n	8005ef4 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	77fb      	strb	r3, [r7, #31]
 8005ef2:	e003      	b.n	8005efc <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005f04:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3720      	adds	r7, #32
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
	...

08005f10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b088      	sub	sp, #32
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	603b      	str	r3, [r7, #0]
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f20:	f7fc ff04 	bl	8002d2c <HAL_GetTick>
 8005f24:	4602      	mov	r2, r0
 8005f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f28:	1a9b      	subs	r3, r3, r2
 8005f2a:	683a      	ldr	r2, [r7, #0]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005f30:	f7fc fefc 	bl	8002d2c <HAL_GetTick>
 8005f34:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f36:	4b39      	ldr	r3, [pc, #228]	; (800601c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	015b      	lsls	r3, r3, #5
 8005f3c:	0d1b      	lsrs	r3, r3, #20
 8005f3e:	69fa      	ldr	r2, [r7, #28]
 8005f40:	fb02 f303 	mul.w	r3, r2, r3
 8005f44:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f46:	e054      	b.n	8005ff2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f4e:	d050      	beq.n	8005ff2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f50:	f7fc feec 	bl	8002d2c <HAL_GetTick>
 8005f54:	4602      	mov	r2, r0
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	1ad3      	subs	r3, r2, r3
 8005f5a:	69fa      	ldr	r2, [r7, #28]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d902      	bls.n	8005f66 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d13d      	bne.n	8005fe2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	685a      	ldr	r2, [r3, #4]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005f74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f7e:	d111      	bne.n	8005fa4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f88:	d004      	beq.n	8005f94 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f92:	d107      	bne.n	8005fa4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fa2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fa8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fac:	d10f      	bne.n	8005fce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005fbc:	601a      	str	r2, [r3, #0]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005fcc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005fde:	2303      	movs	r3, #3
 8005fe0:	e017      	b.n	8006012 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d101      	bne.n	8005fec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	689a      	ldr	r2, [r3, #8]
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	4013      	ands	r3, r2
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	bf0c      	ite	eq
 8006002:	2301      	moveq	r3, #1
 8006004:	2300      	movne	r3, #0
 8006006:	b2db      	uxtb	r3, r3
 8006008:	461a      	mov	r2, r3
 800600a:	79fb      	ldrb	r3, [r7, #7]
 800600c:	429a      	cmp	r2, r3
 800600e:	d19b      	bne.n	8005f48 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3720      	adds	r7, #32
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	20000028 	.word	0x20000028

08006020 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b086      	sub	sp, #24
 8006024:	af02      	add	r7, sp, #8
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	60b9      	str	r1, [r7, #8]
 800602a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	9300      	str	r3, [sp, #0]
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	2200      	movs	r2, #0
 8006034:	2180      	movs	r1, #128	; 0x80
 8006036:	68f8      	ldr	r0, [r7, #12]
 8006038:	f7ff ff6a 	bl	8005f10 <SPI_WaitFlagStateUntilTimeout>
 800603c:	4603      	mov	r3, r0
 800603e:	2b00      	cmp	r3, #0
 8006040:	d007      	beq.n	8006052 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006046:	f043 0220 	orr.w	r2, r3, #32
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800604e:	2303      	movs	r3, #3
 8006050:	e000      	b.n	8006054 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8006052:	2300      	movs	r3, #0
}
 8006054:	4618      	mov	r0, r3
 8006056:	3710      	adds	r7, #16
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d101      	bne.n	800606e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e041      	b.n	80060f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006074:	b2db      	uxtb	r3, r3
 8006076:	2b00      	cmp	r3, #0
 8006078:	d106      	bne.n	8006088 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f7fc fbc4 	bl	8002810 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2202      	movs	r2, #2
 800608c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	3304      	adds	r3, #4
 8006098:	4619      	mov	r1, r3
 800609a:	4610      	mov	r0, r2
 800609c:	f000 fe12 	bl	8006cc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3708      	adds	r7, #8
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
	...

080060fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b085      	sub	sp, #20
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b01      	cmp	r3, #1
 800610e:	d001      	beq.n	8006114 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006110:	2301      	movs	r3, #1
 8006112:	e044      	b.n	800619e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2202      	movs	r2, #2
 8006118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	68da      	ldr	r2, [r3, #12]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f042 0201 	orr.w	r2, r2, #1
 800612a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a1d      	ldr	r2, [pc, #116]	; (80061a8 <HAL_TIM_Base_Start_IT+0xac>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d018      	beq.n	8006168 <HAL_TIM_Base_Start_IT+0x6c>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a1c      	ldr	r2, [pc, #112]	; (80061ac <HAL_TIM_Base_Start_IT+0xb0>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d013      	beq.n	8006168 <HAL_TIM_Base_Start_IT+0x6c>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006148:	d00e      	beq.n	8006168 <HAL_TIM_Base_Start_IT+0x6c>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a18      	ldr	r2, [pc, #96]	; (80061b0 <HAL_TIM_Base_Start_IT+0xb4>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d009      	beq.n	8006168 <HAL_TIM_Base_Start_IT+0x6c>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a16      	ldr	r2, [pc, #88]	; (80061b4 <HAL_TIM_Base_Start_IT+0xb8>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d004      	beq.n	8006168 <HAL_TIM_Base_Start_IT+0x6c>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a15      	ldr	r2, [pc, #84]	; (80061b8 <HAL_TIM_Base_Start_IT+0xbc>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d111      	bne.n	800618c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	f003 0307 	and.w	r3, r3, #7
 8006172:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2b06      	cmp	r3, #6
 8006178:	d010      	beq.n	800619c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f042 0201 	orr.w	r2, r2, #1
 8006188:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800618a:	e007      	b.n	800619c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f042 0201 	orr.w	r2, r2, #1
 800619a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800619c:	2300      	movs	r3, #0
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3714      	adds	r7, #20
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bc80      	pop	{r7}
 80061a6:	4770      	bx	lr
 80061a8:	40012c00 	.word	0x40012c00
 80061ac:	40013400 	.word	0x40013400
 80061b0:	40000400 	.word	0x40000400
 80061b4:	40000800 	.word	0x40000800
 80061b8:	40000c00 	.word	0x40000c00

080061bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b082      	sub	sp, #8
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d101      	bne.n	80061ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e041      	b.n	8006252 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d106      	bne.n	80061e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f000 f839 	bl	800625a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2202      	movs	r2, #2
 80061ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	3304      	adds	r3, #4
 80061f8:	4619      	mov	r1, r3
 80061fa:	4610      	mov	r0, r2
 80061fc:	f000 fd62 	bl	8006cc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2201      	movs	r2, #1
 8006224:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006250:	2300      	movs	r3, #0
}
 8006252:	4618      	mov	r0, r3
 8006254:	3708      	adds	r7, #8
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}

0800625a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800625a:	b480      	push	{r7}
 800625c:	b083      	sub	sp, #12
 800625e:	af00      	add	r7, sp, #0
 8006260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006262:	bf00      	nop
 8006264:	370c      	adds	r7, #12
 8006266:	46bd      	mov	sp, r7
 8006268:	bc80      	pop	{r7}
 800626a:	4770      	bx	lr

0800626c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d109      	bne.n	8006290 <HAL_TIM_PWM_Start+0x24>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006282:	b2db      	uxtb	r3, r3
 8006284:	2b01      	cmp	r3, #1
 8006286:	bf14      	ite	ne
 8006288:	2301      	movne	r3, #1
 800628a:	2300      	moveq	r3, #0
 800628c:	b2db      	uxtb	r3, r3
 800628e:	e022      	b.n	80062d6 <HAL_TIM_PWM_Start+0x6a>
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	2b04      	cmp	r3, #4
 8006294:	d109      	bne.n	80062aa <HAL_TIM_PWM_Start+0x3e>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800629c:	b2db      	uxtb	r3, r3
 800629e:	2b01      	cmp	r3, #1
 80062a0:	bf14      	ite	ne
 80062a2:	2301      	movne	r3, #1
 80062a4:	2300      	moveq	r3, #0
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	e015      	b.n	80062d6 <HAL_TIM_PWM_Start+0x6a>
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	2b08      	cmp	r3, #8
 80062ae:	d109      	bne.n	80062c4 <HAL_TIM_PWM_Start+0x58>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80062b6:	b2db      	uxtb	r3, r3
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	bf14      	ite	ne
 80062bc:	2301      	movne	r3, #1
 80062be:	2300      	moveq	r3, #0
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	e008      	b.n	80062d6 <HAL_TIM_PWM_Start+0x6a>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	bf14      	ite	ne
 80062d0:	2301      	movne	r3, #1
 80062d2:	2300      	moveq	r3, #0
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d001      	beq.n	80062de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	e072      	b.n	80063c4 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d104      	bne.n	80062ee <HAL_TIM_PWM_Start+0x82>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2202      	movs	r2, #2
 80062e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062ec:	e013      	b.n	8006316 <HAL_TIM_PWM_Start+0xaa>
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	2b04      	cmp	r3, #4
 80062f2:	d104      	bne.n	80062fe <HAL_TIM_PWM_Start+0x92>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2202      	movs	r2, #2
 80062f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062fc:	e00b      	b.n	8006316 <HAL_TIM_PWM_Start+0xaa>
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	2b08      	cmp	r3, #8
 8006302:	d104      	bne.n	800630e <HAL_TIM_PWM_Start+0xa2>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2202      	movs	r2, #2
 8006308:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800630c:	e003      	b.n	8006316 <HAL_TIM_PWM_Start+0xaa>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2202      	movs	r2, #2
 8006312:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	2201      	movs	r2, #1
 800631c:	6839      	ldr	r1, [r7, #0]
 800631e:	4618      	mov	r0, r3
 8006320:	f000 ff8c 	bl	800723c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a28      	ldr	r2, [pc, #160]	; (80063cc <HAL_TIM_PWM_Start+0x160>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d004      	beq.n	8006338 <HAL_TIM_PWM_Start+0xcc>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a27      	ldr	r2, [pc, #156]	; (80063d0 <HAL_TIM_PWM_Start+0x164>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d101      	bne.n	800633c <HAL_TIM_PWM_Start+0xd0>
 8006338:	2301      	movs	r3, #1
 800633a:	e000      	b.n	800633e <HAL_TIM_PWM_Start+0xd2>
 800633c:	2300      	movs	r3, #0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d007      	beq.n	8006352 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006350:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a1d      	ldr	r2, [pc, #116]	; (80063cc <HAL_TIM_PWM_Start+0x160>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d018      	beq.n	800638e <HAL_TIM_PWM_Start+0x122>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a1b      	ldr	r2, [pc, #108]	; (80063d0 <HAL_TIM_PWM_Start+0x164>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d013      	beq.n	800638e <HAL_TIM_PWM_Start+0x122>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800636e:	d00e      	beq.n	800638e <HAL_TIM_PWM_Start+0x122>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a17      	ldr	r2, [pc, #92]	; (80063d4 <HAL_TIM_PWM_Start+0x168>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d009      	beq.n	800638e <HAL_TIM_PWM_Start+0x122>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a16      	ldr	r2, [pc, #88]	; (80063d8 <HAL_TIM_PWM_Start+0x16c>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d004      	beq.n	800638e <HAL_TIM_PWM_Start+0x122>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a14      	ldr	r2, [pc, #80]	; (80063dc <HAL_TIM_PWM_Start+0x170>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d111      	bne.n	80063b2 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	f003 0307 	and.w	r3, r3, #7
 8006398:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2b06      	cmp	r3, #6
 800639e:	d010      	beq.n	80063c2 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f042 0201 	orr.w	r2, r2, #1
 80063ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063b0:	e007      	b.n	80063c2 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f042 0201 	orr.w	r2, r2, #1
 80063c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3710      	adds	r7, #16
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}
 80063cc:	40012c00 	.word	0x40012c00
 80063d0:	40013400 	.word	0x40013400
 80063d4:	40000400 	.word	0x40000400
 80063d8:	40000800 	.word	0x40000800
 80063dc:	40000c00 	.word	0x40000c00

080063e0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80063ea:	2300      	movs	r3, #0
 80063ec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d109      	bne.n	8006408 <HAL_TIM_PWM_Start_IT+0x28>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	bf14      	ite	ne
 8006400:	2301      	movne	r3, #1
 8006402:	2300      	moveq	r3, #0
 8006404:	b2db      	uxtb	r3, r3
 8006406:	e022      	b.n	800644e <HAL_TIM_PWM_Start_IT+0x6e>
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	2b04      	cmp	r3, #4
 800640c:	d109      	bne.n	8006422 <HAL_TIM_PWM_Start_IT+0x42>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b01      	cmp	r3, #1
 8006418:	bf14      	ite	ne
 800641a:	2301      	movne	r3, #1
 800641c:	2300      	moveq	r3, #0
 800641e:	b2db      	uxtb	r3, r3
 8006420:	e015      	b.n	800644e <HAL_TIM_PWM_Start_IT+0x6e>
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	2b08      	cmp	r3, #8
 8006426:	d109      	bne.n	800643c <HAL_TIM_PWM_Start_IT+0x5c>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800642e:	b2db      	uxtb	r3, r3
 8006430:	2b01      	cmp	r3, #1
 8006432:	bf14      	ite	ne
 8006434:	2301      	movne	r3, #1
 8006436:	2300      	moveq	r3, #0
 8006438:	b2db      	uxtb	r3, r3
 800643a:	e008      	b.n	800644e <HAL_TIM_PWM_Start_IT+0x6e>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006442:	b2db      	uxtb	r3, r3
 8006444:	2b01      	cmp	r3, #1
 8006446:	bf14      	ite	ne
 8006448:	2301      	movne	r3, #1
 800644a:	2300      	moveq	r3, #0
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b00      	cmp	r3, #0
 8006450:	d001      	beq.n	8006456 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	e0bd      	b.n	80065d2 <HAL_TIM_PWM_Start_IT+0x1f2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d104      	bne.n	8006466 <HAL_TIM_PWM_Start_IT+0x86>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2202      	movs	r2, #2
 8006460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006464:	e013      	b.n	800648e <HAL_TIM_PWM_Start_IT+0xae>
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	2b04      	cmp	r3, #4
 800646a:	d104      	bne.n	8006476 <HAL_TIM_PWM_Start_IT+0x96>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2202      	movs	r2, #2
 8006470:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006474:	e00b      	b.n	800648e <HAL_TIM_PWM_Start_IT+0xae>
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	2b08      	cmp	r3, #8
 800647a:	d104      	bne.n	8006486 <HAL_TIM_PWM_Start_IT+0xa6>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2202      	movs	r2, #2
 8006480:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006484:	e003      	b.n	800648e <HAL_TIM_PWM_Start_IT+0xae>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2202      	movs	r2, #2
 800648a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	2b0c      	cmp	r3, #12
 8006492:	d841      	bhi.n	8006518 <HAL_TIM_PWM_Start_IT+0x138>
 8006494:	a201      	add	r2, pc, #4	; (adr r2, 800649c <HAL_TIM_PWM_Start_IT+0xbc>)
 8006496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800649a:	bf00      	nop
 800649c:	080064d1 	.word	0x080064d1
 80064a0:	08006519 	.word	0x08006519
 80064a4:	08006519 	.word	0x08006519
 80064a8:	08006519 	.word	0x08006519
 80064ac:	080064e3 	.word	0x080064e3
 80064b0:	08006519 	.word	0x08006519
 80064b4:	08006519 	.word	0x08006519
 80064b8:	08006519 	.word	0x08006519
 80064bc:	080064f5 	.word	0x080064f5
 80064c0:	08006519 	.word	0x08006519
 80064c4:	08006519 	.word	0x08006519
 80064c8:	08006519 	.word	0x08006519
 80064cc:	08006507 	.word	0x08006507
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	68da      	ldr	r2, [r3, #12]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f042 0202 	orr.w	r2, r2, #2
 80064de:	60da      	str	r2, [r3, #12]
      break;
 80064e0:	e01d      	b.n	800651e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68da      	ldr	r2, [r3, #12]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f042 0204 	orr.w	r2, r2, #4
 80064f0:	60da      	str	r2, [r3, #12]
      break;
 80064f2:	e014      	b.n	800651e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68da      	ldr	r2, [r3, #12]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f042 0208 	orr.w	r2, r2, #8
 8006502:	60da      	str	r2, [r3, #12]
      break;
 8006504:	e00b      	b.n	800651e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68da      	ldr	r2, [r3, #12]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f042 0210 	orr.w	r2, r2, #16
 8006514:	60da      	str	r2, [r3, #12]
      break;
 8006516:	e002      	b.n	800651e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	73fb      	strb	r3, [r7, #15]
      break;
 800651c:	bf00      	nop
  }

  if (status == HAL_OK)
 800651e:	7bfb      	ldrb	r3, [r7, #15]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d155      	bne.n	80065d0 <HAL_TIM_PWM_Start_IT+0x1f0>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	2201      	movs	r2, #1
 800652a:	6839      	ldr	r1, [r7, #0]
 800652c:	4618      	mov	r0, r3
 800652e:	f000 fe85 	bl	800723c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a29      	ldr	r2, [pc, #164]	; (80065dc <HAL_TIM_PWM_Start_IT+0x1fc>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d004      	beq.n	8006546 <HAL_TIM_PWM_Start_IT+0x166>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a27      	ldr	r2, [pc, #156]	; (80065e0 <HAL_TIM_PWM_Start_IT+0x200>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d101      	bne.n	800654a <HAL_TIM_PWM_Start_IT+0x16a>
 8006546:	2301      	movs	r3, #1
 8006548:	e000      	b.n	800654c <HAL_TIM_PWM_Start_IT+0x16c>
 800654a:	2300      	movs	r3, #0
 800654c:	2b00      	cmp	r3, #0
 800654e:	d007      	beq.n	8006560 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800655e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a1d      	ldr	r2, [pc, #116]	; (80065dc <HAL_TIM_PWM_Start_IT+0x1fc>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d018      	beq.n	800659c <HAL_TIM_PWM_Start_IT+0x1bc>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a1c      	ldr	r2, [pc, #112]	; (80065e0 <HAL_TIM_PWM_Start_IT+0x200>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d013      	beq.n	800659c <HAL_TIM_PWM_Start_IT+0x1bc>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800657c:	d00e      	beq.n	800659c <HAL_TIM_PWM_Start_IT+0x1bc>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a18      	ldr	r2, [pc, #96]	; (80065e4 <HAL_TIM_PWM_Start_IT+0x204>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d009      	beq.n	800659c <HAL_TIM_PWM_Start_IT+0x1bc>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a16      	ldr	r2, [pc, #88]	; (80065e8 <HAL_TIM_PWM_Start_IT+0x208>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d004      	beq.n	800659c <HAL_TIM_PWM_Start_IT+0x1bc>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a15      	ldr	r2, [pc, #84]	; (80065ec <HAL_TIM_PWM_Start_IT+0x20c>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d111      	bne.n	80065c0 <HAL_TIM_PWM_Start_IT+0x1e0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	f003 0307 	and.w	r3, r3, #7
 80065a6:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	2b06      	cmp	r3, #6
 80065ac:	d010      	beq.n	80065d0 <HAL_TIM_PWM_Start_IT+0x1f0>
      {
        __HAL_TIM_ENABLE(htim);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f042 0201 	orr.w	r2, r2, #1
 80065bc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065be:	e007      	b.n	80065d0 <HAL_TIM_PWM_Start_IT+0x1f0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f042 0201 	orr.w	r2, r2, #1
 80065ce:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80065d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3710      	adds	r7, #16
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	40012c00 	.word	0x40012c00
 80065e0:	40013400 	.word	0x40013400
 80065e4:	40000400 	.word	0x40000400
 80065e8:	40000800 	.word	0x40000800
 80065ec:	40000c00 	.word	0x40000c00

080065f0 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065fa:	2300      	movs	r3, #0
 80065fc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	2b0c      	cmp	r3, #12
 8006602:	d841      	bhi.n	8006688 <HAL_TIM_PWM_Stop_IT+0x98>
 8006604:	a201      	add	r2, pc, #4	; (adr r2, 800660c <HAL_TIM_PWM_Stop_IT+0x1c>)
 8006606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800660a:	bf00      	nop
 800660c:	08006641 	.word	0x08006641
 8006610:	08006689 	.word	0x08006689
 8006614:	08006689 	.word	0x08006689
 8006618:	08006689 	.word	0x08006689
 800661c:	08006653 	.word	0x08006653
 8006620:	08006689 	.word	0x08006689
 8006624:	08006689 	.word	0x08006689
 8006628:	08006689 	.word	0x08006689
 800662c:	08006665 	.word	0x08006665
 8006630:	08006689 	.word	0x08006689
 8006634:	08006689 	.word	0x08006689
 8006638:	08006689 	.word	0x08006689
 800663c:	08006677 	.word	0x08006677
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68da      	ldr	r2, [r3, #12]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f022 0202 	bic.w	r2, r2, #2
 800664e:	60da      	str	r2, [r3, #12]
      break;
 8006650:	e01d      	b.n	800668e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	68da      	ldr	r2, [r3, #12]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f022 0204 	bic.w	r2, r2, #4
 8006660:	60da      	str	r2, [r3, #12]
      break;
 8006662:	e014      	b.n	800668e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68da      	ldr	r2, [r3, #12]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f022 0208 	bic.w	r2, r2, #8
 8006672:	60da      	str	r2, [r3, #12]
      break;
 8006674:	e00b      	b.n	800668e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68da      	ldr	r2, [r3, #12]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f022 0210 	bic.w	r2, r2, #16
 8006684:	60da      	str	r2, [r3, #12]
      break;
 8006686:	e002      	b.n	800668e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	73fb      	strb	r3, [r7, #15]
      break;
 800668c:	bf00      	nop
  }

  if (status == HAL_OK)
 800668e:	7bfb      	ldrb	r3, [r7, #15]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d161      	bne.n	8006758 <HAL_TIM_PWM_Stop_IT+0x168>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2200      	movs	r2, #0
 800669a:	6839      	ldr	r1, [r7, #0]
 800669c:	4618      	mov	r0, r3
 800669e:	f000 fdcd 	bl	800723c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a2f      	ldr	r2, [pc, #188]	; (8006764 <HAL_TIM_PWM_Stop_IT+0x174>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d004      	beq.n	80066b6 <HAL_TIM_PWM_Stop_IT+0xc6>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a2d      	ldr	r2, [pc, #180]	; (8006768 <HAL_TIM_PWM_Stop_IT+0x178>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d101      	bne.n	80066ba <HAL_TIM_PWM_Stop_IT+0xca>
 80066b6:	2301      	movs	r3, #1
 80066b8:	e000      	b.n	80066bc <HAL_TIM_PWM_Stop_IT+0xcc>
 80066ba:	2300      	movs	r3, #0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d017      	beq.n	80066f0 <HAL_TIM_PWM_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	6a1a      	ldr	r2, [r3, #32]
 80066c6:	f241 1311 	movw	r3, #4369	; 0x1111
 80066ca:	4013      	ands	r3, r2
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d10f      	bne.n	80066f0 <HAL_TIM_PWM_Stop_IT+0x100>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	6a1a      	ldr	r2, [r3, #32]
 80066d6:	f240 4344 	movw	r3, #1092	; 0x444
 80066da:	4013      	ands	r3, r2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d107      	bne.n	80066f0 <HAL_TIM_PWM_Stop_IT+0x100>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80066ee:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	6a1a      	ldr	r2, [r3, #32]
 80066f6:	f241 1311 	movw	r3, #4369	; 0x1111
 80066fa:	4013      	ands	r3, r2
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d10f      	bne.n	8006720 <HAL_TIM_PWM_Stop_IT+0x130>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	6a1a      	ldr	r2, [r3, #32]
 8006706:	f240 4344 	movw	r3, #1092	; 0x444
 800670a:	4013      	ands	r3, r2
 800670c:	2b00      	cmp	r3, #0
 800670e:	d107      	bne.n	8006720 <HAL_TIM_PWM_Stop_IT+0x130>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f022 0201 	bic.w	r2, r2, #1
 800671e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d104      	bne.n	8006730 <HAL_TIM_PWM_Stop_IT+0x140>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2201      	movs	r2, #1
 800672a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800672e:	e013      	b.n	8006758 <HAL_TIM_PWM_Stop_IT+0x168>
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	2b04      	cmp	r3, #4
 8006734:	d104      	bne.n	8006740 <HAL_TIM_PWM_Stop_IT+0x150>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2201      	movs	r2, #1
 800673a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800673e:	e00b      	b.n	8006758 <HAL_TIM_PWM_Stop_IT+0x168>
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	2b08      	cmp	r3, #8
 8006744:	d104      	bne.n	8006750 <HAL_TIM_PWM_Stop_IT+0x160>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2201      	movs	r2, #1
 800674a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800674e:	e003      	b.n	8006758 <HAL_TIM_PWM_Stop_IT+0x168>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8006758:	7bfb      	ldrb	r3, [r7, #15]
}
 800675a:	4618      	mov	r0, r3
 800675c:	3710      	adds	r7, #16
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop
 8006764:	40012c00 	.word	0x40012c00
 8006768:	40013400 	.word	0x40013400

0800676c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b082      	sub	sp, #8
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	691b      	ldr	r3, [r3, #16]
 800677a:	f003 0302 	and.w	r3, r3, #2
 800677e:	2b02      	cmp	r3, #2
 8006780:	d122      	bne.n	80067c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	f003 0302 	and.w	r3, r3, #2
 800678c:	2b02      	cmp	r3, #2
 800678e:	d11b      	bne.n	80067c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f06f 0202 	mvn.w	r2, #2
 8006798:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2201      	movs	r2, #1
 800679e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	699b      	ldr	r3, [r3, #24]
 80067a6:	f003 0303 	and.w	r3, r3, #3
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d003      	beq.n	80067b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 fa76 	bl	8006ca0 <HAL_TIM_IC_CaptureCallback>
 80067b4:	e005      	b.n	80067c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f000 fa69 	bl	8006c8e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f7fb fceb 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	f003 0304 	and.w	r3, r3, #4
 80067d2:	2b04      	cmp	r3, #4
 80067d4:	d122      	bne.n	800681c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	f003 0304 	and.w	r3, r3, #4
 80067e0:	2b04      	cmp	r3, #4
 80067e2:	d11b      	bne.n	800681c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f06f 0204 	mvn.w	r2, #4
 80067ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2202      	movs	r2, #2
 80067f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	699b      	ldr	r3, [r3, #24]
 80067fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d003      	beq.n	800680a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 fa4c 	bl	8006ca0 <HAL_TIM_IC_CaptureCallback>
 8006808:	e005      	b.n	8006816 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 fa3f 	bl	8006c8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f7fb fcc1 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	f003 0308 	and.w	r3, r3, #8
 8006826:	2b08      	cmp	r3, #8
 8006828:	d122      	bne.n	8006870 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	f003 0308 	and.w	r3, r3, #8
 8006834:	2b08      	cmp	r3, #8
 8006836:	d11b      	bne.n	8006870 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f06f 0208 	mvn.w	r2, #8
 8006840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2204      	movs	r2, #4
 8006846:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	69db      	ldr	r3, [r3, #28]
 800684e:	f003 0303 	and.w	r3, r3, #3
 8006852:	2b00      	cmp	r3, #0
 8006854:	d003      	beq.n	800685e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f000 fa22 	bl	8006ca0 <HAL_TIM_IC_CaptureCallback>
 800685c:	e005      	b.n	800686a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f000 fa15 	bl	8006c8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f7fb fc97 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	691b      	ldr	r3, [r3, #16]
 8006876:	f003 0310 	and.w	r3, r3, #16
 800687a:	2b10      	cmp	r3, #16
 800687c:	d122      	bne.n	80068c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	68db      	ldr	r3, [r3, #12]
 8006884:	f003 0310 	and.w	r3, r3, #16
 8006888:	2b10      	cmp	r3, #16
 800688a:	d11b      	bne.n	80068c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f06f 0210 	mvn.w	r2, #16
 8006894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2208      	movs	r2, #8
 800689a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	69db      	ldr	r3, [r3, #28]
 80068a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d003      	beq.n	80068b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f000 f9f8 	bl	8006ca0 <HAL_TIM_IC_CaptureCallback>
 80068b0:	e005      	b.n	80068be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 f9eb 	bl	8006c8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f7fb fc6d 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	691b      	ldr	r3, [r3, #16]
 80068ca:	f003 0301 	and.w	r3, r3, #1
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d10e      	bne.n	80068f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68db      	ldr	r3, [r3, #12]
 80068d8:	f003 0301 	and.w	r3, r3, #1
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d107      	bne.n	80068f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f06f 0201 	mvn.w	r2, #1
 80068e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f7fb f885 	bl	80019fa <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068fa:	2b80      	cmp	r3, #128	; 0x80
 80068fc:	d10e      	bne.n	800691c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006908:	2b80      	cmp	r3, #128	; 0x80
 800690a:	d107      	bne.n	800691c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006914:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 fd7a 	bl	8007410 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	691b      	ldr	r3, [r3, #16]
 8006922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006926:	2b40      	cmp	r3, #64	; 0x40
 8006928:	d10e      	bne.n	8006948 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006934:	2b40      	cmp	r3, #64	; 0x40
 8006936:	d107      	bne.n	8006948 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 f9b5 	bl	8006cb2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	691b      	ldr	r3, [r3, #16]
 800694e:	f003 0320 	and.w	r3, r3, #32
 8006952:	2b20      	cmp	r3, #32
 8006954:	d10e      	bne.n	8006974 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	f003 0320 	and.w	r3, r3, #32
 8006960:	2b20      	cmp	r3, #32
 8006962:	d107      	bne.n	8006974 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f06f 0220 	mvn.w	r2, #32
 800696c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 fd45 	bl	80073fe <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006974:	bf00      	nop
 8006976:	3708      	adds	r7, #8
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}

0800697c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b086      	sub	sp, #24
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006988:	2300      	movs	r3, #0
 800698a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006992:	2b01      	cmp	r3, #1
 8006994:	d101      	bne.n	800699a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006996:	2302      	movs	r3, #2
 8006998:	e0ae      	b.n	8006af8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2201      	movs	r2, #1
 800699e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2b0c      	cmp	r3, #12
 80069a6:	f200 809f 	bhi.w	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80069aa:	a201      	add	r2, pc, #4	; (adr r2, 80069b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80069ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069b0:	080069e5 	.word	0x080069e5
 80069b4:	08006ae9 	.word	0x08006ae9
 80069b8:	08006ae9 	.word	0x08006ae9
 80069bc:	08006ae9 	.word	0x08006ae9
 80069c0:	08006a25 	.word	0x08006a25
 80069c4:	08006ae9 	.word	0x08006ae9
 80069c8:	08006ae9 	.word	0x08006ae9
 80069cc:	08006ae9 	.word	0x08006ae9
 80069d0:	08006a67 	.word	0x08006a67
 80069d4:	08006ae9 	.word	0x08006ae9
 80069d8:	08006ae9 	.word	0x08006ae9
 80069dc:	08006ae9 	.word	0x08006ae9
 80069e0:	08006aa7 	.word	0x08006aa7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	68b9      	ldr	r1, [r7, #8]
 80069ea:	4618      	mov	r0, r3
 80069ec:	f000 f9e4 	bl	8006db8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	699a      	ldr	r2, [r3, #24]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f042 0208 	orr.w	r2, r2, #8
 80069fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	699a      	ldr	r2, [r3, #24]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f022 0204 	bic.w	r2, r2, #4
 8006a0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	6999      	ldr	r1, [r3, #24]
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	691a      	ldr	r2, [r3, #16]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	430a      	orrs	r2, r1
 8006a20:	619a      	str	r2, [r3, #24]
      break;
 8006a22:	e064      	b.n	8006aee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	68b9      	ldr	r1, [r7, #8]
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f000 fa34 	bl	8006e98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	699a      	ldr	r2, [r3, #24]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	699a      	ldr	r2, [r3, #24]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6999      	ldr	r1, [r3, #24]
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	691b      	ldr	r3, [r3, #16]
 8006a5a:	021a      	lsls	r2, r3, #8
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	430a      	orrs	r2, r1
 8006a62:	619a      	str	r2, [r3, #24]
      break;
 8006a64:	e043      	b.n	8006aee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	68b9      	ldr	r1, [r7, #8]
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f000 fa87 	bl	8006f80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	69da      	ldr	r2, [r3, #28]
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f042 0208 	orr.w	r2, r2, #8
 8006a80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	69da      	ldr	r2, [r3, #28]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f022 0204 	bic.w	r2, r2, #4
 8006a90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	69d9      	ldr	r1, [r3, #28]
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	691a      	ldr	r2, [r3, #16]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	430a      	orrs	r2, r1
 8006aa2:	61da      	str	r2, [r3, #28]
      break;
 8006aa4:	e023      	b.n	8006aee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68b9      	ldr	r1, [r7, #8]
 8006aac:	4618      	mov	r0, r3
 8006aae:	f000 fadb 	bl	8007068 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	69da      	ldr	r2, [r3, #28]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ac0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	69da      	ldr	r2, [r3, #28]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ad0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	69d9      	ldr	r1, [r3, #28]
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	691b      	ldr	r3, [r3, #16]
 8006adc:	021a      	lsls	r2, r3, #8
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	430a      	orrs	r2, r1
 8006ae4:	61da      	str	r2, [r3, #28]
      break;
 8006ae6:	e002      	b.n	8006aee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	75fb      	strb	r3, [r7, #23]
      break;
 8006aec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2200      	movs	r2, #0
 8006af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006af6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3718      	adds	r7, #24
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
 8006b08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d101      	bne.n	8006b1c <HAL_TIM_ConfigClockSource+0x1c>
 8006b18:	2302      	movs	r3, #2
 8006b1a:	e0b4      	b.n	8006c86 <HAL_TIM_ConfigClockSource+0x186>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2202      	movs	r2, #2
 8006b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006b3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	68ba      	ldr	r2, [r7, #8]
 8006b4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b54:	d03e      	beq.n	8006bd4 <HAL_TIM_ConfigClockSource+0xd4>
 8006b56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b5a:	f200 8087 	bhi.w	8006c6c <HAL_TIM_ConfigClockSource+0x16c>
 8006b5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b62:	f000 8086 	beq.w	8006c72 <HAL_TIM_ConfigClockSource+0x172>
 8006b66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b6a:	d87f      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x16c>
 8006b6c:	2b70      	cmp	r3, #112	; 0x70
 8006b6e:	d01a      	beq.n	8006ba6 <HAL_TIM_ConfigClockSource+0xa6>
 8006b70:	2b70      	cmp	r3, #112	; 0x70
 8006b72:	d87b      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x16c>
 8006b74:	2b60      	cmp	r3, #96	; 0x60
 8006b76:	d050      	beq.n	8006c1a <HAL_TIM_ConfigClockSource+0x11a>
 8006b78:	2b60      	cmp	r3, #96	; 0x60
 8006b7a:	d877      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x16c>
 8006b7c:	2b50      	cmp	r3, #80	; 0x50
 8006b7e:	d03c      	beq.n	8006bfa <HAL_TIM_ConfigClockSource+0xfa>
 8006b80:	2b50      	cmp	r3, #80	; 0x50
 8006b82:	d873      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x16c>
 8006b84:	2b40      	cmp	r3, #64	; 0x40
 8006b86:	d058      	beq.n	8006c3a <HAL_TIM_ConfigClockSource+0x13a>
 8006b88:	2b40      	cmp	r3, #64	; 0x40
 8006b8a:	d86f      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x16c>
 8006b8c:	2b30      	cmp	r3, #48	; 0x30
 8006b8e:	d064      	beq.n	8006c5a <HAL_TIM_ConfigClockSource+0x15a>
 8006b90:	2b30      	cmp	r3, #48	; 0x30
 8006b92:	d86b      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x16c>
 8006b94:	2b20      	cmp	r3, #32
 8006b96:	d060      	beq.n	8006c5a <HAL_TIM_ConfigClockSource+0x15a>
 8006b98:	2b20      	cmp	r3, #32
 8006b9a:	d867      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x16c>
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d05c      	beq.n	8006c5a <HAL_TIM_ConfigClockSource+0x15a>
 8006ba0:	2b10      	cmp	r3, #16
 8006ba2:	d05a      	beq.n	8006c5a <HAL_TIM_ConfigClockSource+0x15a>
 8006ba4:	e062      	b.n	8006c6c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006bb6:	f000 fb22 	bl	80071fe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006bc8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	68ba      	ldr	r2, [r7, #8]
 8006bd0:	609a      	str	r2, [r3, #8]
      break;
 8006bd2:	e04f      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006be4:	f000 fb0b 	bl	80071fe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	689a      	ldr	r2, [r3, #8]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006bf6:	609a      	str	r2, [r3, #8]
      break;
 8006bf8:	e03c      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c06:	461a      	mov	r2, r3
 8006c08:	f000 fa82 	bl	8007110 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2150      	movs	r1, #80	; 0x50
 8006c12:	4618      	mov	r0, r3
 8006c14:	f000 fad9 	bl	80071ca <TIM_ITRx_SetConfig>
      break;
 8006c18:	e02c      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c26:	461a      	mov	r2, r3
 8006c28:	f000 faa0 	bl	800716c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2160      	movs	r1, #96	; 0x60
 8006c32:	4618      	mov	r0, r3
 8006c34:	f000 fac9 	bl	80071ca <TIM_ITRx_SetConfig>
      break;
 8006c38:	e01c      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c46:	461a      	mov	r2, r3
 8006c48:	f000 fa62 	bl	8007110 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	2140      	movs	r1, #64	; 0x40
 8006c52:	4618      	mov	r0, r3
 8006c54:	f000 fab9 	bl	80071ca <TIM_ITRx_SetConfig>
      break;
 8006c58:	e00c      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4619      	mov	r1, r3
 8006c64:	4610      	mov	r0, r2
 8006c66:	f000 fab0 	bl	80071ca <TIM_ITRx_SetConfig>
      break;
 8006c6a:	e003      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	73fb      	strb	r3, [r7, #15]
      break;
 8006c70:	e000      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006c72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3710      	adds	r7, #16
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}

08006c8e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c8e:	b480      	push	{r7}
 8006c90:	b083      	sub	sp, #12
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c96:	bf00      	nop
 8006c98:	370c      	adds	r7, #12
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bc80      	pop	{r7}
 8006c9e:	4770      	bx	lr

08006ca0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ca8:	bf00      	nop
 8006caa:	370c      	adds	r7, #12
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bc80      	pop	{r7}
 8006cb0:	4770      	bx	lr

08006cb2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006cb2:	b480      	push	{r7}
 8006cb4:	b083      	sub	sp, #12
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006cba:	bf00      	nop
 8006cbc:	370c      	adds	r7, #12
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bc80      	pop	{r7}
 8006cc2:	4770      	bx	lr

08006cc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b085      	sub	sp, #20
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4a33      	ldr	r2, [pc, #204]	; (8006da4 <TIM_Base_SetConfig+0xe0>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d013      	beq.n	8006d04 <TIM_Base_SetConfig+0x40>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a32      	ldr	r2, [pc, #200]	; (8006da8 <TIM_Base_SetConfig+0xe4>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d00f      	beq.n	8006d04 <TIM_Base_SetConfig+0x40>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cea:	d00b      	beq.n	8006d04 <TIM_Base_SetConfig+0x40>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a2f      	ldr	r2, [pc, #188]	; (8006dac <TIM_Base_SetConfig+0xe8>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d007      	beq.n	8006d04 <TIM_Base_SetConfig+0x40>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a2e      	ldr	r2, [pc, #184]	; (8006db0 <TIM_Base_SetConfig+0xec>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d003      	beq.n	8006d04 <TIM_Base_SetConfig+0x40>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a2d      	ldr	r2, [pc, #180]	; (8006db4 <TIM_Base_SetConfig+0xf0>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d108      	bne.n	8006d16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	68fa      	ldr	r2, [r7, #12]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a22      	ldr	r2, [pc, #136]	; (8006da4 <TIM_Base_SetConfig+0xe0>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d013      	beq.n	8006d46 <TIM_Base_SetConfig+0x82>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a21      	ldr	r2, [pc, #132]	; (8006da8 <TIM_Base_SetConfig+0xe4>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d00f      	beq.n	8006d46 <TIM_Base_SetConfig+0x82>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d2c:	d00b      	beq.n	8006d46 <TIM_Base_SetConfig+0x82>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a1e      	ldr	r2, [pc, #120]	; (8006dac <TIM_Base_SetConfig+0xe8>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d007      	beq.n	8006d46 <TIM_Base_SetConfig+0x82>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a1d      	ldr	r2, [pc, #116]	; (8006db0 <TIM_Base_SetConfig+0xec>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d003      	beq.n	8006d46 <TIM_Base_SetConfig+0x82>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a1c      	ldr	r2, [pc, #112]	; (8006db4 <TIM_Base_SetConfig+0xf0>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d108      	bne.n	8006d58 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	68db      	ldr	r3, [r3, #12]
 8006d52:	68fa      	ldr	r2, [r7, #12]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	695b      	ldr	r3, [r3, #20]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	689a      	ldr	r2, [r3, #8]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4a09      	ldr	r2, [pc, #36]	; (8006da4 <TIM_Base_SetConfig+0xe0>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d003      	beq.n	8006d8c <TIM_Base_SetConfig+0xc8>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	4a08      	ldr	r2, [pc, #32]	; (8006da8 <TIM_Base_SetConfig+0xe4>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d103      	bne.n	8006d94 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	691a      	ldr	r2, [r3, #16]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	615a      	str	r2, [r3, #20]
}
 8006d9a:	bf00      	nop
 8006d9c:	3714      	adds	r7, #20
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bc80      	pop	{r7}
 8006da2:	4770      	bx	lr
 8006da4:	40012c00 	.word	0x40012c00
 8006da8:	40013400 	.word	0x40013400
 8006dac:	40000400 	.word	0x40000400
 8006db0:	40000800 	.word	0x40000800
 8006db4:	40000c00 	.word	0x40000c00

08006db8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a1b      	ldr	r3, [r3, #32]
 8006dcc:	f023 0201 	bic.w	r2, r3, #1
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	699b      	ldr	r3, [r3, #24]
 8006dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006de6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f023 0303 	bic.w	r3, r3, #3
 8006dee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	68fa      	ldr	r2, [r7, #12]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	f023 0302 	bic.w	r3, r3, #2
 8006e00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	697a      	ldr	r2, [r7, #20]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	4a20      	ldr	r2, [pc, #128]	; (8006e90 <TIM_OC1_SetConfig+0xd8>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d003      	beq.n	8006e1c <TIM_OC1_SetConfig+0x64>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	4a1f      	ldr	r2, [pc, #124]	; (8006e94 <TIM_OC1_SetConfig+0xdc>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d10c      	bne.n	8006e36 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	f023 0308 	bic.w	r3, r3, #8
 8006e22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	68db      	ldr	r3, [r3, #12]
 8006e28:	697a      	ldr	r2, [r7, #20]
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	f023 0304 	bic.w	r3, r3, #4
 8006e34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	4a15      	ldr	r2, [pc, #84]	; (8006e90 <TIM_OC1_SetConfig+0xd8>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d003      	beq.n	8006e46 <TIM_OC1_SetConfig+0x8e>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	4a14      	ldr	r2, [pc, #80]	; (8006e94 <TIM_OC1_SetConfig+0xdc>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d111      	bne.n	8006e6a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	693a      	ldr	r2, [r7, #16]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	699b      	ldr	r3, [r3, #24]
 8006e64:	693a      	ldr	r2, [r7, #16]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	693a      	ldr	r2, [r7, #16]
 8006e6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	68fa      	ldr	r2, [r7, #12]
 8006e74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	685a      	ldr	r2, [r3, #4]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	697a      	ldr	r2, [r7, #20]
 8006e82:	621a      	str	r2, [r3, #32]
}
 8006e84:	bf00      	nop
 8006e86:	371c      	adds	r7, #28
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bc80      	pop	{r7}
 8006e8c:	4770      	bx	lr
 8006e8e:	bf00      	nop
 8006e90:	40012c00 	.word	0x40012c00
 8006e94:	40013400 	.word	0x40013400

08006e98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b087      	sub	sp, #28
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6a1b      	ldr	r3, [r3, #32]
 8006ea6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6a1b      	ldr	r3, [r3, #32]
 8006eac:	f023 0210 	bic.w	r2, r3, #16
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	699b      	ldr	r3, [r3, #24]
 8006ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ec6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ece:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	021b      	lsls	r3, r3, #8
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	f023 0320 	bic.w	r3, r3, #32
 8006ee2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	011b      	lsls	r3, r3, #4
 8006eea:	697a      	ldr	r2, [r7, #20]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a21      	ldr	r2, [pc, #132]	; (8006f78 <TIM_OC2_SetConfig+0xe0>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d003      	beq.n	8006f00 <TIM_OC2_SetConfig+0x68>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	4a20      	ldr	r2, [pc, #128]	; (8006f7c <TIM_OC2_SetConfig+0xe4>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d10d      	bne.n	8006f1c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	68db      	ldr	r3, [r3, #12]
 8006f0c:	011b      	lsls	r3, r3, #4
 8006f0e:	697a      	ldr	r2, [r7, #20]
 8006f10:	4313      	orrs	r3, r2
 8006f12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f1a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	4a16      	ldr	r2, [pc, #88]	; (8006f78 <TIM_OC2_SetConfig+0xe0>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d003      	beq.n	8006f2c <TIM_OC2_SetConfig+0x94>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	4a15      	ldr	r2, [pc, #84]	; (8006f7c <TIM_OC2_SetConfig+0xe4>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d113      	bne.n	8006f54 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	695b      	ldr	r3, [r3, #20]
 8006f40:	009b      	lsls	r3, r3, #2
 8006f42:	693a      	ldr	r2, [r7, #16]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	699b      	ldr	r3, [r3, #24]
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	693a      	ldr	r2, [r7, #16]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	693a      	ldr	r2, [r7, #16]
 8006f58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	685a      	ldr	r2, [r3, #4]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	697a      	ldr	r2, [r7, #20]
 8006f6c:	621a      	str	r2, [r3, #32]
}
 8006f6e:	bf00      	nop
 8006f70:	371c      	adds	r7, #28
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bc80      	pop	{r7}
 8006f76:	4770      	bx	lr
 8006f78:	40012c00 	.word	0x40012c00
 8006f7c:	40013400 	.word	0x40013400

08006f80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b087      	sub	sp, #28
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6a1b      	ldr	r3, [r3, #32]
 8006f8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6a1b      	ldr	r3, [r3, #32]
 8006f94:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	69db      	ldr	r3, [r3, #28]
 8006fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f023 0303 	bic.w	r3, r3, #3
 8006fb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006fc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	021b      	lsls	r3, r3, #8
 8006fd0:	697a      	ldr	r2, [r7, #20]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	4a21      	ldr	r2, [pc, #132]	; (8007060 <TIM_OC3_SetConfig+0xe0>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d003      	beq.n	8006fe6 <TIM_OC3_SetConfig+0x66>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	4a20      	ldr	r2, [pc, #128]	; (8007064 <TIM_OC3_SetConfig+0xe4>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d10d      	bne.n	8007002 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006fec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	68db      	ldr	r3, [r3, #12]
 8006ff2:	021b      	lsls	r3, r3, #8
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007000:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	4a16      	ldr	r2, [pc, #88]	; (8007060 <TIM_OC3_SetConfig+0xe0>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d003      	beq.n	8007012 <TIM_OC3_SetConfig+0x92>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4a15      	ldr	r2, [pc, #84]	; (8007064 <TIM_OC3_SetConfig+0xe4>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d113      	bne.n	800703a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007012:	693b      	ldr	r3, [r7, #16]
 8007014:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007018:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007020:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	695b      	ldr	r3, [r3, #20]
 8007026:	011b      	lsls	r3, r3, #4
 8007028:	693a      	ldr	r2, [r7, #16]
 800702a:	4313      	orrs	r3, r2
 800702c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	699b      	ldr	r3, [r3, #24]
 8007032:	011b      	lsls	r3, r3, #4
 8007034:	693a      	ldr	r2, [r7, #16]
 8007036:	4313      	orrs	r3, r2
 8007038:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	693a      	ldr	r2, [r7, #16]
 800703e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	68fa      	ldr	r2, [r7, #12]
 8007044:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	685a      	ldr	r2, [r3, #4]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	697a      	ldr	r2, [r7, #20]
 8007052:	621a      	str	r2, [r3, #32]
}
 8007054:	bf00      	nop
 8007056:	371c      	adds	r7, #28
 8007058:	46bd      	mov	sp, r7
 800705a:	bc80      	pop	{r7}
 800705c:	4770      	bx	lr
 800705e:	bf00      	nop
 8007060:	40012c00 	.word	0x40012c00
 8007064:	40013400 	.word	0x40013400

08007068 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007068:	b480      	push	{r7}
 800706a:	b087      	sub	sp, #28
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
 8007070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6a1b      	ldr	r3, [r3, #32]
 8007076:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6a1b      	ldr	r3, [r3, #32]
 800707c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	69db      	ldr	r3, [r3, #28]
 800708e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007096:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800709e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	021b      	lsls	r3, r3, #8
 80070a6:	68fa      	ldr	r2, [r7, #12]
 80070a8:	4313      	orrs	r3, r2
 80070aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80070b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	031b      	lsls	r3, r3, #12
 80070ba:	693a      	ldr	r2, [r7, #16]
 80070bc:	4313      	orrs	r3, r2
 80070be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	4a11      	ldr	r2, [pc, #68]	; (8007108 <TIM_OC4_SetConfig+0xa0>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d003      	beq.n	80070d0 <TIM_OC4_SetConfig+0x68>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4a10      	ldr	r2, [pc, #64]	; (800710c <TIM_OC4_SetConfig+0xa4>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d109      	bne.n	80070e4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80070d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	695b      	ldr	r3, [r3, #20]
 80070dc:	019b      	lsls	r3, r3, #6
 80070de:	697a      	ldr	r2, [r7, #20]
 80070e0:	4313      	orrs	r3, r2
 80070e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	697a      	ldr	r2, [r7, #20]
 80070e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	68fa      	ldr	r2, [r7, #12]
 80070ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	685a      	ldr	r2, [r3, #4]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	693a      	ldr	r2, [r7, #16]
 80070fc:	621a      	str	r2, [r3, #32]
}
 80070fe:	bf00      	nop
 8007100:	371c      	adds	r7, #28
 8007102:	46bd      	mov	sp, r7
 8007104:	bc80      	pop	{r7}
 8007106:	4770      	bx	lr
 8007108:	40012c00 	.word	0x40012c00
 800710c:	40013400 	.word	0x40013400

08007110 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007110:	b480      	push	{r7}
 8007112:	b087      	sub	sp, #28
 8007114:	af00      	add	r7, sp, #0
 8007116:	60f8      	str	r0, [r7, #12]
 8007118:	60b9      	str	r1, [r7, #8]
 800711a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	6a1b      	ldr	r3, [r3, #32]
 8007120:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6a1b      	ldr	r3, [r3, #32]
 8007126:	f023 0201 	bic.w	r2, r3, #1
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	699b      	ldr	r3, [r3, #24]
 8007132:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800713a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	011b      	lsls	r3, r3, #4
 8007140:	693a      	ldr	r2, [r7, #16]
 8007142:	4313      	orrs	r3, r2
 8007144:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	f023 030a 	bic.w	r3, r3, #10
 800714c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800714e:	697a      	ldr	r2, [r7, #20]
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	4313      	orrs	r3, r2
 8007154:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	693a      	ldr	r2, [r7, #16]
 800715a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	697a      	ldr	r2, [r7, #20]
 8007160:	621a      	str	r2, [r3, #32]
}
 8007162:	bf00      	nop
 8007164:	371c      	adds	r7, #28
 8007166:	46bd      	mov	sp, r7
 8007168:	bc80      	pop	{r7}
 800716a:	4770      	bx	lr

0800716c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800716c:	b480      	push	{r7}
 800716e:	b087      	sub	sp, #28
 8007170:	af00      	add	r7, sp, #0
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	60b9      	str	r1, [r7, #8]
 8007176:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	6a1b      	ldr	r3, [r3, #32]
 800717c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6a1b      	ldr	r3, [r3, #32]
 8007182:	f023 0210 	bic.w	r2, r3, #16
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	699b      	ldr	r3, [r3, #24]
 800718e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007196:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	031b      	lsls	r3, r3, #12
 800719c:	693a      	ldr	r2, [r7, #16]
 800719e:	4313      	orrs	r3, r2
 80071a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80071a8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	011b      	lsls	r3, r3, #4
 80071ae:	697a      	ldr	r2, [r7, #20]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	693a      	ldr	r2, [r7, #16]
 80071b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	697a      	ldr	r2, [r7, #20]
 80071be:	621a      	str	r2, [r3, #32]
}
 80071c0:	bf00      	nop
 80071c2:	371c      	adds	r7, #28
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bc80      	pop	{r7}
 80071c8:	4770      	bx	lr

080071ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80071ca:	b480      	push	{r7}
 80071cc:	b085      	sub	sp, #20
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	6078      	str	r0, [r7, #4]
 80071d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80071e2:	683a      	ldr	r2, [r7, #0]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	f043 0307 	orr.w	r3, r3, #7
 80071ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	609a      	str	r2, [r3, #8]
}
 80071f4:	bf00      	nop
 80071f6:	3714      	adds	r7, #20
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bc80      	pop	{r7}
 80071fc:	4770      	bx	lr

080071fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80071fe:	b480      	push	{r7}
 8007200:	b087      	sub	sp, #28
 8007202:	af00      	add	r7, sp, #0
 8007204:	60f8      	str	r0, [r7, #12]
 8007206:	60b9      	str	r1, [r7, #8]
 8007208:	607a      	str	r2, [r7, #4]
 800720a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007218:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	021a      	lsls	r2, r3, #8
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	431a      	orrs	r2, r3
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	4313      	orrs	r3, r2
 8007226:	697a      	ldr	r2, [r7, #20]
 8007228:	4313      	orrs	r3, r2
 800722a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	697a      	ldr	r2, [r7, #20]
 8007230:	609a      	str	r2, [r3, #8]
}
 8007232:	bf00      	nop
 8007234:	371c      	adds	r7, #28
 8007236:	46bd      	mov	sp, r7
 8007238:	bc80      	pop	{r7}
 800723a:	4770      	bx	lr

0800723c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800723c:	b480      	push	{r7}
 800723e:	b087      	sub	sp, #28
 8007240:	af00      	add	r7, sp, #0
 8007242:	60f8      	str	r0, [r7, #12]
 8007244:	60b9      	str	r1, [r7, #8]
 8007246:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	f003 031f 	and.w	r3, r3, #31
 800724e:	2201      	movs	r2, #1
 8007250:	fa02 f303 	lsl.w	r3, r2, r3
 8007254:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6a1a      	ldr	r2, [r3, #32]
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	43db      	mvns	r3, r3
 800725e:	401a      	ands	r2, r3
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	6a1a      	ldr	r2, [r3, #32]
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	f003 031f 	and.w	r3, r3, #31
 800726e:	6879      	ldr	r1, [r7, #4]
 8007270:	fa01 f303 	lsl.w	r3, r1, r3
 8007274:	431a      	orrs	r2, r3
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	621a      	str	r2, [r3, #32]
}
 800727a:	bf00      	nop
 800727c:	371c      	adds	r7, #28
 800727e:	46bd      	mov	sp, r7
 8007280:	bc80      	pop	{r7}
 8007282:	4770      	bx	lr

08007284 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007284:	b480      	push	{r7}
 8007286:	b085      	sub	sp, #20
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007294:	2b01      	cmp	r3, #1
 8007296:	d101      	bne.n	800729c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007298:	2302      	movs	r3, #2
 800729a:	e050      	b.n	800733e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2201      	movs	r2, #1
 80072a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2202      	movs	r2, #2
 80072a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	68fa      	ldr	r2, [r7, #12]
 80072ca:	4313      	orrs	r3, r2
 80072cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a1b      	ldr	r2, [pc, #108]	; (8007348 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d018      	beq.n	8007312 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a19      	ldr	r2, [pc, #100]	; (800734c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d013      	beq.n	8007312 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072f2:	d00e      	beq.n	8007312 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a15      	ldr	r2, [pc, #84]	; (8007350 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d009      	beq.n	8007312 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a14      	ldr	r2, [pc, #80]	; (8007354 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d004      	beq.n	8007312 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a12      	ldr	r2, [pc, #72]	; (8007358 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d10c      	bne.n	800732c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007318:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	68ba      	ldr	r2, [r7, #8]
 8007320:	4313      	orrs	r3, r2
 8007322:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68ba      	ldr	r2, [r7, #8]
 800732a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2201      	movs	r2, #1
 8007330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800733c:	2300      	movs	r3, #0
}
 800733e:	4618      	mov	r0, r3
 8007340:	3714      	adds	r7, #20
 8007342:	46bd      	mov	sp, r7
 8007344:	bc80      	pop	{r7}
 8007346:	4770      	bx	lr
 8007348:	40012c00 	.word	0x40012c00
 800734c:	40013400 	.word	0x40013400
 8007350:	40000400 	.word	0x40000400
 8007354:	40000800 	.word	0x40000800
 8007358:	40000c00 	.word	0x40000c00

0800735c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800735c:	b480      	push	{r7}
 800735e:	b085      	sub	sp, #20
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007366:	2300      	movs	r3, #0
 8007368:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007370:	2b01      	cmp	r3, #1
 8007372:	d101      	bne.n	8007378 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007374:	2302      	movs	r3, #2
 8007376:	e03d      	b.n	80073f4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2201      	movs	r2, #1
 800737c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	4313      	orrs	r3, r2
 800738c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	4313      	orrs	r3, r2
 800739a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	4313      	orrs	r3, r2
 80073a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4313      	orrs	r3, r2
 80073b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	691b      	ldr	r3, [r3, #16]
 80073c2:	4313      	orrs	r3, r2
 80073c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	695b      	ldr	r3, [r3, #20]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	69db      	ldr	r3, [r3, #28]
 80073de:	4313      	orrs	r3, r2
 80073e0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	68fa      	ldr	r2, [r7, #12]
 80073e8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2200      	movs	r2, #0
 80073ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80073f2:	2300      	movs	r3, #0
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3714      	adds	r7, #20
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bc80      	pop	{r7}
 80073fc:	4770      	bx	lr

080073fe <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80073fe:	b480      	push	{r7}
 8007400:	b083      	sub	sp, #12
 8007402:	af00      	add	r7, sp, #0
 8007404:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007406:	bf00      	nop
 8007408:	370c      	adds	r7, #12
 800740a:	46bd      	mov	sp, r7
 800740c:	bc80      	pop	{r7}
 800740e:	4770      	bx	lr

08007410 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007410:	b480      	push	{r7}
 8007412:	b083      	sub	sp, #12
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007418:	bf00      	nop
 800741a:	370c      	adds	r7, #12
 800741c:	46bd      	mov	sp, r7
 800741e:	bc80      	pop	{r7}
 8007420:	4770      	bx	lr

08007422 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007422:	b580      	push	{r7, lr}
 8007424:	b082      	sub	sp, #8
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d101      	bne.n	8007434 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	e042      	b.n	80074ba <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800743a:	b2db      	uxtb	r3, r3
 800743c:	2b00      	cmp	r3, #0
 800743e:	d106      	bne.n	800744e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f7fb fb5d 	bl	8002b08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2224      	movs	r2, #36	; 0x24
 8007452:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	68da      	ldr	r2, [r3, #12]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007464:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 fc80 	bl	8007d6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	691a      	ldr	r2, [r3, #16]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800747a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	695a      	ldr	r2, [r3, #20]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800748a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68da      	ldr	r2, [r3, #12]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800749a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2220      	movs	r2, #32
 80074a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2220      	movs	r2, #32
 80074ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2200      	movs	r2, #0
 80074b6:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3708      	adds	r7, #8
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
	...

080074c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b0ba      	sub	sp, #232	; 0xe8
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	695b      	ldr	r3, [r3, #20]
 80074e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80074ea:	2300      	movs	r3, #0
 80074ec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80074f0:	2300      	movs	r3, #0
 80074f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80074f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074fa:	f003 030f 	and.w	r3, r3, #15
 80074fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007502:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007506:	2b00      	cmp	r3, #0
 8007508:	d10f      	bne.n	800752a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800750a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800750e:	f003 0320 	and.w	r3, r3, #32
 8007512:	2b00      	cmp	r3, #0
 8007514:	d009      	beq.n	800752a <HAL_UART_IRQHandler+0x66>
 8007516:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800751a:	f003 0320 	and.w	r3, r3, #32
 800751e:	2b00      	cmp	r3, #0
 8007520:	d003      	beq.n	800752a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f000 fb63 	bl	8007bee <UART_Receive_IT>
      return;
 8007528:	e25b      	b.n	80079e2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800752a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800752e:	2b00      	cmp	r3, #0
 8007530:	f000 80de 	beq.w	80076f0 <HAL_UART_IRQHandler+0x22c>
 8007534:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007538:	f003 0301 	and.w	r3, r3, #1
 800753c:	2b00      	cmp	r3, #0
 800753e:	d106      	bne.n	800754e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007544:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007548:	2b00      	cmp	r3, #0
 800754a:	f000 80d1 	beq.w	80076f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800754e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007552:	f003 0301 	and.w	r3, r3, #1
 8007556:	2b00      	cmp	r3, #0
 8007558:	d00b      	beq.n	8007572 <HAL_UART_IRQHandler+0xae>
 800755a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800755e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007562:	2b00      	cmp	r3, #0
 8007564:	d005      	beq.n	8007572 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800756a:	f043 0201 	orr.w	r2, r3, #1
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007576:	f003 0304 	and.w	r3, r3, #4
 800757a:	2b00      	cmp	r3, #0
 800757c:	d00b      	beq.n	8007596 <HAL_UART_IRQHandler+0xd2>
 800757e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007582:	f003 0301 	and.w	r3, r3, #1
 8007586:	2b00      	cmp	r3, #0
 8007588:	d005      	beq.n	8007596 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800758e:	f043 0202 	orr.w	r2, r3, #2
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800759a:	f003 0302 	and.w	r3, r3, #2
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00b      	beq.n	80075ba <HAL_UART_IRQHandler+0xf6>
 80075a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075a6:	f003 0301 	and.w	r3, r3, #1
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d005      	beq.n	80075ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075b2:	f043 0204 	orr.w	r2, r3, #4
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80075ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075be:	f003 0308 	and.w	r3, r3, #8
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d011      	beq.n	80075ea <HAL_UART_IRQHandler+0x126>
 80075c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075ca:	f003 0320 	and.w	r3, r3, #32
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d105      	bne.n	80075de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80075d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075d6:	f003 0301 	and.w	r3, r3, #1
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d005      	beq.n	80075ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075e2:	f043 0208 	orr.w	r2, r3, #8
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	f000 81f2 	beq.w	80079d8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80075f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075f8:	f003 0320 	and.w	r3, r3, #32
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d008      	beq.n	8007612 <HAL_UART_IRQHandler+0x14e>
 8007600:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007604:	f003 0320 	and.w	r3, r3, #32
 8007608:	2b00      	cmp	r3, #0
 800760a:	d002      	beq.n	8007612 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f000 faee 	bl	8007bee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	695b      	ldr	r3, [r3, #20]
 8007618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800761c:	2b00      	cmp	r3, #0
 800761e:	bf14      	ite	ne
 8007620:	2301      	movne	r3, #1
 8007622:	2300      	moveq	r3, #0
 8007624:	b2db      	uxtb	r3, r3
 8007626:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800762e:	f003 0308 	and.w	r3, r3, #8
 8007632:	2b00      	cmp	r3, #0
 8007634:	d103      	bne.n	800763e <HAL_UART_IRQHandler+0x17a>
 8007636:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800763a:	2b00      	cmp	r3, #0
 800763c:	d04f      	beq.n	80076de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 f9f8 	bl	8007a34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	695b      	ldr	r3, [r3, #20]
 800764a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800764e:	2b00      	cmp	r3, #0
 8007650:	d041      	beq.n	80076d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	3314      	adds	r3, #20
 8007658:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007660:	e853 3f00 	ldrex	r3, [r3]
 8007664:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007668:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800766c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007670:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	3314      	adds	r3, #20
 800767a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800767e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007682:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007686:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800768a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800768e:	e841 2300 	strex	r3, r2, [r1]
 8007692:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007696:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800769a:	2b00      	cmp	r3, #0
 800769c:	d1d9      	bne.n	8007652 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d013      	beq.n	80076ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076aa:	4a7e      	ldr	r2, [pc, #504]	; (80078a4 <HAL_UART_IRQHandler+0x3e0>)
 80076ac:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076b2:	4618      	mov	r0, r3
 80076b4:	f7fc f942 	bl	800393c <HAL_DMA_Abort_IT>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d016      	beq.n	80076ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80076c8:	4610      	mov	r0, r2
 80076ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076cc:	e00e      	b.n	80076ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f000 f99c 	bl	8007a0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076d4:	e00a      	b.n	80076ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f000 f998 	bl	8007a0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076dc:	e006      	b.n	80076ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 f994 	bl	8007a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80076ea:	e175      	b.n	80079d8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076ec:	bf00      	nop
    return;
 80076ee:	e173      	b.n	80079d8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	f040 814f 	bne.w	8007998 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80076fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076fe:	f003 0310 	and.w	r3, r3, #16
 8007702:	2b00      	cmp	r3, #0
 8007704:	f000 8148 	beq.w	8007998 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800770c:	f003 0310 	and.w	r3, r3, #16
 8007710:	2b00      	cmp	r3, #0
 8007712:	f000 8141 	beq.w	8007998 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007716:	2300      	movs	r3, #0
 8007718:	60bb      	str	r3, [r7, #8]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	60bb      	str	r3, [r7, #8]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	60bb      	str	r3, [r7, #8]
 800772a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	695b      	ldr	r3, [r3, #20]
 8007732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007736:	2b00      	cmp	r3, #0
 8007738:	f000 80b6 	beq.w	80078a8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007748:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800774c:	2b00      	cmp	r3, #0
 800774e:	f000 8145 	beq.w	80079dc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007756:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800775a:	429a      	cmp	r2, r3
 800775c:	f080 813e 	bcs.w	80079dc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007766:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800776c:	699b      	ldr	r3, [r3, #24]
 800776e:	2b20      	cmp	r3, #32
 8007770:	f000 8088 	beq.w	8007884 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	330c      	adds	r3, #12
 800777a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007782:	e853 3f00 	ldrex	r3, [r3]
 8007786:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800778a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800778e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007792:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	330c      	adds	r3, #12
 800779c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80077a0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80077a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80077ac:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80077b0:	e841 2300 	strex	r3, r2, [r1]
 80077b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80077b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d1d9      	bne.n	8007774 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	3314      	adds	r3, #20
 80077c6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80077ca:	e853 3f00 	ldrex	r3, [r3]
 80077ce:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80077d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80077d2:	f023 0301 	bic.w	r3, r3, #1
 80077d6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	3314      	adds	r3, #20
 80077e0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80077e4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80077e8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ea:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80077ec:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80077f0:	e841 2300 	strex	r3, r2, [r1]
 80077f4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80077f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d1e1      	bne.n	80077c0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	3314      	adds	r3, #20
 8007802:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007804:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007806:	e853 3f00 	ldrex	r3, [r3]
 800780a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800780c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800780e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007812:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	3314      	adds	r3, #20
 800781c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007820:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007822:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007824:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007826:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007828:	e841 2300 	strex	r3, r2, [r1]
 800782c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800782e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007830:	2b00      	cmp	r3, #0
 8007832:	d1e3      	bne.n	80077fc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2220      	movs	r2, #32
 8007838:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2200      	movs	r2, #0
 8007840:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	330c      	adds	r3, #12
 8007848:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800784c:	e853 3f00 	ldrex	r3, [r3]
 8007850:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007852:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007854:	f023 0310 	bic.w	r3, r3, #16
 8007858:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	330c      	adds	r3, #12
 8007862:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007866:	65ba      	str	r2, [r7, #88]	; 0x58
 8007868:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800786a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800786c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800786e:	e841 2300 	strex	r3, r2, [r1]
 8007872:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007874:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007876:	2b00      	cmp	r3, #0
 8007878:	d1e3      	bne.n	8007842 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800787e:	4618      	mov	r0, r3
 8007880:	f7fc f820 	bl	80038c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2202      	movs	r2, #2
 8007888:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007892:	b29b      	uxth	r3, r3
 8007894:	1ad3      	subs	r3, r2, r3
 8007896:	b29b      	uxth	r3, r3
 8007898:	4619      	mov	r1, r3
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 f8bf 	bl	8007a1e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80078a0:	e09c      	b.n	80079dc <HAL_UART_IRQHandler+0x518>
 80078a2:	bf00      	nop
 80078a4:	08007af9 	.word	0x08007af9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	1ad3      	subs	r3, r2, r3
 80078b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078bc:	b29b      	uxth	r3, r3
 80078be:	2b00      	cmp	r3, #0
 80078c0:	f000 808e 	beq.w	80079e0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80078c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	f000 8089 	beq.w	80079e0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	330c      	adds	r3, #12
 80078d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078d8:	e853 3f00 	ldrex	r3, [r3]
 80078dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80078de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80078e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	330c      	adds	r3, #12
 80078ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80078f2:	647a      	str	r2, [r7, #68]	; 0x44
 80078f4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80078f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80078fa:	e841 2300 	strex	r3, r2, [r1]
 80078fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007900:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007902:	2b00      	cmp	r3, #0
 8007904:	d1e3      	bne.n	80078ce <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	3314      	adds	r3, #20
 800790c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800790e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007910:	e853 3f00 	ldrex	r3, [r3]
 8007914:	623b      	str	r3, [r7, #32]
   return(result);
 8007916:	6a3b      	ldr	r3, [r7, #32]
 8007918:	f023 0301 	bic.w	r3, r3, #1
 800791c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	3314      	adds	r3, #20
 8007926:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800792a:	633a      	str	r2, [r7, #48]	; 0x30
 800792c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007930:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007932:	e841 2300 	strex	r3, r2, [r1]
 8007936:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800793a:	2b00      	cmp	r3, #0
 800793c:	d1e3      	bne.n	8007906 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2220      	movs	r2, #32
 8007942:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2200      	movs	r2, #0
 800794a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	330c      	adds	r3, #12
 8007952:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	e853 3f00 	ldrex	r3, [r3]
 800795a:	60fb      	str	r3, [r7, #12]
   return(result);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f023 0310 	bic.w	r3, r3, #16
 8007962:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	330c      	adds	r3, #12
 800796c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007970:	61fa      	str	r2, [r7, #28]
 8007972:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007974:	69b9      	ldr	r1, [r7, #24]
 8007976:	69fa      	ldr	r2, [r7, #28]
 8007978:	e841 2300 	strex	r3, r2, [r1]
 800797c:	617b      	str	r3, [r7, #20]
   return(result);
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d1e3      	bne.n	800794c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2202      	movs	r2, #2
 8007988:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800798a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800798e:	4619      	mov	r1, r3
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	f000 f844 	bl	8007a1e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007996:	e023      	b.n	80079e0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800799c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d009      	beq.n	80079b8 <HAL_UART_IRQHandler+0x4f4>
 80079a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d003      	beq.n	80079b8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f000 f8b5 	bl	8007b20 <UART_Transmit_IT>
    return;
 80079b6:	e014      	b.n	80079e2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80079b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d00e      	beq.n	80079e2 <HAL_UART_IRQHandler+0x51e>
 80079c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d008      	beq.n	80079e2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f000 f8f4 	bl	8007bbe <UART_EndTransmit_IT>
    return;
 80079d6:	e004      	b.n	80079e2 <HAL_UART_IRQHandler+0x51e>
    return;
 80079d8:	bf00      	nop
 80079da:	e002      	b.n	80079e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80079dc:	bf00      	nop
 80079de:	e000      	b.n	80079e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80079e0:	bf00      	nop
  }
}
 80079e2:	37e8      	adds	r7, #232	; 0xe8
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b083      	sub	sp, #12
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80079f0:	bf00      	nop
 80079f2:	370c      	adds	r7, #12
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bc80      	pop	{r7}
 80079f8:	4770      	bx	lr

080079fa <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80079fa:	b480      	push	{r7}
 80079fc:	b083      	sub	sp, #12
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007a02:	bf00      	nop
 8007a04:	370c      	adds	r7, #12
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bc80      	pop	{r7}
 8007a0a:	4770      	bx	lr

08007a0c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b083      	sub	sp, #12
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007a14:	bf00      	nop
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bc80      	pop	{r7}
 8007a1c:	4770      	bx	lr

08007a1e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a1e:	b480      	push	{r7}
 8007a20:	b083      	sub	sp, #12
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
 8007a26:	460b      	mov	r3, r1
 8007a28:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a2a:	bf00      	nop
 8007a2c:	370c      	adds	r7, #12
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bc80      	pop	{r7}
 8007a32:	4770      	bx	lr

08007a34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b095      	sub	sp, #84	; 0x54
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	330c      	adds	r3, #12
 8007a42:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a46:	e853 3f00 	ldrex	r3, [r3]
 8007a4a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a4e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007a52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	330c      	adds	r3, #12
 8007a5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007a5c:	643a      	str	r2, [r7, #64]	; 0x40
 8007a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a60:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007a62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007a64:	e841 2300 	strex	r3, r2, [r1]
 8007a68:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d1e5      	bne.n	8007a3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	3314      	adds	r3, #20
 8007a76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a78:	6a3b      	ldr	r3, [r7, #32]
 8007a7a:	e853 3f00 	ldrex	r3, [r3]
 8007a7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a80:	69fb      	ldr	r3, [r7, #28]
 8007a82:	f023 0301 	bic.w	r3, r3, #1
 8007a86:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	3314      	adds	r3, #20
 8007a8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007a90:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007a92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007a96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a98:	e841 2300 	strex	r3, r2, [r1]
 8007a9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d1e5      	bne.n	8007a70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d119      	bne.n	8007ae0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	330c      	adds	r3, #12
 8007ab2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	e853 3f00 	ldrex	r3, [r3]
 8007aba:	60bb      	str	r3, [r7, #8]
   return(result);
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	f023 0310 	bic.w	r3, r3, #16
 8007ac2:	647b      	str	r3, [r7, #68]	; 0x44
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	330c      	adds	r3, #12
 8007aca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007acc:	61ba      	str	r2, [r7, #24]
 8007ace:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad0:	6979      	ldr	r1, [r7, #20]
 8007ad2:	69ba      	ldr	r2, [r7, #24]
 8007ad4:	e841 2300 	strex	r3, r2, [r1]
 8007ad8:	613b      	str	r3, [r7, #16]
   return(result);
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d1e5      	bne.n	8007aac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2220      	movs	r2, #32
 8007ae4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007aee:	bf00      	nop
 8007af0:	3754      	adds	r7, #84	; 0x54
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bc80      	pop	{r7}
 8007af6:	4770      	bx	lr

08007af8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b084      	sub	sp, #16
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b04:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b12:	68f8      	ldr	r0, [r7, #12]
 8007b14:	f7ff ff7a 	bl	8007a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b18:	bf00      	nop
 8007b1a:	3710      	adds	r7, #16
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	2b21      	cmp	r3, #33	; 0x21
 8007b32:	d13e      	bne.n	8007bb2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	689b      	ldr	r3, [r3, #8]
 8007b38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b3c:	d114      	bne.n	8007b68 <UART_Transmit_IT+0x48>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d110      	bne.n	8007b68 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6a1b      	ldr	r3, [r3, #32]
 8007b4a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	881b      	ldrh	r3, [r3, #0]
 8007b50:	461a      	mov	r2, r3
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b5a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6a1b      	ldr	r3, [r3, #32]
 8007b60:	1c9a      	adds	r2, r3, #2
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	621a      	str	r2, [r3, #32]
 8007b66:	e008      	b.n	8007b7a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6a1b      	ldr	r3, [r3, #32]
 8007b6c:	1c59      	adds	r1, r3, #1
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	6211      	str	r1, [r2, #32]
 8007b72:	781a      	ldrb	r2, [r3, #0]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	3b01      	subs	r3, #1
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	687a      	ldr	r2, [r7, #4]
 8007b86:	4619      	mov	r1, r3
 8007b88:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d10f      	bne.n	8007bae <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	68da      	ldr	r2, [r3, #12]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b9c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	68da      	ldr	r2, [r3, #12]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007bac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	e000      	b.n	8007bb4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007bb2:	2302      	movs	r3, #2
  }
}
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	3714      	adds	r7, #20
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	bc80      	pop	{r7}
 8007bbc:	4770      	bx	lr

08007bbe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007bbe:	b580      	push	{r7, lr}
 8007bc0:	b082      	sub	sp, #8
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	68da      	ldr	r2, [r3, #12]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007bd4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2220      	movs	r2, #32
 8007bda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f7ff ff02 	bl	80079e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007be4:	2300      	movs	r3, #0
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3708      	adds	r7, #8
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}

08007bee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b08c      	sub	sp, #48	; 0x30
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	2b22      	cmp	r3, #34	; 0x22
 8007c00:	f040 80ae 	bne.w	8007d60 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c0c:	d117      	bne.n	8007c3e <UART_Receive_IT+0x50>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	691b      	ldr	r3, [r3, #16]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d113      	bne.n	8007c3e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007c16:	2300      	movs	r3, #0
 8007c18:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c1e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c2c:	b29a      	uxth	r2, r3
 8007c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c30:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c36:	1c9a      	adds	r2, r3, #2
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	629a      	str	r2, [r3, #40]	; 0x28
 8007c3c:	e026      	b.n	8007c8c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c42:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007c44:	2300      	movs	r3, #0
 8007c46:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c50:	d007      	beq.n	8007c62 <UART_Receive_IT+0x74>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d10a      	bne.n	8007c70 <UART_Receive_IT+0x82>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d106      	bne.n	8007c70 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	b2da      	uxtb	r2, r3
 8007c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c6c:	701a      	strb	r2, [r3, #0]
 8007c6e:	e008      	b.n	8007c82 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c7c:	b2da      	uxtb	r2, r3
 8007c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c80:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c86:	1c5a      	adds	r2, r3, #1
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	3b01      	subs	r3, #1
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	687a      	ldr	r2, [r7, #4]
 8007c98:	4619      	mov	r1, r3
 8007c9a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d15d      	bne.n	8007d5c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	68da      	ldr	r2, [r3, #12]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f022 0220 	bic.w	r2, r2, #32
 8007cae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	68da      	ldr	r2, [r3, #12]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007cbe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	695a      	ldr	r2, [r3, #20]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f022 0201 	bic.w	r2, r2, #1
 8007cce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2220      	movs	r2, #32
 8007cd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	d135      	bne.n	8007d52 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	330c      	adds	r3, #12
 8007cf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	e853 3f00 	ldrex	r3, [r3]
 8007cfa:	613b      	str	r3, [r7, #16]
   return(result);
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	f023 0310 	bic.w	r3, r3, #16
 8007d02:	627b      	str	r3, [r7, #36]	; 0x24
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	330c      	adds	r3, #12
 8007d0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d0c:	623a      	str	r2, [r7, #32]
 8007d0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d10:	69f9      	ldr	r1, [r7, #28]
 8007d12:	6a3a      	ldr	r2, [r7, #32]
 8007d14:	e841 2300 	strex	r3, r2, [r1]
 8007d18:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d1e5      	bne.n	8007cec <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f003 0310 	and.w	r3, r3, #16
 8007d2a:	2b10      	cmp	r3, #16
 8007d2c:	d10a      	bne.n	8007d44 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d2e:	2300      	movs	r3, #0
 8007d30:	60fb      	str	r3, [r7, #12]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	60fb      	str	r3, [r7, #12]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	60fb      	str	r3, [r7, #12]
 8007d42:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d48:	4619      	mov	r1, r3
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f7ff fe67 	bl	8007a1e <HAL_UARTEx_RxEventCallback>
 8007d50:	e002      	b.n	8007d58 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f7ff fe51 	bl	80079fa <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	e002      	b.n	8007d62 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	e000      	b.n	8007d62 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007d60:	2302      	movs	r3, #2
  }
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3730      	adds	r7, #48	; 0x30
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
	...

08007d6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b084      	sub	sp, #16
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	691b      	ldr	r3, [r3, #16]
 8007d7a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	68da      	ldr	r2, [r3, #12]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	430a      	orrs	r2, r1
 8007d88:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	689a      	ldr	r2, [r3, #8]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	691b      	ldr	r3, [r3, #16]
 8007d92:	431a      	orrs	r2, r3
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	695b      	ldr	r3, [r3, #20]
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007da6:	f023 030c 	bic.w	r3, r3, #12
 8007daa:	687a      	ldr	r2, [r7, #4]
 8007dac:	6812      	ldr	r2, [r2, #0]
 8007dae:	68b9      	ldr	r1, [r7, #8]
 8007db0:	430b      	orrs	r3, r1
 8007db2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	695b      	ldr	r3, [r3, #20]
 8007dba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	699a      	ldr	r2, [r3, #24]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	430a      	orrs	r2, r1
 8007dc8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a2c      	ldr	r2, [pc, #176]	; (8007e80 <UART_SetConfig+0x114>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d103      	bne.n	8007ddc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007dd4:	f7fd fdec 	bl	80059b0 <HAL_RCC_GetPCLK2Freq>
 8007dd8:	60f8      	str	r0, [r7, #12]
 8007dda:	e002      	b.n	8007de2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007ddc:	f7fd fdd4 	bl	8005988 <HAL_RCC_GetPCLK1Freq>
 8007de0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007de2:	68fa      	ldr	r2, [r7, #12]
 8007de4:	4613      	mov	r3, r2
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	4413      	add	r3, r2
 8007dea:	009a      	lsls	r2, r3, #2
 8007dec:	441a      	add	r2, r3
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007df8:	4a22      	ldr	r2, [pc, #136]	; (8007e84 <UART_SetConfig+0x118>)
 8007dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8007dfe:	095b      	lsrs	r3, r3, #5
 8007e00:	0119      	lsls	r1, r3, #4
 8007e02:	68fa      	ldr	r2, [r7, #12]
 8007e04:	4613      	mov	r3, r2
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	4413      	add	r3, r2
 8007e0a:	009a      	lsls	r2, r3, #2
 8007e0c:	441a      	add	r2, r3
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e18:	4b1a      	ldr	r3, [pc, #104]	; (8007e84 <UART_SetConfig+0x118>)
 8007e1a:	fba3 0302 	umull	r0, r3, r3, r2
 8007e1e:	095b      	lsrs	r3, r3, #5
 8007e20:	2064      	movs	r0, #100	; 0x64
 8007e22:	fb00 f303 	mul.w	r3, r0, r3
 8007e26:	1ad3      	subs	r3, r2, r3
 8007e28:	011b      	lsls	r3, r3, #4
 8007e2a:	3332      	adds	r3, #50	; 0x32
 8007e2c:	4a15      	ldr	r2, [pc, #84]	; (8007e84 <UART_SetConfig+0x118>)
 8007e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8007e32:	095b      	lsrs	r3, r3, #5
 8007e34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e38:	4419      	add	r1, r3
 8007e3a:	68fa      	ldr	r2, [r7, #12]
 8007e3c:	4613      	mov	r3, r2
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	4413      	add	r3, r2
 8007e42:	009a      	lsls	r2, r3, #2
 8007e44:	441a      	add	r2, r3
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	009b      	lsls	r3, r3, #2
 8007e4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e50:	4b0c      	ldr	r3, [pc, #48]	; (8007e84 <UART_SetConfig+0x118>)
 8007e52:	fba3 0302 	umull	r0, r3, r3, r2
 8007e56:	095b      	lsrs	r3, r3, #5
 8007e58:	2064      	movs	r0, #100	; 0x64
 8007e5a:	fb00 f303 	mul.w	r3, r0, r3
 8007e5e:	1ad3      	subs	r3, r2, r3
 8007e60:	011b      	lsls	r3, r3, #4
 8007e62:	3332      	adds	r3, #50	; 0x32
 8007e64:	4a07      	ldr	r2, [pc, #28]	; (8007e84 <UART_SetConfig+0x118>)
 8007e66:	fba2 2303 	umull	r2, r3, r2, r3
 8007e6a:	095b      	lsrs	r3, r3, #5
 8007e6c:	f003 020f 	and.w	r2, r3, #15
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	440a      	add	r2, r1
 8007e76:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007e78:	bf00      	nop
 8007e7a:	3710      	adds	r7, #16
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}
 8007e80:	40013800 	.word	0x40013800
 8007e84:	51eb851f 	.word	0x51eb851f

08007e88 <memset>:
 8007e88:	4603      	mov	r3, r0
 8007e8a:	4402      	add	r2, r0
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d100      	bne.n	8007e92 <memset+0xa>
 8007e90:	4770      	bx	lr
 8007e92:	f803 1b01 	strb.w	r1, [r3], #1
 8007e96:	e7f9      	b.n	8007e8c <memset+0x4>

08007e98 <__errno>:
 8007e98:	4b01      	ldr	r3, [pc, #4]	; (8007ea0 <__errno+0x8>)
 8007e9a:	6818      	ldr	r0, [r3, #0]
 8007e9c:	4770      	bx	lr
 8007e9e:	bf00      	nop
 8007ea0:	20000080 	.word	0x20000080

08007ea4 <__libc_init_array>:
 8007ea4:	b570      	push	{r4, r5, r6, lr}
 8007ea6:	2600      	movs	r6, #0
 8007ea8:	4d0c      	ldr	r5, [pc, #48]	; (8007edc <__libc_init_array+0x38>)
 8007eaa:	4c0d      	ldr	r4, [pc, #52]	; (8007ee0 <__libc_init_array+0x3c>)
 8007eac:	1b64      	subs	r4, r4, r5
 8007eae:	10a4      	asrs	r4, r4, #2
 8007eb0:	42a6      	cmp	r6, r4
 8007eb2:	d109      	bne.n	8007ec8 <__libc_init_array+0x24>
 8007eb4:	f000 fb86 	bl	80085c4 <_init>
 8007eb8:	2600      	movs	r6, #0
 8007eba:	4d0a      	ldr	r5, [pc, #40]	; (8007ee4 <__libc_init_array+0x40>)
 8007ebc:	4c0a      	ldr	r4, [pc, #40]	; (8007ee8 <__libc_init_array+0x44>)
 8007ebe:	1b64      	subs	r4, r4, r5
 8007ec0:	10a4      	asrs	r4, r4, #2
 8007ec2:	42a6      	cmp	r6, r4
 8007ec4:	d105      	bne.n	8007ed2 <__libc_init_array+0x2e>
 8007ec6:	bd70      	pop	{r4, r5, r6, pc}
 8007ec8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ecc:	4798      	blx	r3
 8007ece:	3601      	adds	r6, #1
 8007ed0:	e7ee      	b.n	8007eb0 <__libc_init_array+0xc>
 8007ed2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ed6:	4798      	blx	r3
 8007ed8:	3601      	adds	r6, #1
 8007eda:	e7f2      	b.n	8007ec2 <__libc_init_array+0x1e>
 8007edc:	08008708 	.word	0x08008708
 8007ee0:	08008708 	.word	0x08008708
 8007ee4:	08008708 	.word	0x08008708
 8007ee8:	0800870c 	.word	0x0800870c

08007eec <memcpy>:
 8007eec:	440a      	add	r2, r1
 8007eee:	4291      	cmp	r1, r2
 8007ef0:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ef4:	d100      	bne.n	8007ef8 <memcpy+0xc>
 8007ef6:	4770      	bx	lr
 8007ef8:	b510      	push	{r4, lr}
 8007efa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007efe:	4291      	cmp	r1, r2
 8007f00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f04:	d1f9      	bne.n	8007efa <memcpy+0xe>
 8007f06:	bd10      	pop	{r4, pc}

08007f08 <atan2>:
 8007f08:	f000 b8fe 	b.w	8008108 <__ieee754_atan2>

08007f0c <sqrt>:
 8007f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f0e:	4606      	mov	r6, r0
 8007f10:	460f      	mov	r7, r1
 8007f12:	f000 f81f 	bl	8007f54 <__ieee754_sqrt>
 8007f16:	4632      	mov	r2, r6
 8007f18:	4604      	mov	r4, r0
 8007f1a:	460d      	mov	r5, r1
 8007f1c:	463b      	mov	r3, r7
 8007f1e:	4630      	mov	r0, r6
 8007f20:	4639      	mov	r1, r7
 8007f22:	f7f8 fdd7 	bl	8000ad4 <__aeabi_dcmpun>
 8007f26:	b990      	cbnz	r0, 8007f4e <sqrt+0x42>
 8007f28:	2200      	movs	r2, #0
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	4630      	mov	r0, r6
 8007f2e:	4639      	mov	r1, r7
 8007f30:	f7f8 fda8 	bl	8000a84 <__aeabi_dcmplt>
 8007f34:	b158      	cbz	r0, 8007f4e <sqrt+0x42>
 8007f36:	f7ff ffaf 	bl	8007e98 <__errno>
 8007f3a:	2321      	movs	r3, #33	; 0x21
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	6003      	str	r3, [r0, #0]
 8007f40:	2300      	movs	r3, #0
 8007f42:	4610      	mov	r0, r2
 8007f44:	4619      	mov	r1, r3
 8007f46:	f7f8 fc55 	bl	80007f4 <__aeabi_ddiv>
 8007f4a:	4604      	mov	r4, r0
 8007f4c:	460d      	mov	r5, r1
 8007f4e:	4620      	mov	r0, r4
 8007f50:	4629      	mov	r1, r5
 8007f52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007f54 <__ieee754_sqrt>:
 8007f54:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 80080f8 <__ieee754_sqrt+0x1a4>
 8007f58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f5c:	ea3c 0c01 	bics.w	ip, ip, r1
 8007f60:	460b      	mov	r3, r1
 8007f62:	4606      	mov	r6, r0
 8007f64:	460d      	mov	r5, r1
 8007f66:	460a      	mov	r2, r1
 8007f68:	4604      	mov	r4, r0
 8007f6a:	d10e      	bne.n	8007f8a <__ieee754_sqrt+0x36>
 8007f6c:	4602      	mov	r2, r0
 8007f6e:	f7f8 fb17 	bl	80005a0 <__aeabi_dmul>
 8007f72:	4602      	mov	r2, r0
 8007f74:	460b      	mov	r3, r1
 8007f76:	4630      	mov	r0, r6
 8007f78:	4629      	mov	r1, r5
 8007f7a:	f7f8 f95b 	bl	8000234 <__adddf3>
 8007f7e:	4606      	mov	r6, r0
 8007f80:	460d      	mov	r5, r1
 8007f82:	4630      	mov	r0, r6
 8007f84:	4629      	mov	r1, r5
 8007f86:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f8a:	2900      	cmp	r1, #0
 8007f8c:	dc0d      	bgt.n	8007faa <__ieee754_sqrt+0x56>
 8007f8e:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8007f92:	ea5c 0c00 	orrs.w	ip, ip, r0
 8007f96:	d0f4      	beq.n	8007f82 <__ieee754_sqrt+0x2e>
 8007f98:	b139      	cbz	r1, 8007faa <__ieee754_sqrt+0x56>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	f7f8 f948 	bl	8000230 <__aeabi_dsub>
 8007fa0:	4602      	mov	r2, r0
 8007fa2:	460b      	mov	r3, r1
 8007fa4:	f7f8 fc26 	bl	80007f4 <__aeabi_ddiv>
 8007fa8:	e7e9      	b.n	8007f7e <__ieee754_sqrt+0x2a>
 8007faa:	1512      	asrs	r2, r2, #20
 8007fac:	f000 8089 	beq.w	80080c2 <__ieee754_sqrt+0x16e>
 8007fb0:	2500      	movs	r5, #0
 8007fb2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007fb6:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8007fba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007fbe:	07d2      	lsls	r2, r2, #31
 8007fc0:	bf5c      	itt	pl
 8007fc2:	005b      	lslpl	r3, r3, #1
 8007fc4:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8007fc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007fcc:	bf58      	it	pl
 8007fce:	0064      	lslpl	r4, r4, #1
 8007fd0:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8007fd4:	0062      	lsls	r2, r4, #1
 8007fd6:	2016      	movs	r0, #22
 8007fd8:	4629      	mov	r1, r5
 8007fda:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 8007fde:	1076      	asrs	r6, r6, #1
 8007fe0:	190f      	adds	r7, r1, r4
 8007fe2:	429f      	cmp	r7, r3
 8007fe4:	bfde      	ittt	le
 8007fe6:	1bdb      	suble	r3, r3, r7
 8007fe8:	1939      	addle	r1, r7, r4
 8007fea:	192d      	addle	r5, r5, r4
 8007fec:	005b      	lsls	r3, r3, #1
 8007fee:	3801      	subs	r0, #1
 8007ff0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007ff4:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8007ff8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8007ffc:	d1f0      	bne.n	8007fe0 <__ieee754_sqrt+0x8c>
 8007ffe:	4604      	mov	r4, r0
 8008000:	2720      	movs	r7, #32
 8008002:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8008006:	428b      	cmp	r3, r1
 8008008:	eb0c 0e00 	add.w	lr, ip, r0
 800800c:	dc02      	bgt.n	8008014 <__ieee754_sqrt+0xc0>
 800800e:	d113      	bne.n	8008038 <__ieee754_sqrt+0xe4>
 8008010:	4596      	cmp	lr, r2
 8008012:	d811      	bhi.n	8008038 <__ieee754_sqrt+0xe4>
 8008014:	f1be 0f00 	cmp.w	lr, #0
 8008018:	eb0e 000c 	add.w	r0, lr, ip
 800801c:	da56      	bge.n	80080cc <__ieee754_sqrt+0x178>
 800801e:	2800      	cmp	r0, #0
 8008020:	db54      	blt.n	80080cc <__ieee754_sqrt+0x178>
 8008022:	f101 0801 	add.w	r8, r1, #1
 8008026:	1a5b      	subs	r3, r3, r1
 8008028:	4641      	mov	r1, r8
 800802a:	4596      	cmp	lr, r2
 800802c:	bf88      	it	hi
 800802e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008032:	eba2 020e 	sub.w	r2, r2, lr
 8008036:	4464      	add	r4, ip
 8008038:	005b      	lsls	r3, r3, #1
 800803a:	3f01      	subs	r7, #1
 800803c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8008040:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8008044:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8008048:	d1dd      	bne.n	8008006 <__ieee754_sqrt+0xb2>
 800804a:	4313      	orrs	r3, r2
 800804c:	d01b      	beq.n	8008086 <__ieee754_sqrt+0x132>
 800804e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80080fc <__ieee754_sqrt+0x1a8>
 8008052:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8008100 <__ieee754_sqrt+0x1ac>
 8008056:	e9da 0100 	ldrd	r0, r1, [sl]
 800805a:	e9db 2300 	ldrd	r2, r3, [fp]
 800805e:	f7f8 f8e7 	bl	8000230 <__aeabi_dsub>
 8008062:	e9da 8900 	ldrd	r8, r9, [sl]
 8008066:	4602      	mov	r2, r0
 8008068:	460b      	mov	r3, r1
 800806a:	4640      	mov	r0, r8
 800806c:	4649      	mov	r1, r9
 800806e:	f7f8 fd13 	bl	8000a98 <__aeabi_dcmple>
 8008072:	b140      	cbz	r0, 8008086 <__ieee754_sqrt+0x132>
 8008074:	e9da 0100 	ldrd	r0, r1, [sl]
 8008078:	e9db 2300 	ldrd	r2, r3, [fp]
 800807c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8008080:	d126      	bne.n	80080d0 <__ieee754_sqrt+0x17c>
 8008082:	463c      	mov	r4, r7
 8008084:	3501      	adds	r5, #1
 8008086:	106b      	asrs	r3, r5, #1
 8008088:	0864      	lsrs	r4, r4, #1
 800808a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800808e:	07ea      	lsls	r2, r5, #31
 8008090:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008094:	bf48      	it	mi
 8008096:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 800809a:	4620      	mov	r0, r4
 800809c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 80080a0:	e76d      	b.n	8007f7e <__ieee754_sqrt+0x2a>
 80080a2:	0ae3      	lsrs	r3, r4, #11
 80080a4:	3915      	subs	r1, #21
 80080a6:	0564      	lsls	r4, r4, #21
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d0fa      	beq.n	80080a2 <__ieee754_sqrt+0x14e>
 80080ac:	02d8      	lsls	r0, r3, #11
 80080ae:	d50a      	bpl.n	80080c6 <__ieee754_sqrt+0x172>
 80080b0:	f1c2 0020 	rsb	r0, r2, #32
 80080b4:	fa24 f000 	lsr.w	r0, r4, r0
 80080b8:	1e55      	subs	r5, r2, #1
 80080ba:	4094      	lsls	r4, r2
 80080bc:	4303      	orrs	r3, r0
 80080be:	1b4a      	subs	r2, r1, r5
 80080c0:	e776      	b.n	8007fb0 <__ieee754_sqrt+0x5c>
 80080c2:	4611      	mov	r1, r2
 80080c4:	e7f0      	b.n	80080a8 <__ieee754_sqrt+0x154>
 80080c6:	005b      	lsls	r3, r3, #1
 80080c8:	3201      	adds	r2, #1
 80080ca:	e7ef      	b.n	80080ac <__ieee754_sqrt+0x158>
 80080cc:	4688      	mov	r8, r1
 80080ce:	e7aa      	b.n	8008026 <__ieee754_sqrt+0xd2>
 80080d0:	f7f8 f8b0 	bl	8000234 <__adddf3>
 80080d4:	e9da 8900 	ldrd	r8, r9, [sl]
 80080d8:	4602      	mov	r2, r0
 80080da:	460b      	mov	r3, r1
 80080dc:	4640      	mov	r0, r8
 80080de:	4649      	mov	r1, r9
 80080e0:	f7f8 fcd0 	bl	8000a84 <__aeabi_dcmplt>
 80080e4:	b120      	cbz	r0, 80080f0 <__ieee754_sqrt+0x19c>
 80080e6:	1ca1      	adds	r1, r4, #2
 80080e8:	bf08      	it	eq
 80080ea:	3501      	addeq	r5, #1
 80080ec:	3402      	adds	r4, #2
 80080ee:	e7ca      	b.n	8008086 <__ieee754_sqrt+0x132>
 80080f0:	3401      	adds	r4, #1
 80080f2:	f024 0401 	bic.w	r4, r4, #1
 80080f6:	e7c6      	b.n	8008086 <__ieee754_sqrt+0x132>
 80080f8:	7ff00000 	.word	0x7ff00000
 80080fc:	20000088 	.word	0x20000088
 8008100:	20000090 	.word	0x20000090
 8008104:	00000000 	.word	0x00000000

08008108 <__ieee754_atan2>:
 8008108:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800810c:	4617      	mov	r7, r2
 800810e:	4692      	mov	sl, r2
 8008110:	4699      	mov	r9, r3
 8008112:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008116:	427b      	negs	r3, r7
 8008118:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8008298 <__ieee754_atan2+0x190>
 800811c:	433b      	orrs	r3, r7
 800811e:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8008122:	4543      	cmp	r3, r8
 8008124:	4604      	mov	r4, r0
 8008126:	460d      	mov	r5, r1
 8008128:	d809      	bhi.n	800813e <__ieee754_atan2+0x36>
 800812a:	4246      	negs	r6, r0
 800812c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008130:	4306      	orrs	r6, r0
 8008132:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 8008136:	4546      	cmp	r6, r8
 8008138:	468e      	mov	lr, r1
 800813a:	4683      	mov	fp, r0
 800813c:	d908      	bls.n	8008150 <__ieee754_atan2+0x48>
 800813e:	4652      	mov	r2, sl
 8008140:	464b      	mov	r3, r9
 8008142:	4620      	mov	r0, r4
 8008144:	4629      	mov	r1, r5
 8008146:	f7f8 f875 	bl	8000234 <__adddf3>
 800814a:	4604      	mov	r4, r0
 800814c:	460d      	mov	r5, r1
 800814e:	e019      	b.n	8008184 <__ieee754_atan2+0x7c>
 8008150:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 8008154:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 8008158:	433e      	orrs	r6, r7
 800815a:	d103      	bne.n	8008164 <__ieee754_atan2+0x5c>
 800815c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008160:	f000 b8a2 	b.w	80082a8 <atan>
 8008164:	ea4f 76a9 	mov.w	r6, r9, asr #30
 8008168:	f006 0602 	and.w	r6, r6, #2
 800816c:	ea53 0b0b 	orrs.w	fp, r3, fp
 8008170:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8008174:	d10a      	bne.n	800818c <__ieee754_atan2+0x84>
 8008176:	2e02      	cmp	r6, #2
 8008178:	d067      	beq.n	800824a <__ieee754_atan2+0x142>
 800817a:	2e03      	cmp	r6, #3
 800817c:	d102      	bne.n	8008184 <__ieee754_atan2+0x7c>
 800817e:	a53a      	add	r5, pc, #232	; (adr r5, 8008268 <__ieee754_atan2+0x160>)
 8008180:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008184:	4620      	mov	r0, r4
 8008186:	4629      	mov	r1, r5
 8008188:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800818c:	4317      	orrs	r7, r2
 800818e:	d106      	bne.n	800819e <__ieee754_atan2+0x96>
 8008190:	f1be 0f00 	cmp.w	lr, #0
 8008194:	da64      	bge.n	8008260 <__ieee754_atan2+0x158>
 8008196:	a536      	add	r5, pc, #216	; (adr r5, 8008270 <__ieee754_atan2+0x168>)
 8008198:	e9d5 4500 	ldrd	r4, r5, [r5]
 800819c:	e7f2      	b.n	8008184 <__ieee754_atan2+0x7c>
 800819e:	4542      	cmp	r2, r8
 80081a0:	d10f      	bne.n	80081c2 <__ieee754_atan2+0xba>
 80081a2:	4293      	cmp	r3, r2
 80081a4:	f106 36ff 	add.w	r6, r6, #4294967295
 80081a8:	d107      	bne.n	80081ba <__ieee754_atan2+0xb2>
 80081aa:	2e02      	cmp	r6, #2
 80081ac:	d851      	bhi.n	8008252 <__ieee754_atan2+0x14a>
 80081ae:	4b3b      	ldr	r3, [pc, #236]	; (800829c <__ieee754_atan2+0x194>)
 80081b0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80081b4:	e9d3 4500 	ldrd	r4, r5, [r3]
 80081b8:	e7e4      	b.n	8008184 <__ieee754_atan2+0x7c>
 80081ba:	2e02      	cmp	r6, #2
 80081bc:	d84d      	bhi.n	800825a <__ieee754_atan2+0x152>
 80081be:	4b38      	ldr	r3, [pc, #224]	; (80082a0 <__ieee754_atan2+0x198>)
 80081c0:	e7f6      	b.n	80081b0 <__ieee754_atan2+0xa8>
 80081c2:	4543      	cmp	r3, r8
 80081c4:	d0e4      	beq.n	8008190 <__ieee754_atan2+0x88>
 80081c6:	1a9b      	subs	r3, r3, r2
 80081c8:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80081cc:	ea4f 5223 	mov.w	r2, r3, asr #20
 80081d0:	da21      	bge.n	8008216 <__ieee754_atan2+0x10e>
 80081d2:	f1b9 0f00 	cmp.w	r9, #0
 80081d6:	da01      	bge.n	80081dc <__ieee754_atan2+0xd4>
 80081d8:	323c      	adds	r2, #60	; 0x3c
 80081da:	db20      	blt.n	800821e <__ieee754_atan2+0x116>
 80081dc:	4652      	mov	r2, sl
 80081de:	464b      	mov	r3, r9
 80081e0:	4620      	mov	r0, r4
 80081e2:	4629      	mov	r1, r5
 80081e4:	f7f8 fb06 	bl	80007f4 <__aeabi_ddiv>
 80081e8:	f000 f9e8 	bl	80085bc <fabs>
 80081ec:	f000 f85c 	bl	80082a8 <atan>
 80081f0:	4604      	mov	r4, r0
 80081f2:	460d      	mov	r5, r1
 80081f4:	2e01      	cmp	r6, #1
 80081f6:	d015      	beq.n	8008224 <__ieee754_atan2+0x11c>
 80081f8:	2e02      	cmp	r6, #2
 80081fa:	d017      	beq.n	800822c <__ieee754_atan2+0x124>
 80081fc:	2e00      	cmp	r6, #0
 80081fe:	d0c1      	beq.n	8008184 <__ieee754_atan2+0x7c>
 8008200:	a31d      	add	r3, pc, #116	; (adr r3, 8008278 <__ieee754_atan2+0x170>)
 8008202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008206:	4620      	mov	r0, r4
 8008208:	4629      	mov	r1, r5
 800820a:	f7f8 f811 	bl	8000230 <__aeabi_dsub>
 800820e:	a31c      	add	r3, pc, #112	; (adr r3, 8008280 <__ieee754_atan2+0x178>)
 8008210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008214:	e016      	b.n	8008244 <__ieee754_atan2+0x13c>
 8008216:	a51c      	add	r5, pc, #112	; (adr r5, 8008288 <__ieee754_atan2+0x180>)
 8008218:	e9d5 4500 	ldrd	r4, r5, [r5]
 800821c:	e7ea      	b.n	80081f4 <__ieee754_atan2+0xec>
 800821e:	2400      	movs	r4, #0
 8008220:	2500      	movs	r5, #0
 8008222:	e7e7      	b.n	80081f4 <__ieee754_atan2+0xec>
 8008224:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008228:	461d      	mov	r5, r3
 800822a:	e7ab      	b.n	8008184 <__ieee754_atan2+0x7c>
 800822c:	a312      	add	r3, pc, #72	; (adr r3, 8008278 <__ieee754_atan2+0x170>)
 800822e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008232:	4620      	mov	r0, r4
 8008234:	4629      	mov	r1, r5
 8008236:	f7f7 fffb 	bl	8000230 <__aeabi_dsub>
 800823a:	4602      	mov	r2, r0
 800823c:	460b      	mov	r3, r1
 800823e:	a110      	add	r1, pc, #64	; (adr r1, 8008280 <__ieee754_atan2+0x178>)
 8008240:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008244:	f7f7 fff4 	bl	8000230 <__aeabi_dsub>
 8008248:	e77f      	b.n	800814a <__ieee754_atan2+0x42>
 800824a:	a50d      	add	r5, pc, #52	; (adr r5, 8008280 <__ieee754_atan2+0x178>)
 800824c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008250:	e798      	b.n	8008184 <__ieee754_atan2+0x7c>
 8008252:	a50f      	add	r5, pc, #60	; (adr r5, 8008290 <__ieee754_atan2+0x188>)
 8008254:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008258:	e794      	b.n	8008184 <__ieee754_atan2+0x7c>
 800825a:	2400      	movs	r4, #0
 800825c:	2500      	movs	r5, #0
 800825e:	e791      	b.n	8008184 <__ieee754_atan2+0x7c>
 8008260:	a509      	add	r5, pc, #36	; (adr r5, 8008288 <__ieee754_atan2+0x180>)
 8008262:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008266:	e78d      	b.n	8008184 <__ieee754_atan2+0x7c>
 8008268:	54442d18 	.word	0x54442d18
 800826c:	c00921fb 	.word	0xc00921fb
 8008270:	54442d18 	.word	0x54442d18
 8008274:	bff921fb 	.word	0xbff921fb
 8008278:	33145c07 	.word	0x33145c07
 800827c:	3ca1a626 	.word	0x3ca1a626
 8008280:	54442d18 	.word	0x54442d18
 8008284:	400921fb 	.word	0x400921fb
 8008288:	54442d18 	.word	0x54442d18
 800828c:	3ff921fb 	.word	0x3ff921fb
 8008290:	54442d18 	.word	0x54442d18
 8008294:	3fe921fb 	.word	0x3fe921fb
 8008298:	7ff00000 	.word	0x7ff00000
 800829c:	08008698 	.word	0x08008698
 80082a0:	080086b0 	.word	0x080086b0
 80082a4:	00000000 	.word	0x00000000

080082a8 <atan>:
 80082a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ac:	4bb6      	ldr	r3, [pc, #728]	; (8008588 <atan+0x2e0>)
 80082ae:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80082b2:	429e      	cmp	r6, r3
 80082b4:	4604      	mov	r4, r0
 80082b6:	460d      	mov	r5, r1
 80082b8:	468b      	mov	fp, r1
 80082ba:	dd17      	ble.n	80082ec <atan+0x44>
 80082bc:	4bb3      	ldr	r3, [pc, #716]	; (800858c <atan+0x2e4>)
 80082be:	429e      	cmp	r6, r3
 80082c0:	dc01      	bgt.n	80082c6 <atan+0x1e>
 80082c2:	d109      	bne.n	80082d8 <atan+0x30>
 80082c4:	b140      	cbz	r0, 80082d8 <atan+0x30>
 80082c6:	4622      	mov	r2, r4
 80082c8:	462b      	mov	r3, r5
 80082ca:	4620      	mov	r0, r4
 80082cc:	4629      	mov	r1, r5
 80082ce:	f7f7 ffb1 	bl	8000234 <__adddf3>
 80082d2:	4604      	mov	r4, r0
 80082d4:	460d      	mov	r5, r1
 80082d6:	e005      	b.n	80082e4 <atan+0x3c>
 80082d8:	f1bb 0f00 	cmp.w	fp, #0
 80082dc:	4cac      	ldr	r4, [pc, #688]	; (8008590 <atan+0x2e8>)
 80082de:	f300 8121 	bgt.w	8008524 <atan+0x27c>
 80082e2:	4dac      	ldr	r5, [pc, #688]	; (8008594 <atan+0x2ec>)
 80082e4:	4620      	mov	r0, r4
 80082e6:	4629      	mov	r1, r5
 80082e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ec:	4baa      	ldr	r3, [pc, #680]	; (8008598 <atan+0x2f0>)
 80082ee:	429e      	cmp	r6, r3
 80082f0:	dc11      	bgt.n	8008316 <atan+0x6e>
 80082f2:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80082f6:	429e      	cmp	r6, r3
 80082f8:	dc0a      	bgt.n	8008310 <atan+0x68>
 80082fa:	a38b      	add	r3, pc, #556	; (adr r3, 8008528 <atan+0x280>)
 80082fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008300:	f7f7 ff98 	bl	8000234 <__adddf3>
 8008304:	2200      	movs	r2, #0
 8008306:	4ba5      	ldr	r3, [pc, #660]	; (800859c <atan+0x2f4>)
 8008308:	f7f8 fbda 	bl	8000ac0 <__aeabi_dcmpgt>
 800830c:	2800      	cmp	r0, #0
 800830e:	d1e9      	bne.n	80082e4 <atan+0x3c>
 8008310:	f04f 3aff 	mov.w	sl, #4294967295
 8008314:	e027      	b.n	8008366 <atan+0xbe>
 8008316:	f000 f951 	bl	80085bc <fabs>
 800831a:	4ba1      	ldr	r3, [pc, #644]	; (80085a0 <atan+0x2f8>)
 800831c:	4604      	mov	r4, r0
 800831e:	429e      	cmp	r6, r3
 8008320:	460d      	mov	r5, r1
 8008322:	f300 80b8 	bgt.w	8008496 <atan+0x1ee>
 8008326:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800832a:	429e      	cmp	r6, r3
 800832c:	f300 809c 	bgt.w	8008468 <atan+0x1c0>
 8008330:	4602      	mov	r2, r0
 8008332:	460b      	mov	r3, r1
 8008334:	f7f7 ff7e 	bl	8000234 <__adddf3>
 8008338:	2200      	movs	r2, #0
 800833a:	4b98      	ldr	r3, [pc, #608]	; (800859c <atan+0x2f4>)
 800833c:	f7f7 ff78 	bl	8000230 <__aeabi_dsub>
 8008340:	2200      	movs	r2, #0
 8008342:	4606      	mov	r6, r0
 8008344:	460f      	mov	r7, r1
 8008346:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800834a:	4620      	mov	r0, r4
 800834c:	4629      	mov	r1, r5
 800834e:	f7f7 ff71 	bl	8000234 <__adddf3>
 8008352:	4602      	mov	r2, r0
 8008354:	460b      	mov	r3, r1
 8008356:	4630      	mov	r0, r6
 8008358:	4639      	mov	r1, r7
 800835a:	f7f8 fa4b 	bl	80007f4 <__aeabi_ddiv>
 800835e:	f04f 0a00 	mov.w	sl, #0
 8008362:	4604      	mov	r4, r0
 8008364:	460d      	mov	r5, r1
 8008366:	4622      	mov	r2, r4
 8008368:	462b      	mov	r3, r5
 800836a:	4620      	mov	r0, r4
 800836c:	4629      	mov	r1, r5
 800836e:	f7f8 f917 	bl	80005a0 <__aeabi_dmul>
 8008372:	4602      	mov	r2, r0
 8008374:	460b      	mov	r3, r1
 8008376:	4680      	mov	r8, r0
 8008378:	4689      	mov	r9, r1
 800837a:	f7f8 f911 	bl	80005a0 <__aeabi_dmul>
 800837e:	a36c      	add	r3, pc, #432	; (adr r3, 8008530 <atan+0x288>)
 8008380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008384:	4606      	mov	r6, r0
 8008386:	460f      	mov	r7, r1
 8008388:	f7f8 f90a 	bl	80005a0 <__aeabi_dmul>
 800838c:	a36a      	add	r3, pc, #424	; (adr r3, 8008538 <atan+0x290>)
 800838e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008392:	f7f7 ff4f 	bl	8000234 <__adddf3>
 8008396:	4632      	mov	r2, r6
 8008398:	463b      	mov	r3, r7
 800839a:	f7f8 f901 	bl	80005a0 <__aeabi_dmul>
 800839e:	a368      	add	r3, pc, #416	; (adr r3, 8008540 <atan+0x298>)
 80083a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a4:	f7f7 ff46 	bl	8000234 <__adddf3>
 80083a8:	4632      	mov	r2, r6
 80083aa:	463b      	mov	r3, r7
 80083ac:	f7f8 f8f8 	bl	80005a0 <__aeabi_dmul>
 80083b0:	a365      	add	r3, pc, #404	; (adr r3, 8008548 <atan+0x2a0>)
 80083b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b6:	f7f7 ff3d 	bl	8000234 <__adddf3>
 80083ba:	4632      	mov	r2, r6
 80083bc:	463b      	mov	r3, r7
 80083be:	f7f8 f8ef 	bl	80005a0 <__aeabi_dmul>
 80083c2:	a363      	add	r3, pc, #396	; (adr r3, 8008550 <atan+0x2a8>)
 80083c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c8:	f7f7 ff34 	bl	8000234 <__adddf3>
 80083cc:	4632      	mov	r2, r6
 80083ce:	463b      	mov	r3, r7
 80083d0:	f7f8 f8e6 	bl	80005a0 <__aeabi_dmul>
 80083d4:	a360      	add	r3, pc, #384	; (adr r3, 8008558 <atan+0x2b0>)
 80083d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083da:	f7f7 ff2b 	bl	8000234 <__adddf3>
 80083de:	4642      	mov	r2, r8
 80083e0:	464b      	mov	r3, r9
 80083e2:	f7f8 f8dd 	bl	80005a0 <__aeabi_dmul>
 80083e6:	a35e      	add	r3, pc, #376	; (adr r3, 8008560 <atan+0x2b8>)
 80083e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ec:	4680      	mov	r8, r0
 80083ee:	4689      	mov	r9, r1
 80083f0:	4630      	mov	r0, r6
 80083f2:	4639      	mov	r1, r7
 80083f4:	f7f8 f8d4 	bl	80005a0 <__aeabi_dmul>
 80083f8:	a35b      	add	r3, pc, #364	; (adr r3, 8008568 <atan+0x2c0>)
 80083fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083fe:	f7f7 ff17 	bl	8000230 <__aeabi_dsub>
 8008402:	4632      	mov	r2, r6
 8008404:	463b      	mov	r3, r7
 8008406:	f7f8 f8cb 	bl	80005a0 <__aeabi_dmul>
 800840a:	a359      	add	r3, pc, #356	; (adr r3, 8008570 <atan+0x2c8>)
 800840c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008410:	f7f7 ff0e 	bl	8000230 <__aeabi_dsub>
 8008414:	4632      	mov	r2, r6
 8008416:	463b      	mov	r3, r7
 8008418:	f7f8 f8c2 	bl	80005a0 <__aeabi_dmul>
 800841c:	a356      	add	r3, pc, #344	; (adr r3, 8008578 <atan+0x2d0>)
 800841e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008422:	f7f7 ff05 	bl	8000230 <__aeabi_dsub>
 8008426:	4632      	mov	r2, r6
 8008428:	463b      	mov	r3, r7
 800842a:	f7f8 f8b9 	bl	80005a0 <__aeabi_dmul>
 800842e:	a354      	add	r3, pc, #336	; (adr r3, 8008580 <atan+0x2d8>)
 8008430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008434:	f7f7 fefc 	bl	8000230 <__aeabi_dsub>
 8008438:	4632      	mov	r2, r6
 800843a:	463b      	mov	r3, r7
 800843c:	f7f8 f8b0 	bl	80005a0 <__aeabi_dmul>
 8008440:	4602      	mov	r2, r0
 8008442:	460b      	mov	r3, r1
 8008444:	4640      	mov	r0, r8
 8008446:	4649      	mov	r1, r9
 8008448:	f7f7 fef4 	bl	8000234 <__adddf3>
 800844c:	4622      	mov	r2, r4
 800844e:	462b      	mov	r3, r5
 8008450:	f7f8 f8a6 	bl	80005a0 <__aeabi_dmul>
 8008454:	f1ba 3fff 	cmp.w	sl, #4294967295
 8008458:	4602      	mov	r2, r0
 800845a:	460b      	mov	r3, r1
 800845c:	d144      	bne.n	80084e8 <atan+0x240>
 800845e:	4620      	mov	r0, r4
 8008460:	4629      	mov	r1, r5
 8008462:	f7f7 fee5 	bl	8000230 <__aeabi_dsub>
 8008466:	e734      	b.n	80082d2 <atan+0x2a>
 8008468:	2200      	movs	r2, #0
 800846a:	4b4c      	ldr	r3, [pc, #304]	; (800859c <atan+0x2f4>)
 800846c:	f7f7 fee0 	bl	8000230 <__aeabi_dsub>
 8008470:	2200      	movs	r2, #0
 8008472:	4606      	mov	r6, r0
 8008474:	460f      	mov	r7, r1
 8008476:	4620      	mov	r0, r4
 8008478:	4629      	mov	r1, r5
 800847a:	4b48      	ldr	r3, [pc, #288]	; (800859c <atan+0x2f4>)
 800847c:	f7f7 feda 	bl	8000234 <__adddf3>
 8008480:	4602      	mov	r2, r0
 8008482:	460b      	mov	r3, r1
 8008484:	4630      	mov	r0, r6
 8008486:	4639      	mov	r1, r7
 8008488:	f7f8 f9b4 	bl	80007f4 <__aeabi_ddiv>
 800848c:	f04f 0a01 	mov.w	sl, #1
 8008490:	4604      	mov	r4, r0
 8008492:	460d      	mov	r5, r1
 8008494:	e767      	b.n	8008366 <atan+0xbe>
 8008496:	4b43      	ldr	r3, [pc, #268]	; (80085a4 <atan+0x2fc>)
 8008498:	429e      	cmp	r6, r3
 800849a:	da1a      	bge.n	80084d2 <atan+0x22a>
 800849c:	2200      	movs	r2, #0
 800849e:	4b42      	ldr	r3, [pc, #264]	; (80085a8 <atan+0x300>)
 80084a0:	f7f7 fec6 	bl	8000230 <__aeabi_dsub>
 80084a4:	2200      	movs	r2, #0
 80084a6:	4606      	mov	r6, r0
 80084a8:	460f      	mov	r7, r1
 80084aa:	4620      	mov	r0, r4
 80084ac:	4629      	mov	r1, r5
 80084ae:	4b3e      	ldr	r3, [pc, #248]	; (80085a8 <atan+0x300>)
 80084b0:	f7f8 f876 	bl	80005a0 <__aeabi_dmul>
 80084b4:	2200      	movs	r2, #0
 80084b6:	4b39      	ldr	r3, [pc, #228]	; (800859c <atan+0x2f4>)
 80084b8:	f7f7 febc 	bl	8000234 <__adddf3>
 80084bc:	4602      	mov	r2, r0
 80084be:	460b      	mov	r3, r1
 80084c0:	4630      	mov	r0, r6
 80084c2:	4639      	mov	r1, r7
 80084c4:	f7f8 f996 	bl	80007f4 <__aeabi_ddiv>
 80084c8:	f04f 0a02 	mov.w	sl, #2
 80084cc:	4604      	mov	r4, r0
 80084ce:	460d      	mov	r5, r1
 80084d0:	e749      	b.n	8008366 <atan+0xbe>
 80084d2:	4602      	mov	r2, r0
 80084d4:	460b      	mov	r3, r1
 80084d6:	2000      	movs	r0, #0
 80084d8:	4934      	ldr	r1, [pc, #208]	; (80085ac <atan+0x304>)
 80084da:	f7f8 f98b 	bl	80007f4 <__aeabi_ddiv>
 80084de:	f04f 0a03 	mov.w	sl, #3
 80084e2:	4604      	mov	r4, r0
 80084e4:	460d      	mov	r5, r1
 80084e6:	e73e      	b.n	8008366 <atan+0xbe>
 80084e8:	4b31      	ldr	r3, [pc, #196]	; (80085b0 <atan+0x308>)
 80084ea:	4e32      	ldr	r6, [pc, #200]	; (80085b4 <atan+0x30c>)
 80084ec:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80084f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f4:	f7f7 fe9c 	bl	8000230 <__aeabi_dsub>
 80084f8:	4622      	mov	r2, r4
 80084fa:	462b      	mov	r3, r5
 80084fc:	f7f7 fe98 	bl	8000230 <__aeabi_dsub>
 8008500:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8008504:	4602      	mov	r2, r0
 8008506:	460b      	mov	r3, r1
 8008508:	e9d6 0100 	ldrd	r0, r1, [r6]
 800850c:	f7f7 fe90 	bl	8000230 <__aeabi_dsub>
 8008510:	f1bb 0f00 	cmp.w	fp, #0
 8008514:	4604      	mov	r4, r0
 8008516:	460d      	mov	r5, r1
 8008518:	f6bf aee4 	bge.w	80082e4 <atan+0x3c>
 800851c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008520:	461d      	mov	r5, r3
 8008522:	e6df      	b.n	80082e4 <atan+0x3c>
 8008524:	4d24      	ldr	r5, [pc, #144]	; (80085b8 <atan+0x310>)
 8008526:	e6dd      	b.n	80082e4 <atan+0x3c>
 8008528:	8800759c 	.word	0x8800759c
 800852c:	7e37e43c 	.word	0x7e37e43c
 8008530:	e322da11 	.word	0xe322da11
 8008534:	3f90ad3a 	.word	0x3f90ad3a
 8008538:	24760deb 	.word	0x24760deb
 800853c:	3fa97b4b 	.word	0x3fa97b4b
 8008540:	a0d03d51 	.word	0xa0d03d51
 8008544:	3fb10d66 	.word	0x3fb10d66
 8008548:	c54c206e 	.word	0xc54c206e
 800854c:	3fb745cd 	.word	0x3fb745cd
 8008550:	920083ff 	.word	0x920083ff
 8008554:	3fc24924 	.word	0x3fc24924
 8008558:	5555550d 	.word	0x5555550d
 800855c:	3fd55555 	.word	0x3fd55555
 8008560:	2c6a6c2f 	.word	0x2c6a6c2f
 8008564:	bfa2b444 	.word	0xbfa2b444
 8008568:	52defd9a 	.word	0x52defd9a
 800856c:	3fadde2d 	.word	0x3fadde2d
 8008570:	af749a6d 	.word	0xaf749a6d
 8008574:	3fb3b0f2 	.word	0x3fb3b0f2
 8008578:	fe231671 	.word	0xfe231671
 800857c:	3fbc71c6 	.word	0x3fbc71c6
 8008580:	9998ebc4 	.word	0x9998ebc4
 8008584:	3fc99999 	.word	0x3fc99999
 8008588:	440fffff 	.word	0x440fffff
 800858c:	7ff00000 	.word	0x7ff00000
 8008590:	54442d18 	.word	0x54442d18
 8008594:	bff921fb 	.word	0xbff921fb
 8008598:	3fdbffff 	.word	0x3fdbffff
 800859c:	3ff00000 	.word	0x3ff00000
 80085a0:	3ff2ffff 	.word	0x3ff2ffff
 80085a4:	40038000 	.word	0x40038000
 80085a8:	3ff80000 	.word	0x3ff80000
 80085ac:	bff00000 	.word	0xbff00000
 80085b0:	080086e8 	.word	0x080086e8
 80085b4:	080086c8 	.word	0x080086c8
 80085b8:	3ff921fb 	.word	0x3ff921fb

080085bc <fabs>:
 80085bc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80085c0:	4619      	mov	r1, r3
 80085c2:	4770      	bx	lr

080085c4 <_init>:
 80085c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085c6:	bf00      	nop
 80085c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085ca:	bc08      	pop	{r3}
 80085cc:	469e      	mov	lr, r3
 80085ce:	4770      	bx	lr

080085d0 <_fini>:
 80085d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085d2:	bf00      	nop
 80085d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085d6:	bc08      	pop	{r3}
 80085d8:	469e      	mov	lr, r3
 80085da:	4770      	bx	lr
