\hypertarget{struct_t_i_m___o_c_init_type_def}{}\section{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def Struct Reference}
\label{struct_t_i_m___o_c_init_type_def}\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}


T\+IM Output Compare Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+tim.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_afa69e616eb0b11bd238062dd8a5ceaa5}{T\+I\+M\+\_\+\+O\+C\+Mode}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a1e88e3081574da1e1abc089df87985ba}{T\+I\+M\+\_\+\+Output\+State}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a74a30f1a994c6676c0ce2b56243ed184}{T\+I\+M\+\_\+\+Output\+N\+State}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a3f43bd9158c651d6d9fa2720ad75ab01}{T\+I\+M\+\_\+\+Pulse}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_acc7066b59671f62f2696c382c879c9c8}{T\+I\+M\+\_\+\+O\+C\+Polarity}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_aa392739b843a7974702c5ec71864f982}{T\+I\+M\+\_\+\+O\+C\+N\+Polarity}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_afb328e9ef4de6eb9d78390d7366b9a6e}{T\+I\+M\+\_\+\+O\+C\+Idle\+State}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a68f0241aa8d57bb42cd8e56c153f8e48}{T\+I\+M\+\_\+\+O\+C\+N\+Idle\+State}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\+IM Output Compare Init structure definition. 



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_t_i_m___o_c_init_type_def_afb328e9ef4de6eb9d78390d7366b9a6e}\label{struct_t_i_m___o_c_init_type_def_afb328e9ef4de6eb9d78390d7366b9a6e}} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OCIdleState@{TIM\_OCIdleState}}
\index{TIM\_OCIdleState@{TIM\_OCIdleState}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\subsubsection{\texorpdfstring{TIM\_OCIdleState}{TIM\_OCIdleState}}
{\footnotesize\ttfamily uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Idle\+State}

Specifies the T\+IM Output Compare pin state during Idle state. This parameter can be a value of \mbox{\hyperlink{group___t_i_m___output___compare___idle___state}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Idle\+\_\+\+State}} \begin{DoxyNote}{Note}
This parameter is valid only for T\+I\+M1 and T\+I\+M8. 
\end{DoxyNote}
\mbox{\Hypertarget{struct_t_i_m___o_c_init_type_def_afa69e616eb0b11bd238062dd8a5ceaa5}\label{struct_t_i_m___o_c_init_type_def_afa69e616eb0b11bd238062dd8a5ceaa5}} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OCMode@{TIM\_OCMode}}
\index{TIM\_OCMode@{TIM\_OCMode}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\subsubsection{\texorpdfstring{TIM\_OCMode}{TIM\_OCMode}}
{\footnotesize\ttfamily uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Mode}

Specifies the T\+IM mode. This parameter can be a value of \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+and\+\_\+\+P\+W\+M\+\_\+modes}} \mbox{\Hypertarget{struct_t_i_m___o_c_init_type_def_a68f0241aa8d57bb42cd8e56c153f8e48}\label{struct_t_i_m___o_c_init_type_def_a68f0241aa8d57bb42cd8e56c153f8e48}} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OCNIdleState@{TIM\_OCNIdleState}}
\index{TIM\_OCNIdleState@{TIM\_OCNIdleState}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\subsubsection{\texorpdfstring{TIM\_OCNIdleState}{TIM\_OCNIdleState}}
{\footnotesize\ttfamily uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+N\+Idle\+State}

Specifies the T\+IM Output Compare pin state during Idle state. This parameter can be a value of \mbox{\hyperlink{group___t_i_m___output___compare___n___idle___state}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Idle\+\_\+\+State}} \begin{DoxyNote}{Note}
This parameter is valid only for T\+I\+M1 and T\+I\+M8. 
\end{DoxyNote}
\mbox{\Hypertarget{struct_t_i_m___o_c_init_type_def_aa392739b843a7974702c5ec71864f982}\label{struct_t_i_m___o_c_init_type_def_aa392739b843a7974702c5ec71864f982}} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OCNPolarity@{TIM\_OCNPolarity}}
\index{TIM\_OCNPolarity@{TIM\_OCNPolarity}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\subsubsection{\texorpdfstring{TIM\_OCNPolarity}{TIM\_OCNPolarity}}
{\footnotesize\ttfamily uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+N\+Polarity}

Specifies the complementary output polarity. This parameter can be a value of \mbox{\hyperlink{group___t_i_m___output___compare___n___polarity}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Polarity}} \begin{DoxyNote}{Note}
This parameter is valid only for T\+I\+M1 and T\+I\+M8. 
\end{DoxyNote}
\mbox{\Hypertarget{struct_t_i_m___o_c_init_type_def_acc7066b59671f62f2696c382c879c9c8}\label{struct_t_i_m___o_c_init_type_def_acc7066b59671f62f2696c382c879c9c8}} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OCPolarity@{TIM\_OCPolarity}}
\index{TIM\_OCPolarity@{TIM\_OCPolarity}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\subsubsection{\texorpdfstring{TIM\_OCPolarity}{TIM\_OCPolarity}}
{\footnotesize\ttfamily uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Polarity}

Specifies the output polarity. This parameter can be a value of \mbox{\hyperlink{group___t_i_m___output___compare___polarity}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Polarity}} \mbox{\Hypertarget{struct_t_i_m___o_c_init_type_def_a74a30f1a994c6676c0ce2b56243ed184}\label{struct_t_i_m___o_c_init_type_def_a74a30f1a994c6676c0ce2b56243ed184}} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OutputNState@{TIM\_OutputNState}}
\index{TIM\_OutputNState@{TIM\_OutputNState}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\subsubsection{\texorpdfstring{TIM\_OutputNState}{TIM\_OutputNState}}
{\footnotesize\ttfamily uint16\+\_\+t T\+I\+M\+\_\+\+Output\+N\+State}

Specifies the T\+IM complementary Output Compare state. This parameter can be a value of \mbox{\hyperlink{group___t_i_m___output___compare___n__state}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+state}} \begin{DoxyNote}{Note}
This parameter is valid only for T\+I\+M1 and T\+I\+M8. 
\end{DoxyNote}
\mbox{\Hypertarget{struct_t_i_m___o_c_init_type_def_a1e88e3081574da1e1abc089df87985ba}\label{struct_t_i_m___o_c_init_type_def_a1e88e3081574da1e1abc089df87985ba}} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OutputState@{TIM\_OutputState}}
\index{TIM\_OutputState@{TIM\_OutputState}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\subsubsection{\texorpdfstring{TIM\_OutputState}{TIM\_OutputState}}
{\footnotesize\ttfamily uint16\+\_\+t T\+I\+M\+\_\+\+Output\+State}

Specifies the T\+IM Output Compare state. This parameter can be a value of \mbox{\hyperlink{group___t_i_m___output___compare__state}{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+state}} \mbox{\Hypertarget{struct_t_i_m___o_c_init_type_def_a3f43bd9158c651d6d9fa2720ad75ab01}\label{struct_t_i_m___o_c_init_type_def_a3f43bd9158c651d6d9fa2720ad75ab01}} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_Pulse@{TIM\_Pulse}}
\index{TIM\_Pulse@{TIM\_Pulse}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\subsubsection{\texorpdfstring{TIM\_Pulse}{TIM\_Pulse}}
{\footnotesize\ttfamily uint16\+\_\+t T\+I\+M\+\_\+\+Pulse}

Specifies the pulse value to be loaded into the Capture Compare Register. This parameter can be a number between 0x0000 and 0x\+F\+F\+FF 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Std\+Periph\+\_\+\+Driver/inc/\mbox{\hyperlink{stm32f10x__tim_8h}{stm32f10x\+\_\+tim.\+h}}\end{DoxyCompactItemize}
