ARM GAS  /tmp/cctwkG4e.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB37:
  26              		.file 1 "Src/stm32f0xx_hal_msp.c"
   1:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f0xx_hal_msp.c **** /**
   3:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f0xx_hal_msp.c ****   * File Name          : stm32f0xx_hal_msp.c
   5:Src/stm32f0xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization
   6:Src/stm32f0xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f0xx_hal_msp.c ****   * This notice applies to any and all portions of this file
   9:Src/stm32f0xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
  10:Src/stm32f0xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether
  11:Src/stm32f0xx_hal_msp.c ****   * inserted by the user or by software development tools
  12:Src/stm32f0xx_hal_msp.c ****   * are owned by their respective copyright owners.
  13:Src/stm32f0xx_hal_msp.c ****   *
  14:Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2019 STMicroelectronics International N.V.
  15:Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  16:Src/stm32f0xx_hal_msp.c ****   *
  17:Src/stm32f0xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without
  18:Src/stm32f0xx_hal_msp.c ****   * modification, are permitted, provided that the following conditions are met:
  19:Src/stm32f0xx_hal_msp.c ****   *
  20:Src/stm32f0xx_hal_msp.c ****   * 1. Redistribution of source code must retain the above copyright notice,
  21:Src/stm32f0xx_hal_msp.c ****   *    this list of conditions and the following disclaimer.
  22:Src/stm32f0xx_hal_msp.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  23:Src/stm32f0xx_hal_msp.c ****   *    this list of conditions and the following disclaimer in the documentation
  24:Src/stm32f0xx_hal_msp.c ****   *    and/or other materials provided with the distribution.
  25:Src/stm32f0xx_hal_msp.c ****   * 3. Neither the name of STMicroelectronics nor the names of other
  26:Src/stm32f0xx_hal_msp.c ****   *    contributors to this software may be used to endorse or promote products
  27:Src/stm32f0xx_hal_msp.c ****   *    derived from this software without specific written permission.
  28:Src/stm32f0xx_hal_msp.c ****   * 4. This software, including modifications and/or derivative works of this
  29:Src/stm32f0xx_hal_msp.c ****   *    software, must execute solely and exclusively on microcontroller or
  30:Src/stm32f0xx_hal_msp.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  31:Src/stm32f0xx_hal_msp.c ****   * 5. Redistribution and use of this software other than as permitted under
  32:Src/stm32f0xx_hal_msp.c ****   *    this license is void and will automatically terminate your rights under
ARM GAS  /tmp/cctwkG4e.s 			page 2


  33:Src/stm32f0xx_hal_msp.c ****   *    this license.
  34:Src/stm32f0xx_hal_msp.c ****   *
  35:Src/stm32f0xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS"
  36:Src/stm32f0xx_hal_msp.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT
  37:Src/stm32f0xx_hal_msp.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
  38:Src/stm32f0xx_hal_msp.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  39:Src/stm32f0xx_hal_msp.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT
  40:Src/stm32f0xx_hal_msp.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  41:Src/stm32f0xx_hal_msp.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  42:Src/stm32f0xx_hal_msp.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
  43:Src/stm32f0xx_hal_msp.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
  44:Src/stm32f0xx_hal_msp.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
  45:Src/stm32f0xx_hal_msp.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  46:Src/stm32f0xx_hal_msp.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  47:Src/stm32f0xx_hal_msp.c ****   *
  48:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  49:Src/stm32f0xx_hal_msp.c ****   */
  50:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  51:Src/stm32f0xx_hal_msp.c **** 
  52:Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  53:Src/stm32f0xx_hal_msp.c **** #include "main.h"
  54:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  55:Src/stm32f0xx_hal_msp.c **** 
  56:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  57:Src/stm32f0xx_hal_msp.c **** 
  58:Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch1;
  59:Src/stm32f0xx_hal_msp.c **** 
  60:Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch3;
  61:Src/stm32f0xx_hal_msp.c **** 
  62:Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch4;
  63:Src/stm32f0xx_hal_msp.c **** 
  64:Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
  65:Src/stm32f0xx_hal_msp.c **** 
  66:Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_tx;
  67:Src/stm32f0xx_hal_msp.c **** 
  68:Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  69:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  70:Src/stm32f0xx_hal_msp.c **** 
  71:Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  72:Src/stm32f0xx_hal_msp.c **** 
  73:Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  74:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  75:Src/stm32f0xx_hal_msp.c **** 
  76:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  77:Src/stm32f0xx_hal_msp.c **** 
  78:Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  79:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  80:Src/stm32f0xx_hal_msp.c **** 
  81:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  82:Src/stm32f0xx_hal_msp.c **** 
  83:Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  84:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  85:Src/stm32f0xx_hal_msp.c **** 
  86:Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  87:Src/stm32f0xx_hal_msp.c **** 
  88:Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  89:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
ARM GAS  /tmp/cctwkG4e.s 			page 3


  90:Src/stm32f0xx_hal_msp.c **** 
  91:Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  92:Src/stm32f0xx_hal_msp.c **** 
  93:Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  94:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  95:Src/stm32f0xx_hal_msp.c **** 
  96:Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  97:Src/stm32f0xx_hal_msp.c **** 
  98:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  99:Src/stm32f0xx_hal_msp.c **** 
 100:Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
 101:Src/stm32f0xx_hal_msp.c **** 
 102:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
 103:Src/stm32f0xx_hal_msp.c ****                     /**
 104:Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
 105:Src/stm32f0xx_hal_msp.c ****   */
 106:Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
 107:Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 107 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
 108:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
 109:Src/stm32f0xx_hal_msp.c **** 
 110:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
 111:Src/stm32f0xx_hal_msp.c **** 
 112:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 112 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 112 3 view .LVU2
  38              		.loc 1 112 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
  44              		.loc 1 112 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 112 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
 113:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 113 3 view .LVU6
  52              	.LBB3:
  53              		.loc 1 113 3 view .LVU7
  54              		.loc 1 113 3 view .LVU8
  55 0014 DA69     		ldr	r2, [r3, #28]
  56 0016 8021     		movs	r1, #128
  57 0018 4905     		lsls	r1, r1, #21
  58 001a 0A43     		orrs	r2, r1
  59 001c DA61     		str	r2, [r3, #28]
ARM GAS  /tmp/cctwkG4e.s 			page 4


  60              		.loc 1 113 3 view .LVU9
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 0B40     		ands	r3, r1
  63 0022 0193     		str	r3, [sp, #4]
  64              		.loc 1 113 3 view .LVU10
  65 0024 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
 114:Src/stm32f0xx_hal_msp.c **** 
 115:Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
 116:Src/stm32f0xx_hal_msp.c **** 
 117:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
 118:Src/stm32f0xx_hal_msp.c **** 
 119:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
 120:Src/stm32f0xx_hal_msp.c **** }
  67              		.loc 1 120 1 is_stmt 0 view .LVU11
  68 0026 02B0     		add	sp, sp, #8
  69              		@ sp needed
  70 0028 7047     		bx	lr
  71              	.L3:
  72 002a C046     		.align	2
  73              	.L2:
  74 002c 00100240 		.word	1073876992
  75              		.cfi_endproc
  76              	.LFE37:
  78              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
  79              		.align	1
  80              		.global	HAL_TIM_Encoder_MspInit
  81              		.syntax unified
  82              		.code	16
  83              		.thumb_func
  84              		.fpu softvfp
  86              	HAL_TIM_Encoder_MspInit:
  87              	.LVL0:
  88              	.LFB38:
 121:Src/stm32f0xx_hal_msp.c **** 
 122:Src/stm32f0xx_hal_msp.c **** 
 123:Src/stm32f0xx_hal_msp.c **** /**
 124:Src/stm32f0xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 125:Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 126:Src/stm32f0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 127:Src/stm32f0xx_hal_msp.c **** * @retval None
 128:Src/stm32f0xx_hal_msp.c **** */
 129:Src/stm32f0xx_hal_msp.c **** 
 130:Src/stm32f0xx_hal_msp.c **** 
 131:Src/stm32f0xx_hal_msp.c **** /**
 132:Src/stm32f0xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
 133:Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 134:Src/stm32f0xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 135:Src/stm32f0xx_hal_msp.c **** * @retval None
 136:Src/stm32f0xx_hal_msp.c **** */
 137:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
 138:Src/stm32f0xx_hal_msp.c **** {
  89              		.loc 1 138 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 138 1 is_stmt 0 view .LVU13
ARM GAS  /tmp/cctwkG4e.s 			page 5


  94 0000 10B5     		push	{r4, lr}
  95              	.LCFI1:
  96              		.cfi_def_cfa_offset 8
  97              		.cfi_offset 4, -8
  98              		.cfi_offset 14, -4
  99 0002 88B0     		sub	sp, sp, #32
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 40
 102 0004 0400     		movs	r4, r0
 139:Src/stm32f0xx_hal_msp.c **** 
 140:Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 103              		.loc 1 140 3 is_stmt 1 view .LVU14
 104              		.loc 1 140 20 is_stmt 0 view .LVU15
 105 0006 1422     		movs	r2, #20
 106 0008 0021     		movs	r1, #0
 107 000a 03A8     		add	r0, sp, #12
 108              	.LVL1:
 109              		.loc 1 140 20 view .LVU16
 110 000c FFF7FEFF 		bl	memset
 111              	.LVL2:
 141:Src/stm32f0xx_hal_msp.c ****   if(htim_encoder->Instance==TIM1)
 112              		.loc 1 141 3 is_stmt 1 view .LVU17
 113              		.loc 1 141 18 is_stmt 0 view .LVU18
 114 0010 2268     		ldr	r2, [r4]
 115              		.loc 1 141 5 view .LVU19
 116 0012 124B     		ldr	r3, .L7
 117 0014 9A42     		cmp	r2, r3
 118 0016 01D0     		beq	.L6
 119              	.L4:
 142:Src/stm32f0xx_hal_msp.c ****   {
 143:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 144:Src/stm32f0xx_hal_msp.c **** 
 145:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 146:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 147:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 148:Src/stm32f0xx_hal_msp.c **** 
 149:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 150:Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 151:Src/stm32f0xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 152:Src/stm32f0xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 153:Src/stm32f0xx_hal_msp.c ****     */
 154:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = ENCODER_B_Pin|ENCODER_A_Pin;
 155:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 156:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 157:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 158:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 159:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 160:Src/stm32f0xx_hal_msp.c **** 
 161:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 162:Src/stm32f0xx_hal_msp.c **** 
 163:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 164:Src/stm32f0xx_hal_msp.c ****   }
 165:Src/stm32f0xx_hal_msp.c **** 
 166:Src/stm32f0xx_hal_msp.c **** }
 120              		.loc 1 166 1 view .LVU20
 121 0018 08B0     		add	sp, sp, #32
 122              		@ sp needed
ARM GAS  /tmp/cctwkG4e.s 			page 6


 123              	.LVL3:
 124              		.loc 1 166 1 view .LVU21
 125 001a 10BD     		pop	{r4, pc}
 126              	.LVL4:
 127              	.L6:
 147:Src/stm32f0xx_hal_msp.c **** 
 128              		.loc 1 147 5 is_stmt 1 view .LVU22
 129              	.LBB4:
 147:Src/stm32f0xx_hal_msp.c **** 
 130              		.loc 1 147 5 view .LVU23
 147:Src/stm32f0xx_hal_msp.c **** 
 131              		.loc 1 147 5 view .LVU24
 132 001c 104B     		ldr	r3, .L7+4
 133 001e 9969     		ldr	r1, [r3, #24]
 134 0020 8020     		movs	r0, #128
 135 0022 0001     		lsls	r0, r0, #4
 136 0024 0143     		orrs	r1, r0
 137 0026 9961     		str	r1, [r3, #24]
 147:Src/stm32f0xx_hal_msp.c **** 
 138              		.loc 1 147 5 view .LVU25
 139 0028 9A69     		ldr	r2, [r3, #24]
 140 002a 0240     		ands	r2, r0
 141 002c 0192     		str	r2, [sp, #4]
 147:Src/stm32f0xx_hal_msp.c **** 
 142              		.loc 1 147 5 view .LVU26
 143 002e 019A     		ldr	r2, [sp, #4]
 144              	.LBE4:
 149:Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 145              		.loc 1 149 5 view .LVU27
 146              	.LBB5:
 149:Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 147              		.loc 1 149 5 view .LVU28
 149:Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 148              		.loc 1 149 5 view .LVU29
 149 0030 5A69     		ldr	r2, [r3, #20]
 150 0032 8021     		movs	r1, #128
 151 0034 8902     		lsls	r1, r1, #10
 152 0036 0A43     		orrs	r2, r1
 153 0038 5A61     		str	r2, [r3, #20]
 149:Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 154              		.loc 1 149 5 view .LVU30
 155 003a 5B69     		ldr	r3, [r3, #20]
 156 003c 0B40     		ands	r3, r1
 157 003e 0293     		str	r3, [sp, #8]
 149:Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 158              		.loc 1 149 5 view .LVU31
 159 0040 029B     		ldr	r3, [sp, #8]
 160              	.LBE5:
 154:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161              		.loc 1 154 5 view .LVU32
 154:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 162              		.loc 1 154 25 is_stmt 0 view .LVU33
 163 0042 C023     		movs	r3, #192
 164 0044 9B00     		lsls	r3, r3, #2
 165 0046 0393     		str	r3, [sp, #12]
 155:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 166              		.loc 1 155 5 is_stmt 1 view .LVU34
ARM GAS  /tmp/cctwkG4e.s 			page 7


 155:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167              		.loc 1 155 26 is_stmt 0 view .LVU35
 168 0048 0223     		movs	r3, #2
 169 004a 0493     		str	r3, [sp, #16]
 156:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 170              		.loc 1 156 5 is_stmt 1 view .LVU36
 157:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 171              		.loc 1 157 5 view .LVU37
 158:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 172              		.loc 1 158 5 view .LVU38
 158:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173              		.loc 1 158 31 is_stmt 0 view .LVU39
 174 004c 0793     		str	r3, [sp, #28]
 159:Src/stm32f0xx_hal_msp.c **** 
 175              		.loc 1 159 5 is_stmt 1 view .LVU40
 176 004e 9020     		movs	r0, #144
 177 0050 03A9     		add	r1, sp, #12
 178 0052 C005     		lsls	r0, r0, #23
 179 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL5:
 181              		.loc 1 166 1 is_stmt 0 view .LVU41
 182 0058 DEE7     		b	.L4
 183              	.L8:
 184 005a C046     		.align	2
 185              	.L7:
 186 005c 002C0140 		.word	1073818624
 187 0060 00100240 		.word	1073876992
 188              		.cfi_endproc
 189              	.LFE38:
 191              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 192              		.align	1
 193              		.global	HAL_TIM_Base_MspInit
 194              		.syntax unified
 195              		.code	16
 196              		.thumb_func
 197              		.fpu softvfp
 199              	HAL_TIM_Base_MspInit:
 200              	.LVL6:
 201              	.LFB39:
 167:Src/stm32f0xx_hal_msp.c **** 
 168:Src/stm32f0xx_hal_msp.c **** /**
 169:Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 170:Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 171:Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 172:Src/stm32f0xx_hal_msp.c **** * @retval None
 173:Src/stm32f0xx_hal_msp.c **** */
 174:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 175:Src/stm32f0xx_hal_msp.c **** {
 202              		.loc 1 175 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 8
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		.loc 1 175 1 is_stmt 0 view .LVU43
 207 0000 10B5     		push	{r4, lr}
 208              	.LCFI3:
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 4, -8
ARM GAS  /tmp/cctwkG4e.s 			page 8


 211              		.cfi_offset 14, -4
 212 0002 82B0     		sub	sp, sp, #8
 213              	.LCFI4:
 214              		.cfi_def_cfa_offset 16
 215 0004 0400     		movs	r4, r0
 176:Src/stm32f0xx_hal_msp.c **** 
 177:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 216              		.loc 1 177 3 is_stmt 1 view .LVU44
 217              		.loc 1 177 15 is_stmt 0 view .LVU45
 218 0006 0368     		ldr	r3, [r0]
 219              		.loc 1 177 5 view .LVU46
 220 0008 8022     		movs	r2, #128
 221 000a D205     		lsls	r2, r2, #23
 222 000c 9342     		cmp	r3, r2
 223 000e 04D0     		beq	.L15
 178:Src/stm32f0xx_hal_msp.c ****   {
 179:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 180:Src/stm32f0xx_hal_msp.c **** 
 181:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 182:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 183:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 184:Src/stm32f0xx_hal_msp.c **** 
 185:Src/stm32f0xx_hal_msp.c ****     /* TIM2 DMA Init */
 186:Src/stm32f0xx_hal_msp.c ****     /* TIM2_CH1 Init */
 187:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Instance = DMA1_Channel5;
 188:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 189:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 190:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 191:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 192:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 193:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 194:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 195:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 196:Src/stm32f0xx_hal_msp.c ****     {
 197:Src/stm32f0xx_hal_msp.c ****       Error_Handler();
 198:Src/stm32f0xx_hal_msp.c ****     }
 199:Src/stm32f0xx_hal_msp.c **** 
 200:Src/stm32f0xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 201:Src/stm32f0xx_hal_msp.c **** 
 202:Src/stm32f0xx_hal_msp.c ****     /* TIM2_CH4 Init */
 203:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Instance = DMA1_Channel4;
 204:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 205:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 206:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 207:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 208:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 209:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.Mode = DMA_NORMAL;
 210:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 211:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 212:Src/stm32f0xx_hal_msp.c ****     {
 213:Src/stm32f0xx_hal_msp.c ****       Error_Handler();
 214:Src/stm32f0xx_hal_msp.c ****     }
 215:Src/stm32f0xx_hal_msp.c **** 
 216:Src/stm32f0xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch4);
 217:Src/stm32f0xx_hal_msp.c **** 
 218:Src/stm32f0xx_hal_msp.c ****         /* TIM2_CH4 Init */
 219:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Instance = DMA1_Channel1;
ARM GAS  /tmp/cctwkG4e.s 			page 9


 220:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 221:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 222:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 223:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 224:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 225:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 226:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 227:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 228:Src/stm32f0xx_hal_msp.c ****     {
 229:Src/stm32f0xx_hal_msp.c ****       Error_Handler();
 230:Src/stm32f0xx_hal_msp.c ****     }
 231:Src/stm32f0xx_hal_msp.c **** 
 232:Src/stm32f0xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 233:Src/stm32f0xx_hal_msp.c **** 
 234:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 235:Src/stm32f0xx_hal_msp.c **** 
 236:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 237:Src/stm32f0xx_hal_msp.c ****   }
 238:Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 224              		.loc 1 238 8 is_stmt 1 view .LVU47
 225              		.loc 1 238 10 is_stmt 0 view .LVU48
 226 0010 364A     		ldr	r2, .L20
 227 0012 9342     		cmp	r3, r2
 228 0014 5FD0     		beq	.L16
 229              	.LVL7:
 230              	.L9:
 239:Src/stm32f0xx_hal_msp.c ****   {
 240:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 241:Src/stm32f0xx_hal_msp.c **** 
 242:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 243:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 244:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 245:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 246:Src/stm32f0xx_hal_msp.c **** 
 247:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 248:Src/stm32f0xx_hal_msp.c ****   }
 249:Src/stm32f0xx_hal_msp.c **** 
 250:Src/stm32f0xx_hal_msp.c **** }
 231              		.loc 1 250 1 view .LVU49
 232 0016 02B0     		add	sp, sp, #8
 233              		@ sp needed
 234              	.LVL8:
 235              		.loc 1 250 1 view .LVU50
 236 0018 10BD     		pop	{r4, pc}
 237              	.LVL9:
 238              	.L15:
 183:Src/stm32f0xx_hal_msp.c **** 
 239              		.loc 1 183 5 is_stmt 1 view .LVU51
 240              	.LBB6:
 183:Src/stm32f0xx_hal_msp.c **** 
 241              		.loc 1 183 5 view .LVU52
 183:Src/stm32f0xx_hal_msp.c **** 
 242              		.loc 1 183 5 view .LVU53
 243 001a 354A     		ldr	r2, .L20+4
 244 001c D169     		ldr	r1, [r2, #28]
 245 001e 0123     		movs	r3, #1
 246 0020 1943     		orrs	r1, r3
ARM GAS  /tmp/cctwkG4e.s 			page 10


 247 0022 D161     		str	r1, [r2, #28]
 183:Src/stm32f0xx_hal_msp.c **** 
 248              		.loc 1 183 5 view .LVU54
 249 0024 D269     		ldr	r2, [r2, #28]
 250 0026 1340     		ands	r3, r2
 251 0028 0093     		str	r3, [sp]
 183:Src/stm32f0xx_hal_msp.c **** 
 252              		.loc 1 183 5 view .LVU55
 253 002a 009B     		ldr	r3, [sp]
 254              	.LBE6:
 187:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 255              		.loc 1 187 5 view .LVU56
 187:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 256              		.loc 1 187 28 is_stmt 0 view .LVU57
 257 002c 3148     		ldr	r0, .L20+8
 258              	.LVL10:
 187:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 259              		.loc 1 187 28 view .LVU58
 260 002e 324B     		ldr	r3, .L20+12
 261 0030 0360     		str	r3, [r0]
 188:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 262              		.loc 1 188 5 is_stmt 1 view .LVU59
 188:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 263              		.loc 1 188 34 is_stmt 0 view .LVU60
 264 0032 1023     		movs	r3, #16
 265 0034 4360     		str	r3, [r0, #4]
 189:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 266              		.loc 1 189 5 is_stmt 1 view .LVU61
 189:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 267              		.loc 1 189 34 is_stmt 0 view .LVU62
 268 0036 0023     		movs	r3, #0
 269 0038 8360     		str	r3, [r0, #8]
 190:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 270              		.loc 1 190 5 is_stmt 1 view .LVU63
 190:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 271              		.loc 1 190 31 is_stmt 0 view .LVU64
 272 003a 8022     		movs	r2, #128
 273 003c C260     		str	r2, [r0, #12]
 191:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 274              		.loc 1 191 5 is_stmt 1 view .LVU65
 191:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 275              		.loc 1 191 44 is_stmt 0 view .LVU66
 276 003e 8032     		adds	r2, r2, #128
 277 0040 0261     		str	r2, [r0, #16]
 192:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 278              		.loc 1 192 5 is_stmt 1 view .LVU67
 192:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 279              		.loc 1 192 41 is_stmt 0 view .LVU68
 280 0042 8022     		movs	r2, #128
 281 0044 D200     		lsls	r2, r2, #3
 282 0046 4261     		str	r2, [r0, #20]
 193:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 283              		.loc 1 193 5 is_stmt 1 view .LVU69
 193:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 284              		.loc 1 193 29 is_stmt 0 view .LVU70
 285 0048 8361     		str	r3, [r0, #24]
 194:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
ARM GAS  /tmp/cctwkG4e.s 			page 11


 286              		.loc 1 194 5 is_stmt 1 view .LVU71
 194:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 287              		.loc 1 194 33 is_stmt 0 view .LVU72
 288 004a 8023     		movs	r3, #128
 289 004c 9B01     		lsls	r3, r3, #6
 290 004e C361     		str	r3, [r0, #28]
 195:Src/stm32f0xx_hal_msp.c ****     {
 291              		.loc 1 195 5 is_stmt 1 view .LVU73
 195:Src/stm32f0xx_hal_msp.c ****     {
 292              		.loc 1 195 9 is_stmt 0 view .LVU74
 293 0050 FFF7FEFF 		bl	HAL_DMA_Init
 294              	.LVL11:
 195:Src/stm32f0xx_hal_msp.c ****     {
 295              		.loc 1 195 8 view .LVU75
 296 0054 0028     		cmp	r0, #0
 297 0056 35D1     		bne	.L17
 298              	.L11:
 200:Src/stm32f0xx_hal_msp.c **** 
 299              		.loc 1 200 5 is_stmt 1 view .LVU76
 200:Src/stm32f0xx_hal_msp.c **** 
 300              		.loc 1 200 5 view .LVU77
 301 0058 264B     		ldr	r3, .L20+8
 302 005a 6362     		str	r3, [r4, #36]
 200:Src/stm32f0xx_hal_msp.c **** 
 303              		.loc 1 200 5 view .LVU78
 304 005c 5C62     		str	r4, [r3, #36]
 203:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 305              		.loc 1 203 5 view .LVU79
 203:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 306              		.loc 1 203 28 is_stmt 0 view .LVU80
 307 005e 2748     		ldr	r0, .L20+16
 308 0060 274B     		ldr	r3, .L20+20
 309 0062 0360     		str	r3, [r0]
 204:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 310              		.loc 1 204 5 is_stmt 1 view .LVU81
 204:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 311              		.loc 1 204 34 is_stmt 0 view .LVU82
 312 0064 1023     		movs	r3, #16
 313 0066 4360     		str	r3, [r0, #4]
 205:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 314              		.loc 1 205 5 is_stmt 1 view .LVU83
 205:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 315              		.loc 1 205 34 is_stmt 0 view .LVU84
 316 0068 0023     		movs	r3, #0
 317 006a 8360     		str	r3, [r0, #8]
 206:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 318              		.loc 1 206 5 is_stmt 1 view .LVU85
 206:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 319              		.loc 1 206 31 is_stmt 0 view .LVU86
 320 006c 8022     		movs	r2, #128
 321 006e C260     		str	r2, [r0, #12]
 207:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 322              		.loc 1 207 5 is_stmt 1 view .LVU87
 207:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 323              		.loc 1 207 44 is_stmt 0 view .LVU88
 324 0070 8032     		adds	r2, r2, #128
 325 0072 0261     		str	r2, [r0, #16]
ARM GAS  /tmp/cctwkG4e.s 			page 12


 208:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.Mode = DMA_NORMAL;
 326              		.loc 1 208 5 is_stmt 1 view .LVU89
 208:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.Mode = DMA_NORMAL;
 327              		.loc 1 208 41 is_stmt 0 view .LVU90
 328 0074 8022     		movs	r2, #128
 329 0076 D200     		lsls	r2, r2, #3
 330 0078 4261     		str	r2, [r0, #20]
 209:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 331              		.loc 1 209 5 is_stmt 1 view .LVU91
 209:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 332              		.loc 1 209 29 is_stmt 0 view .LVU92
 333 007a 8361     		str	r3, [r0, #24]
 210:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 334              		.loc 1 210 5 is_stmt 1 view .LVU93
 210:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 335              		.loc 1 210 33 is_stmt 0 view .LVU94
 336 007c 8023     		movs	r3, #128
 337 007e 9B01     		lsls	r3, r3, #6
 338 0080 C361     		str	r3, [r0, #28]
 211:Src/stm32f0xx_hal_msp.c ****     {
 339              		.loc 1 211 5 is_stmt 1 view .LVU95
 211:Src/stm32f0xx_hal_msp.c ****     {
 340              		.loc 1 211 9 is_stmt 0 view .LVU96
 341 0082 FFF7FEFF 		bl	HAL_DMA_Init
 342              	.LVL12:
 211:Src/stm32f0xx_hal_msp.c ****     {
 343              		.loc 1 211 8 view .LVU97
 344 0086 0028     		cmp	r0, #0
 345 0088 1FD1     		bne	.L18
 346              	.L12:
 216:Src/stm32f0xx_hal_msp.c **** 
 347              		.loc 1 216 5 is_stmt 1 view .LVU98
 216:Src/stm32f0xx_hal_msp.c **** 
 348              		.loc 1 216 5 view .LVU99
 349 008a 1C4B     		ldr	r3, .L20+16
 350 008c 2363     		str	r3, [r4, #48]
 216:Src/stm32f0xx_hal_msp.c **** 
 351              		.loc 1 216 5 view .LVU100
 352 008e 5C62     		str	r4, [r3, #36]
 219:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 353              		.loc 1 219 5 view .LVU101
 219:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 354              		.loc 1 219 28 is_stmt 0 view .LVU102
 355 0090 1C48     		ldr	r0, .L20+24
 356 0092 1D4B     		ldr	r3, .L20+28
 357 0094 0360     		str	r3, [r0]
 220:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 358              		.loc 1 220 5 is_stmt 1 view .LVU103
 220:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 359              		.loc 1 220 34 is_stmt 0 view .LVU104
 360 0096 1023     		movs	r3, #16
 361 0098 4360     		str	r3, [r0, #4]
 221:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 362              		.loc 1 221 5 is_stmt 1 view .LVU105
 221:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 363              		.loc 1 221 34 is_stmt 0 view .LVU106
 364 009a 0023     		movs	r3, #0
ARM GAS  /tmp/cctwkG4e.s 			page 13


 365 009c 8360     		str	r3, [r0, #8]
 222:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 366              		.loc 1 222 5 is_stmt 1 view .LVU107
 222:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 367              		.loc 1 222 31 is_stmt 0 view .LVU108
 368 009e 8022     		movs	r2, #128
 369 00a0 C260     		str	r2, [r0, #12]
 223:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 370              		.loc 1 223 5 is_stmt 1 view .LVU109
 223:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 371              		.loc 1 223 44 is_stmt 0 view .LVU110
 372 00a2 8032     		adds	r2, r2, #128
 373 00a4 0261     		str	r2, [r0, #16]
 224:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 374              		.loc 1 224 5 is_stmt 1 view .LVU111
 224:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 375              		.loc 1 224 41 is_stmt 0 view .LVU112
 376 00a6 8022     		movs	r2, #128
 377 00a8 D200     		lsls	r2, r2, #3
 378 00aa 4261     		str	r2, [r0, #20]
 225:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 379              		.loc 1 225 5 is_stmt 1 view .LVU113
 225:Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 380              		.loc 1 225 29 is_stmt 0 view .LVU114
 381 00ac 8361     		str	r3, [r0, #24]
 226:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 382              		.loc 1 226 5 is_stmt 1 view .LVU115
 226:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 383              		.loc 1 226 33 is_stmt 0 view .LVU116
 384 00ae 8023     		movs	r3, #128
 385 00b0 9B01     		lsls	r3, r3, #6
 386 00b2 C361     		str	r3, [r0, #28]
 227:Src/stm32f0xx_hal_msp.c ****     {
 387              		.loc 1 227 5 is_stmt 1 view .LVU117
 227:Src/stm32f0xx_hal_msp.c ****     {
 388              		.loc 1 227 9 is_stmt 0 view .LVU118
 389 00b4 FFF7FEFF 		bl	HAL_DMA_Init
 390              	.LVL13:
 227:Src/stm32f0xx_hal_msp.c ****     {
 391              		.loc 1 227 8 view .LVU119
 392 00b8 0028     		cmp	r0, #0
 393 00ba 09D1     		bne	.L19
 394              	.L13:
 232:Src/stm32f0xx_hal_msp.c **** 
 395              		.loc 1 232 5 is_stmt 1 view .LVU120
 232:Src/stm32f0xx_hal_msp.c **** 
 396              		.loc 1 232 5 view .LVU121
 397 00bc 114B     		ldr	r3, .L20+24
 398 00be E362     		str	r3, [r4, #44]
 232:Src/stm32f0xx_hal_msp.c **** 
 399              		.loc 1 232 5 view .LVU122
 400 00c0 5C62     		str	r4, [r3, #36]
 401 00c2 A8E7     		b	.L9
 402              	.L17:
 197:Src/stm32f0xx_hal_msp.c ****     }
 403              		.loc 1 197 7 view .LVU123
 404 00c4 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/cctwkG4e.s 			page 14


 405              	.LVL14:
 406 00c8 C6E7     		b	.L11
 407              	.L18:
 213:Src/stm32f0xx_hal_msp.c ****     }
 408              		.loc 1 213 7 view .LVU124
 409 00ca FFF7FEFF 		bl	Error_Handler
 410              	.LVL15:
 411 00ce DCE7     		b	.L12
 412              	.L19:
 229:Src/stm32f0xx_hal_msp.c ****     }
 413              		.loc 1 229 7 view .LVU125
 414 00d0 FFF7FEFF 		bl	Error_Handler
 415              	.LVL16:
 416 00d4 F2E7     		b	.L13
 417              	.LVL17:
 418              	.L16:
 244:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 419              		.loc 1 244 5 view .LVU126
 420              	.LBB7:
 244:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 421              		.loc 1 244 5 view .LVU127
 244:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 422              		.loc 1 244 5 view .LVU128
 423 00d6 064A     		ldr	r2, .L20+4
 424 00d8 D169     		ldr	r1, [r2, #28]
 425 00da 0223     		movs	r3, #2
 426 00dc 1943     		orrs	r1, r3
 427 00de D161     		str	r1, [r2, #28]
 244:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 428              		.loc 1 244 5 view .LVU129
 429 00e0 D269     		ldr	r2, [r2, #28]
 430 00e2 1340     		ands	r3, r2
 431 00e4 0193     		str	r3, [sp, #4]
 244:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 432              		.loc 1 244 5 view .LVU130
 433 00e6 019B     		ldr	r3, [sp, #4]
 434              	.LBE7:
 435              		.loc 1 250 1 is_stmt 0 view .LVU131
 436 00e8 95E7     		b	.L9
 437              	.L21:
 438 00ea C046     		.align	2
 439              	.L20:
 440 00ec 00040040 		.word	1073742848
 441 00f0 00100240 		.word	1073876992
 442 00f4 00000000 		.word	hdma_tim2_ch1
 443 00f8 58000240 		.word	1073872984
 444 00fc 00000000 		.word	hdma_tim2_ch4
 445 0100 44000240 		.word	1073872964
 446 0104 00000000 		.word	hdma_tim2_ch3
 447 0108 08000240 		.word	1073872904
 448              		.cfi_endproc
 449              	.LFE39:
 451              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 452              		.align	1
 453              		.global	HAL_TIM_MspPostInit
 454              		.syntax unified
 455              		.code	16
ARM GAS  /tmp/cctwkG4e.s 			page 15


 456              		.thumb_func
 457              		.fpu softvfp
 459              	HAL_TIM_MspPostInit:
 460              	.LVL18:
 461              	.LFB40:
 251:Src/stm32f0xx_hal_msp.c **** 
 252:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 253:Src/stm32f0xx_hal_msp.c **** {
 462              		.loc 1 253 1 is_stmt 1 view -0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 24
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466              		.loc 1 253 1 is_stmt 0 view .LVU133
 467 0000 10B5     		push	{r4, lr}
 468              	.LCFI5:
 469              		.cfi_def_cfa_offset 8
 470              		.cfi_offset 4, -8
 471              		.cfi_offset 14, -4
 472 0002 86B0     		sub	sp, sp, #24
 473              	.LCFI6:
 474              		.cfi_def_cfa_offset 32
 475 0004 0400     		movs	r4, r0
 254:Src/stm32f0xx_hal_msp.c **** 
 255:Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 476              		.loc 1 255 3 is_stmt 1 view .LVU134
 477              		.loc 1 255 20 is_stmt 0 view .LVU135
 478 0006 1422     		movs	r2, #20
 479 0008 0021     		movs	r1, #0
 480 000a 01A8     		add	r0, sp, #4
 481              	.LVL19:
 482              		.loc 1 255 20 view .LVU136
 483 000c FFF7FEFF 		bl	memset
 484              	.LVL20:
 256:Src/stm32f0xx_hal_msp.c ****   if(htim->Instance==TIM3)
 485              		.loc 1 256 3 is_stmt 1 view .LVU137
 486              		.loc 1 256 10 is_stmt 0 view .LVU138
 487 0010 2268     		ldr	r2, [r4]
 488              		.loc 1 256 5 view .LVU139
 489 0012 0D4B     		ldr	r3, .L25
 490 0014 9A42     		cmp	r2, r3
 491 0016 01D0     		beq	.L24
 492              	.L22:
 257:Src/stm32f0xx_hal_msp.c ****   {
 258:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 259:Src/stm32f0xx_hal_msp.c **** 
 260:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 261:Src/stm32f0xx_hal_msp.c **** 
 262:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 263:Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 264:Src/stm32f0xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 265:Src/stm32f0xx_hal_msp.c ****     PB1     ------> TIM3_CH4
 266:Src/stm32f0xx_hal_msp.c ****     */
 267:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 268:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 269:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 270:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
ARM GAS  /tmp/cctwkG4e.s 			page 16


 272:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 273:Src/stm32f0xx_hal_msp.c **** 
 274:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 275:Src/stm32f0xx_hal_msp.c **** 
 276:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 277:Src/stm32f0xx_hal_msp.c ****   }
 278:Src/stm32f0xx_hal_msp.c **** 
 279:Src/stm32f0xx_hal_msp.c **** }
 493              		.loc 1 279 1 view .LVU140
 494 0018 06B0     		add	sp, sp, #24
 495              		@ sp needed
 496              	.LVL21:
 497              		.loc 1 279 1 view .LVU141
 498 001a 10BD     		pop	{r4, pc}
 499              	.LVL22:
 500              	.L24:
 262:Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 501              		.loc 1 262 5 is_stmt 1 view .LVU142
 502              	.LBB8:
 262:Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 503              		.loc 1 262 5 view .LVU143
 262:Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 504              		.loc 1 262 5 view .LVU144
 505 001c 0B4A     		ldr	r2, .L25+4
 506 001e 5169     		ldr	r1, [r2, #20]
 507 0020 8020     		movs	r0, #128
 508 0022 C002     		lsls	r0, r0, #11
 509 0024 0143     		orrs	r1, r0
 510 0026 5161     		str	r1, [r2, #20]
 262:Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 511              		.loc 1 262 5 view .LVU145
 512 0028 5369     		ldr	r3, [r2, #20]
 513 002a 0340     		ands	r3, r0
 514 002c 0093     		str	r3, [sp]
 262:Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 515              		.loc 1 262 5 view .LVU146
 516 002e 009B     		ldr	r3, [sp]
 517              	.LBE8:
 267:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 518              		.loc 1 267 5 view .LVU147
 267:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 519              		.loc 1 267 25 is_stmt 0 view .LVU148
 520 0030 0323     		movs	r3, #3
 521 0032 0193     		str	r3, [sp, #4]
 268:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 522              		.loc 1 268 5 is_stmt 1 view .LVU149
 268:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 523              		.loc 1 268 26 is_stmt 0 view .LVU150
 524 0034 013B     		subs	r3, r3, #1
 525 0036 0293     		str	r3, [sp, #8]
 269:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 526              		.loc 1 269 5 is_stmt 1 view .LVU151
 270:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 527              		.loc 1 270 5 view .LVU152
 271:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 528              		.loc 1 271 5 view .LVU153
 271:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  /tmp/cctwkG4e.s 			page 17


 529              		.loc 1 271 31 is_stmt 0 view .LVU154
 530 0038 013B     		subs	r3, r3, #1
 531 003a 0593     		str	r3, [sp, #20]
 272:Src/stm32f0xx_hal_msp.c **** 
 532              		.loc 1 272 5 is_stmt 1 view .LVU155
 533 003c 01A9     		add	r1, sp, #4
 534 003e 0448     		ldr	r0, .L25+8
 535 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 536              	.LVL23:
 537              		.loc 1 279 1 is_stmt 0 view .LVU156
 538 0044 E8E7     		b	.L22
 539              	.L26:
 540 0046 C046     		.align	2
 541              	.L25:
 542 0048 00040040 		.word	1073742848
 543 004c 00100240 		.word	1073876992
 544 0050 00040048 		.word	1207960576
 545              		.cfi_endproc
 546              	.LFE40:
 548              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 549              		.align	1
 550              		.global	HAL_TIM_Encoder_MspDeInit
 551              		.syntax unified
 552              		.code	16
 553              		.thumb_func
 554              		.fpu softvfp
 556              	HAL_TIM_Encoder_MspDeInit:
 557              	.LVL24:
 558              	.LFB41:
 280:Src/stm32f0xx_hal_msp.c **** /**
 281:Src/stm32f0xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 282:Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 283:Src/stm32f0xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 284:Src/stm32f0xx_hal_msp.c **** * @retval None
 285:Src/stm32f0xx_hal_msp.c **** */
 286:Src/stm32f0xx_hal_msp.c **** 
 287:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 288:Src/stm32f0xx_hal_msp.c **** {
 559              		.loc 1 288 1 is_stmt 1 view -0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 0
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563              		.loc 1 288 1 is_stmt 0 view .LVU158
 564 0000 10B5     		push	{r4, lr}
 565              	.LCFI7:
 566              		.cfi_def_cfa_offset 8
 567              		.cfi_offset 4, -8
 568              		.cfi_offset 14, -4
 289:Src/stm32f0xx_hal_msp.c **** 
 290:Src/stm32f0xx_hal_msp.c ****   if(htim_encoder->Instance==TIM1)
 569              		.loc 1 290 3 is_stmt 1 view .LVU159
 570              		.loc 1 290 18 is_stmt 0 view .LVU160
 571 0002 0268     		ldr	r2, [r0]
 572              		.loc 1 290 5 view .LVU161
 573 0004 074B     		ldr	r3, .L30
 574 0006 9A42     		cmp	r2, r3
 575 0008 00D0     		beq	.L29
ARM GAS  /tmp/cctwkG4e.s 			page 18


 576              	.LVL25:
 577              	.L27:
 291:Src/stm32f0xx_hal_msp.c ****   {
 292:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 293:Src/stm32f0xx_hal_msp.c **** 
 294:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 295:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 296:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 297:Src/stm32f0xx_hal_msp.c **** 
 298:Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 299:Src/stm32f0xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 300:Src/stm32f0xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 301:Src/stm32f0xx_hal_msp.c ****     */
 302:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, ENCODER_B_Pin|ENCODER_A_Pin);
 303:Src/stm32f0xx_hal_msp.c **** 
 304:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 305:Src/stm32f0xx_hal_msp.c **** 
 306:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 307:Src/stm32f0xx_hal_msp.c ****   }
 308:Src/stm32f0xx_hal_msp.c **** 
 309:Src/stm32f0xx_hal_msp.c **** }
 578              		.loc 1 309 1 view .LVU162
 579              		@ sp needed
 580 000a 10BD     		pop	{r4, pc}
 581              	.LVL26:
 582              	.L29:
 296:Src/stm32f0xx_hal_msp.c **** 
 583              		.loc 1 296 5 is_stmt 1 view .LVU163
 584 000c 064A     		ldr	r2, .L30+4
 585 000e 9369     		ldr	r3, [r2, #24]
 586 0010 0649     		ldr	r1, .L30+8
 587 0012 0B40     		ands	r3, r1
 588 0014 9361     		str	r3, [r2, #24]
 302:Src/stm32f0xx_hal_msp.c **** 
 589              		.loc 1 302 5 view .LVU164
 590 0016 C021     		movs	r1, #192
 591 0018 9020     		movs	r0, #144
 592              	.LVL27:
 302:Src/stm32f0xx_hal_msp.c **** 
 593              		.loc 1 302 5 is_stmt 0 view .LVU165
 594 001a 8900     		lsls	r1, r1, #2
 595 001c C005     		lsls	r0, r0, #23
 596 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 597              	.LVL28:
 598              		.loc 1 309 1 view .LVU166
 599 0022 F2E7     		b	.L27
 600              	.L31:
 601              		.align	2
 602              	.L30:
 603 0024 002C0140 		.word	1073818624
 604 0028 00100240 		.word	1073876992
 605 002c FFF7FFFF 		.word	-2049
 606              		.cfi_endproc
 607              	.LFE41:
 609              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 610              		.align	1
 611              		.global	HAL_TIM_Base_MspDeInit
ARM GAS  /tmp/cctwkG4e.s 			page 19


 612              		.syntax unified
 613              		.code	16
 614              		.thumb_func
 615              		.fpu softvfp
 617              	HAL_TIM_Base_MspDeInit:
 618              	.LVL29:
 619              	.LFB42:
 310:Src/stm32f0xx_hal_msp.c **** 
 311:Src/stm32f0xx_hal_msp.c **** /**
 312:Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 313:Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 314:Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 315:Src/stm32f0xx_hal_msp.c **** * @retval None
 316:Src/stm32f0xx_hal_msp.c **** */
 317:Src/stm32f0xx_hal_msp.c **** 
 318:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 319:Src/stm32f0xx_hal_msp.c **** {
 620              		.loc 1 319 1 is_stmt 1 view -0
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 0
 623              		@ frame_needed = 0, uses_anonymous_args = 0
 624              		.loc 1 319 1 is_stmt 0 view .LVU168
 625 0000 10B5     		push	{r4, lr}
 626              	.LCFI8:
 627              		.cfi_def_cfa_offset 8
 628              		.cfi_offset 4, -8
 629              		.cfi_offset 14, -4
 630 0002 0400     		movs	r4, r0
 320:Src/stm32f0xx_hal_msp.c **** 
 321:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 631              		.loc 1 321 3 is_stmt 1 view .LVU169
 632              		.loc 1 321 15 is_stmt 0 view .LVU170
 633 0004 0368     		ldr	r3, [r0]
 634              		.loc 1 321 5 view .LVU171
 635 0006 8022     		movs	r2, #128
 636 0008 D205     		lsls	r2, r2, #23
 637 000a 9342     		cmp	r3, r2
 638 000c 03D0     		beq	.L35
 322:Src/stm32f0xx_hal_msp.c ****   {
 323:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 324:Src/stm32f0xx_hal_msp.c **** 
 325:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 326:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 327:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 328:Src/stm32f0xx_hal_msp.c **** 
 329:Src/stm32f0xx_hal_msp.c ****     /* TIM2 DMA DeInit */
 330:Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 331:Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC3]);
 332:Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC4]);
 333:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 334:Src/stm32f0xx_hal_msp.c **** 
 335:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 336:Src/stm32f0xx_hal_msp.c ****   }
 337:Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 639              		.loc 1 337 8 is_stmt 1 view .LVU172
 640              		.loc 1 337 10 is_stmt 0 view .LVU173
 641 000e 0C4A     		ldr	r2, .L37
ARM GAS  /tmp/cctwkG4e.s 			page 20


 642 0010 9342     		cmp	r3, r2
 643 0012 0FD0     		beq	.L36
 644              	.LVL30:
 645              	.L32:
 338:Src/stm32f0xx_hal_msp.c ****   {
 339:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 340:Src/stm32f0xx_hal_msp.c **** 
 341:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 342:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 343:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 344:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 345:Src/stm32f0xx_hal_msp.c **** 
 346:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 347:Src/stm32f0xx_hal_msp.c ****   }
 348:Src/stm32f0xx_hal_msp.c **** 
 349:Src/stm32f0xx_hal_msp.c **** }
 646              		.loc 1 349 1 view .LVU174
 647              		@ sp needed
 648              	.LVL31:
 649              		.loc 1 349 1 view .LVU175
 650 0014 10BD     		pop	{r4, pc}
 651              	.LVL32:
 652              	.L35:
 327:Src/stm32f0xx_hal_msp.c **** 
 653              		.loc 1 327 5 is_stmt 1 view .LVU176
 654 0016 0B4A     		ldr	r2, .L37+4
 655 0018 D369     		ldr	r3, [r2, #28]
 656 001a 0121     		movs	r1, #1
 657 001c 8B43     		bics	r3, r1
 658 001e D361     		str	r3, [r2, #28]
 330:Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC3]);
 659              		.loc 1 330 5 view .LVU177
 660 0020 406A     		ldr	r0, [r0, #36]
 661              	.LVL33:
 330:Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC3]);
 662              		.loc 1 330 5 is_stmt 0 view .LVU178
 663 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 664              	.LVL34:
 331:Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC4]);
 665              		.loc 1 331 5 is_stmt 1 view .LVU179
 666 0026 E06A     		ldr	r0, [r4, #44]
 667 0028 FFF7FEFF 		bl	HAL_DMA_DeInit
 668              	.LVL35:
 332:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 669              		.loc 1 332 5 view .LVU180
 670 002c 206B     		ldr	r0, [r4, #48]
 671 002e FFF7FEFF 		bl	HAL_DMA_DeInit
 672              	.LVL36:
 673 0032 EFE7     		b	.L32
 674              	.LVL37:
 675              	.L36:
 343:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 676              		.loc 1 343 5 view .LVU181
 677 0034 034A     		ldr	r2, .L37+4
 678 0036 D369     		ldr	r3, [r2, #28]
 679 0038 0221     		movs	r1, #2
 680 003a 8B43     		bics	r3, r1
ARM GAS  /tmp/cctwkG4e.s 			page 21


 681 003c D361     		str	r3, [r2, #28]
 682              		.loc 1 349 1 is_stmt 0 view .LVU182
 683 003e E9E7     		b	.L32
 684              	.L38:
 685              		.align	2
 686              	.L37:
 687 0040 00040040 		.word	1073742848
 688 0044 00100240 		.word	1073876992
 689              		.cfi_endproc
 690              	.LFE42:
 692              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 693              		.align	1
 694              		.global	HAL_UART_MspInit
 695              		.syntax unified
 696              		.code	16
 697              		.thumb_func
 698              		.fpu softvfp
 700              	HAL_UART_MspInit:
 701              	.LVL38:
 702              	.LFB43:
 350:Src/stm32f0xx_hal_msp.c **** 
 351:Src/stm32f0xx_hal_msp.c **** /**
 352:Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
 353:Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 354:Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 355:Src/stm32f0xx_hal_msp.c **** * @retval None
 356:Src/stm32f0xx_hal_msp.c **** */
 357:Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 358:Src/stm32f0xx_hal_msp.c **** {
 703              		.loc 1 358 1 is_stmt 1 view -0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 32
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 707              		.loc 1 358 1 is_stmt 0 view .LVU184
 708 0000 10B5     		push	{r4, lr}
 709              	.LCFI9:
 710              		.cfi_def_cfa_offset 8
 711              		.cfi_offset 4, -8
 712              		.cfi_offset 14, -4
 713 0002 88B0     		sub	sp, sp, #32
 714              	.LCFI10:
 715              		.cfi_def_cfa_offset 40
 716 0004 0400     		movs	r4, r0
 359:Src/stm32f0xx_hal_msp.c **** 
 360:Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 717              		.loc 1 360 3 is_stmt 1 view .LVU185
 718              		.loc 1 360 20 is_stmt 0 view .LVU186
 719 0006 1422     		movs	r2, #20
 720 0008 0021     		movs	r1, #0
 721 000a 03A8     		add	r0, sp, #12
 722              	.LVL39:
 723              		.loc 1 360 20 view .LVU187
 724 000c FFF7FEFF 		bl	memset
 725              	.LVL40:
 361:Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART3)
 726              		.loc 1 361 3 is_stmt 1 view .LVU188
 727              		.loc 1 361 5 is_stmt 0 view .LVU189
ARM GAS  /tmp/cctwkG4e.s 			page 22


 728 0010 2A4B     		ldr	r3, .L46
 729 0012 2268     		ldr	r2, [r4]
 730 0014 9A42     		cmp	r2, r3
 731 0016 01D0     		beq	.L43
 732              	.L39:
 362:Src/stm32f0xx_hal_msp.c ****   {
 363:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 364:Src/stm32f0xx_hal_msp.c **** 
 365:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 366:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 367:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 368:Src/stm32f0xx_hal_msp.c **** 
 369:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 370:Src/stm32f0xx_hal_msp.c ****     /**USART3 GPIO Configuration
 371:Src/stm32f0xx_hal_msp.c ****     PB10     ------> USART3_TX
 372:Src/stm32f0xx_hal_msp.c ****     PB11     ------> USART3_RX
 373:Src/stm32f0xx_hal_msp.c ****     */
 374:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = IN_TX_Pin|IN_RX_Pin;
 375:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 376:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 377:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 378:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 379:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 380:Src/stm32f0xx_hal_msp.c **** 
 381:Src/stm32f0xx_hal_msp.c ****     /* USART3 DMA Init */
 382:Src/stm32f0xx_hal_msp.c ****     /* USART3_RX Init */
 383:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Instance = DMA1_Channel6;
 384:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 385:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 386:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 387:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 388:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 389:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 390:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 391:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 392:Src/stm32f0xx_hal_msp.c ****     {
 393:Src/stm32f0xx_hal_msp.c ****       Error_Handler();
 394:Src/stm32f0xx_hal_msp.c ****     }
 395:Src/stm32f0xx_hal_msp.c **** 
 396:Src/stm32f0xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 397:Src/stm32f0xx_hal_msp.c **** 
 398:Src/stm32f0xx_hal_msp.c ****     /* USART3_TX Init */
 399:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Instance = DMA1_Channel7;
 400:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 401:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 402:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 403:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 404:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 405:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 406:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 407:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 408:Src/stm32f0xx_hal_msp.c ****     {
 409:Src/stm32f0xx_hal_msp.c ****       Error_Handler();
 410:Src/stm32f0xx_hal_msp.c ****     }
 411:Src/stm32f0xx_hal_msp.c **** 
 412:Src/stm32f0xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 413:Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/cctwkG4e.s 			page 23


 414:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 415:Src/stm32f0xx_hal_msp.c **** 
 416:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 417:Src/stm32f0xx_hal_msp.c ****   }
 418:Src/stm32f0xx_hal_msp.c **** 
 419:Src/stm32f0xx_hal_msp.c **** }
 733              		.loc 1 419 1 view .LVU190
 734 0018 08B0     		add	sp, sp, #32
 735              		@ sp needed
 736              	.LVL41:
 737              		.loc 1 419 1 view .LVU191
 738 001a 10BD     		pop	{r4, pc}
 739              	.LVL42:
 740              	.L43:
 367:Src/stm32f0xx_hal_msp.c **** 
 741              		.loc 1 367 5 is_stmt 1 view .LVU192
 742              	.LBB9:
 367:Src/stm32f0xx_hal_msp.c **** 
 743              		.loc 1 367 5 view .LVU193
 367:Src/stm32f0xx_hal_msp.c **** 
 744              		.loc 1 367 5 view .LVU194
 745 001c 284B     		ldr	r3, .L46+4
 746 001e D969     		ldr	r1, [r3, #28]
 747 0020 8022     		movs	r2, #128
 748 0022 D202     		lsls	r2, r2, #11
 749 0024 1143     		orrs	r1, r2
 750 0026 D961     		str	r1, [r3, #28]
 367:Src/stm32f0xx_hal_msp.c **** 
 751              		.loc 1 367 5 view .LVU195
 752 0028 D969     		ldr	r1, [r3, #28]
 753 002a 1140     		ands	r1, r2
 754 002c 0191     		str	r1, [sp, #4]
 367:Src/stm32f0xx_hal_msp.c **** 
 755              		.loc 1 367 5 view .LVU196
 756 002e 0199     		ldr	r1, [sp, #4]
 757              	.LBE9:
 369:Src/stm32f0xx_hal_msp.c ****     /**USART3 GPIO Configuration
 758              		.loc 1 369 5 view .LVU197
 759              	.LBB10:
 369:Src/stm32f0xx_hal_msp.c ****     /**USART3 GPIO Configuration
 760              		.loc 1 369 5 view .LVU198
 369:Src/stm32f0xx_hal_msp.c ****     /**USART3 GPIO Configuration
 761              		.loc 1 369 5 view .LVU199
 762 0030 5969     		ldr	r1, [r3, #20]
 763 0032 1143     		orrs	r1, r2
 764 0034 5961     		str	r1, [r3, #20]
 369:Src/stm32f0xx_hal_msp.c ****     /**USART3 GPIO Configuration
 765              		.loc 1 369 5 view .LVU200
 766 0036 5B69     		ldr	r3, [r3, #20]
 767 0038 1A40     		ands	r2, r3
 768 003a 0292     		str	r2, [sp, #8]
 369:Src/stm32f0xx_hal_msp.c ****     /**USART3 GPIO Configuration
 769              		.loc 1 369 5 view .LVU201
 770 003c 029B     		ldr	r3, [sp, #8]
 771              	.LBE10:
 374:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 772              		.loc 1 374 5 view .LVU202
ARM GAS  /tmp/cctwkG4e.s 			page 24


 374:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 773              		.loc 1 374 25 is_stmt 0 view .LVU203
 774 003e C023     		movs	r3, #192
 775 0040 1B01     		lsls	r3, r3, #4
 776 0042 0393     		str	r3, [sp, #12]
 375:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 777              		.loc 1 375 5 is_stmt 1 view .LVU204
 375:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 778              		.loc 1 375 26 is_stmt 0 view .LVU205
 779 0044 0223     		movs	r3, #2
 780 0046 0493     		str	r3, [sp, #16]
 376:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 781              		.loc 1 376 5 is_stmt 1 view .LVU206
 377:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 782              		.loc 1 377 5 view .LVU207
 377:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 783              		.loc 1 377 27 is_stmt 0 view .LVU208
 784 0048 0133     		adds	r3, r3, #1
 785 004a 0693     		str	r3, [sp, #24]
 378:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 786              		.loc 1 378 5 is_stmt 1 view .LVU209
 378:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 787              		.loc 1 378 31 is_stmt 0 view .LVU210
 788 004c 0133     		adds	r3, r3, #1
 789 004e 0793     		str	r3, [sp, #28]
 379:Src/stm32f0xx_hal_msp.c **** 
 790              		.loc 1 379 5 is_stmt 1 view .LVU211
 791 0050 03A9     		add	r1, sp, #12
 792 0052 1C48     		ldr	r0, .L46+8
 793 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 794              	.LVL43:
 383:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 795              		.loc 1 383 5 view .LVU212
 383:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 796              		.loc 1 383 29 is_stmt 0 view .LVU213
 797 0058 1B48     		ldr	r0, .L46+12
 798 005a 1C4B     		ldr	r3, .L46+16
 799 005c 0360     		str	r3, [r0]
 384:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800              		.loc 1 384 5 is_stmt 1 view .LVU214
 384:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 801              		.loc 1 384 35 is_stmt 0 view .LVU215
 802 005e 0023     		movs	r3, #0
 803 0060 4360     		str	r3, [r0, #4]
 385:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 804              		.loc 1 385 5 is_stmt 1 view .LVU216
 385:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 805              		.loc 1 385 35 is_stmt 0 view .LVU217
 806 0062 8360     		str	r3, [r0, #8]
 386:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 807              		.loc 1 386 5 is_stmt 1 view .LVU218
 386:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 808              		.loc 1 386 32 is_stmt 0 view .LVU219
 809 0064 8022     		movs	r2, #128
 810 0066 C260     		str	r2, [r0, #12]
 387:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 811              		.loc 1 387 5 is_stmt 1 view .LVU220
ARM GAS  /tmp/cctwkG4e.s 			page 25


 387:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 812              		.loc 1 387 45 is_stmt 0 view .LVU221
 813 0068 0361     		str	r3, [r0, #16]
 388:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 814              		.loc 1 388 5 is_stmt 1 view .LVU222
 388:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 815              		.loc 1 388 42 is_stmt 0 view .LVU223
 816 006a 4361     		str	r3, [r0, #20]
 389:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 817              		.loc 1 389 5 is_stmt 1 view .LVU224
 389:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 818              		.loc 1 389 30 is_stmt 0 view .LVU225
 819 006c 8361     		str	r3, [r0, #24]
 390:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 820              		.loc 1 390 5 is_stmt 1 view .LVU226
 390:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 821              		.loc 1 390 34 is_stmt 0 view .LVU227
 822 006e 8023     		movs	r3, #128
 823 0070 9B01     		lsls	r3, r3, #6
 824 0072 C361     		str	r3, [r0, #28]
 391:Src/stm32f0xx_hal_msp.c ****     {
 825              		.loc 1 391 5 is_stmt 1 view .LVU228
 391:Src/stm32f0xx_hal_msp.c ****     {
 826              		.loc 1 391 9 is_stmt 0 view .LVU229
 827 0074 FFF7FEFF 		bl	HAL_DMA_Init
 828              	.LVL44:
 391:Src/stm32f0xx_hal_msp.c ****     {
 829              		.loc 1 391 8 view .LVU230
 830 0078 0028     		cmp	r0, #0
 831 007a 19D1     		bne	.L44
 832              	.L41:
 396:Src/stm32f0xx_hal_msp.c **** 
 833              		.loc 1 396 5 is_stmt 1 view .LVU231
 396:Src/stm32f0xx_hal_msp.c **** 
 834              		.loc 1 396 5 view .LVU232
 835 007c 124B     		ldr	r3, .L46+12
 836 007e 6366     		str	r3, [r4, #100]
 396:Src/stm32f0xx_hal_msp.c **** 
 837              		.loc 1 396 5 view .LVU233
 838 0080 5C62     		str	r4, [r3, #36]
 399:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 839              		.loc 1 399 5 view .LVU234
 399:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 840              		.loc 1 399 29 is_stmt 0 view .LVU235
 841 0082 1348     		ldr	r0, .L46+20
 842 0084 134B     		ldr	r3, .L46+24
 843 0086 0360     		str	r3, [r0]
 400:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 844              		.loc 1 400 5 is_stmt 1 view .LVU236
 400:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 845              		.loc 1 400 35 is_stmt 0 view .LVU237
 846 0088 1023     		movs	r3, #16
 847 008a 4360     		str	r3, [r0, #4]
 401:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 848              		.loc 1 401 5 is_stmt 1 view .LVU238
 401:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 849              		.loc 1 401 35 is_stmt 0 view .LVU239
ARM GAS  /tmp/cctwkG4e.s 			page 26


 850 008c 0023     		movs	r3, #0
 851 008e 8360     		str	r3, [r0, #8]
 402:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 852              		.loc 1 402 5 is_stmt 1 view .LVU240
 402:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 853              		.loc 1 402 32 is_stmt 0 view .LVU241
 854 0090 8022     		movs	r2, #128
 855 0092 C260     		str	r2, [r0, #12]
 403:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 856              		.loc 1 403 5 is_stmt 1 view .LVU242
 403:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 857              		.loc 1 403 45 is_stmt 0 view .LVU243
 858 0094 0361     		str	r3, [r0, #16]
 404:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 859              		.loc 1 404 5 is_stmt 1 view .LVU244
 404:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 860              		.loc 1 404 42 is_stmt 0 view .LVU245
 861 0096 4361     		str	r3, [r0, #20]
 405:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 862              		.loc 1 405 5 is_stmt 1 view .LVU246
 405:Src/stm32f0xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 863              		.loc 1 405 30 is_stmt 0 view .LVU247
 864 0098 8361     		str	r3, [r0, #24]
 406:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 865              		.loc 1 406 5 is_stmt 1 view .LVU248
 406:Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 866              		.loc 1 406 34 is_stmt 0 view .LVU249
 867 009a 8023     		movs	r3, #128
 868 009c 9B01     		lsls	r3, r3, #6
 869 009e C361     		str	r3, [r0, #28]
 407:Src/stm32f0xx_hal_msp.c ****     {
 870              		.loc 1 407 5 is_stmt 1 view .LVU250
 407:Src/stm32f0xx_hal_msp.c ****     {
 871              		.loc 1 407 9 is_stmt 0 view .LVU251
 872 00a0 FFF7FEFF 		bl	HAL_DMA_Init
 873              	.LVL45:
 407:Src/stm32f0xx_hal_msp.c ****     {
 874              		.loc 1 407 8 view .LVU252
 875 00a4 0028     		cmp	r0, #0
 876 00a6 06D1     		bne	.L45
 877              	.L42:
 412:Src/stm32f0xx_hal_msp.c **** 
 878              		.loc 1 412 5 is_stmt 1 view .LVU253
 412:Src/stm32f0xx_hal_msp.c **** 
 879              		.loc 1 412 5 view .LVU254
 880 00a8 094B     		ldr	r3, .L46+20
 881 00aa 2366     		str	r3, [r4, #96]
 412:Src/stm32f0xx_hal_msp.c **** 
 882              		.loc 1 412 5 view .LVU255
 883 00ac 5C62     		str	r4, [r3, #36]
 884              		.loc 1 419 1 is_stmt 0 view .LVU256
 885 00ae B3E7     		b	.L39
 886              	.L44:
 393:Src/stm32f0xx_hal_msp.c ****     }
 887              		.loc 1 393 7 is_stmt 1 view .LVU257
 888 00b0 FFF7FEFF 		bl	Error_Handler
 889              	.LVL46:
ARM GAS  /tmp/cctwkG4e.s 			page 27


 890 00b4 E2E7     		b	.L41
 891              	.L45:
 409:Src/stm32f0xx_hal_msp.c ****     }
 892              		.loc 1 409 7 view .LVU258
 893 00b6 FFF7FEFF 		bl	Error_Handler
 894              	.LVL47:
 895 00ba F5E7     		b	.L42
 896              	.L47:
 897              		.align	2
 898              	.L46:
 899 00bc 00480040 		.word	1073760256
 900 00c0 00100240 		.word	1073876992
 901 00c4 00040048 		.word	1207960576
 902 00c8 00000000 		.word	hdma_usart3_rx
 903 00cc 6C000240 		.word	1073873004
 904 00d0 00000000 		.word	hdma_usart3_tx
 905 00d4 80000240 		.word	1073873024
 906              		.cfi_endproc
 907              	.LFE43:
 909              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 910              		.align	1
 911              		.global	HAL_UART_MspDeInit
 912              		.syntax unified
 913              		.code	16
 914              		.thumb_func
 915              		.fpu softvfp
 917              	HAL_UART_MspDeInit:
 918              	.LVL48:
 919              	.LFB44:
 420:Src/stm32f0xx_hal_msp.c **** 
 421:Src/stm32f0xx_hal_msp.c **** /**
 422:Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 423:Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 424:Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 425:Src/stm32f0xx_hal_msp.c **** * @retval None
 426:Src/stm32f0xx_hal_msp.c **** */
 427:Src/stm32f0xx_hal_msp.c **** 
 428:Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 429:Src/stm32f0xx_hal_msp.c **** {
 920              		.loc 1 429 1 view -0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 0
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924              		.loc 1 429 1 is_stmt 0 view .LVU260
 925 0000 10B5     		push	{r4, lr}
 926              	.LCFI11:
 927              		.cfi_def_cfa_offset 8
 928              		.cfi_offset 4, -8
 929              		.cfi_offset 14, -4
 930 0002 0400     		movs	r4, r0
 430:Src/stm32f0xx_hal_msp.c **** 
 431:Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART3)
 931              		.loc 1 431 3 is_stmt 1 view .LVU261
 932              		.loc 1 431 5 is_stmt 0 view .LVU262
 933 0004 0A4B     		ldr	r3, .L51
 934 0006 0268     		ldr	r2, [r0]
 935 0008 9A42     		cmp	r2, r3
ARM GAS  /tmp/cctwkG4e.s 			page 28


 936 000a 00D0     		beq	.L50
 937              	.LVL49:
 938              	.L48:
 432:Src/stm32f0xx_hal_msp.c ****   {
 433:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 434:Src/stm32f0xx_hal_msp.c **** 
 435:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 436:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 437:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 438:Src/stm32f0xx_hal_msp.c **** 
 439:Src/stm32f0xx_hal_msp.c ****     /**USART3 GPIO Configuration
 440:Src/stm32f0xx_hal_msp.c ****     PB10     ------> USART3_TX
 441:Src/stm32f0xx_hal_msp.c ****     PB11     ------> USART3_RX
 442:Src/stm32f0xx_hal_msp.c ****     */
 443:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, IN_TX_Pin|IN_RX_Pin);
 444:Src/stm32f0xx_hal_msp.c **** 
 445:Src/stm32f0xx_hal_msp.c ****     /* USART3 DMA DeInit */
 446:Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 447:Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 448:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 449:Src/stm32f0xx_hal_msp.c **** 
 450:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 451:Src/stm32f0xx_hal_msp.c ****   }
 452:Src/stm32f0xx_hal_msp.c **** 
 453:Src/stm32f0xx_hal_msp.c **** }
 939              		.loc 1 453 1 view .LVU263
 940              		@ sp needed
 941              	.LVL50:
 942              		.loc 1 453 1 view .LVU264
 943 000c 10BD     		pop	{r4, pc}
 944              	.LVL51:
 945              	.L50:
 437:Src/stm32f0xx_hal_msp.c **** 
 946              		.loc 1 437 5 is_stmt 1 view .LVU265
 947 000e 094A     		ldr	r2, .L51+4
 948 0010 D369     		ldr	r3, [r2, #28]
 949 0012 0949     		ldr	r1, .L51+8
 950 0014 0B40     		ands	r3, r1
 951 0016 D361     		str	r3, [r2, #28]
 443:Src/stm32f0xx_hal_msp.c **** 
 952              		.loc 1 443 5 view .LVU266
 953 0018 C021     		movs	r1, #192
 954 001a 0901     		lsls	r1, r1, #4
 955 001c 0748     		ldr	r0, .L51+12
 956              	.LVL52:
 443:Src/stm32f0xx_hal_msp.c **** 
 957              		.loc 1 443 5 is_stmt 0 view .LVU267
 958 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 959              	.LVL53:
 446:Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 960              		.loc 1 446 5 is_stmt 1 view .LVU268
 961 0022 606E     		ldr	r0, [r4, #100]
 962 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 963              	.LVL54:
 447:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 964              		.loc 1 447 5 view .LVU269
 965 0028 206E     		ldr	r0, [r4, #96]
ARM GAS  /tmp/cctwkG4e.s 			page 29


 966 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 967              	.LVL55:
 968              		.loc 1 453 1 is_stmt 0 view .LVU270
 969 002e EDE7     		b	.L48
 970              	.L52:
 971              		.align	2
 972              	.L51:
 973 0030 00480040 		.word	1073760256
 974 0034 00100240 		.word	1073876992
 975 0038 FFFFFBFF 		.word	-262145
 976 003c 00040048 		.word	1207960576
 977              		.cfi_endproc
 978              	.LFE44:
 980              		.text
 981              	.Letext0:
 982              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 983              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 984              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 985              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 986              		.file 6 "/usr/arm-none-eabi/include/sys/lock.h"
 987              		.file 7 "/usr/arm-none-eabi/include/sys/_types.h"
 988              		.file 8 "/usr/lib/gcc/arm-none-eabi/9.1.0/include/stddef.h"
 989              		.file 9 "/usr/arm-none-eabi/include/sys/reent.h"
 990              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 991              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 992              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 993              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 994              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 995              		.file 15 "Inc/main.h"
 996              		.file 16 "<built-in>"
ARM GAS  /tmp/cctwkG4e.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
     /tmp/cctwkG4e.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cctwkG4e.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cctwkG4e.s:74     .text.HAL_MspInit:000000000000002c $d
     /tmp/cctwkG4e.s:79     .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/cctwkG4e.s:86     .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/cctwkG4e.s:186    .text.HAL_TIM_Encoder_MspInit:000000000000005c $d
     /tmp/cctwkG4e.s:192    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cctwkG4e.s:199    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cctwkG4e.s:440    .text.HAL_TIM_Base_MspInit:00000000000000ec $d
     /tmp/cctwkG4e.s:452    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cctwkG4e.s:459    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cctwkG4e.s:542    .text.HAL_TIM_MspPostInit:0000000000000048 $d
     /tmp/cctwkG4e.s:549    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/cctwkG4e.s:556    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/cctwkG4e.s:603    .text.HAL_TIM_Encoder_MspDeInit:0000000000000024 $d
     /tmp/cctwkG4e.s:610    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cctwkG4e.s:617    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cctwkG4e.s:687    .text.HAL_TIM_Base_MspDeInit:0000000000000040 $d
     /tmp/cctwkG4e.s:693    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cctwkG4e.s:700    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cctwkG4e.s:899    .text.HAL_UART_MspInit:00000000000000bc $d
     /tmp/cctwkG4e.s:910    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cctwkG4e.s:917    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cctwkG4e.s:973    .text.HAL_UART_MspDeInit:0000000000000030 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_tim2_ch1
hdma_tim2_ch4
hdma_tim2_ch3
HAL_GPIO_DeInit
HAL_DMA_DeInit
hdma_usart3_rx
hdma_usart3_tx
