clockglitch_s6.v
dcm_clkgen_load.v
dcm_phaseshift_interface.v
includes.v
reg_chipwhisperer.v
reg_openadc.v
reg_openadc_adcfifo.v
registers.v
setup.v
timescale.v
trigger_resync.v
trigger_unit.v
reg_main_cwlite.v
fifo_top_stream.v
reg_clockglitch.v
cwhusky_top.v
openadc_interface.v
clock_managment_advanced.v
../vivado/cwhusky.srcs/sources_1/ip/cwlite_shallow_fifo/cwlite_shallow_fifo_sim_netlist.v
-y/mnt/c/Xilinx/Vivado/2019.2/ids_lite/ISE/verilog/src/unisims/

