###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       276286   # Number of WRITE/WRITEP commands
num_reads_done                 =       762019   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       544130   # Number of read row buffer hits
num_read_cmds                  =       762015   # Number of READ/READP commands
num_writes_done                =       276286   # Number of read requests issued
num_write_row_hits             =       201273   # Number of write row buffer hits
num_act_cmds                   =       294208   # Number of ACT commands
num_pre_cmds                   =       294187   # Number of PRE commands
num_ondemand_pres              =       268533   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9507127   # Cyles of rank active rank.0
rank_active_cycles.1           =      9298490   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       492873   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       701510   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       975722   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11209   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4591   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4920   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8364   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6016   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1793   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2442   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1902   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          413   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20933   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =          447   # Write cmd latency (cycles)
write_latency[40-59]           =          676   # Write cmd latency (cycles)
write_latency[60-79]           =         1622   # Write cmd latency (cycles)
write_latency[80-99]           =         3297   # Write cmd latency (cycles)
write_latency[100-119]         =         4812   # Write cmd latency (cycles)
write_latency[120-139]         =         7485   # Write cmd latency (cycles)
write_latency[140-159]         =        10448   # Write cmd latency (cycles)
write_latency[160-179]         =        12530   # Write cmd latency (cycles)
write_latency[180-199]         =        14839   # Write cmd latency (cycles)
write_latency[200-]            =       220113   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       274691   # Read request latency (cycles)
read_latency[40-59]            =        86553   # Read request latency (cycles)
read_latency[60-79]            =       129469   # Read request latency (cycles)
read_latency[80-99]            =        47182   # Read request latency (cycles)
read_latency[100-119]          =        36840   # Read request latency (cycles)
read_latency[120-139]          =        31031   # Read request latency (cycles)
read_latency[140-159]          =        18637   # Read request latency (cycles)
read_latency[160-179]          =        14302   # Read request latency (cycles)
read_latency[180-199]          =        11241   # Read request latency (cycles)
read_latency[200-]             =       112069   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.37922e+09   # Write energy
read_energy                    =  3.07244e+09   # Read energy
act_energy                     =  8.04953e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.36579e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.36725e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93245e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80226e+09   # Active standby energy rank.1
average_read_latency           =      122.607   # Average read request latency (cycles)
average_interarrival           =      9.62871   # Average request interarrival latency (cycles)
total_energy                   =  1.82693e+10   # Total energy (pJ)
average_power                  =      1826.93   # Average power (mW)
average_bandwidth              =       8.8602   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       294975   # Number of WRITE/WRITEP commands
num_reads_done                 =       783511   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       554208   # Number of read row buffer hits
num_read_cmds                  =       783509   # Number of READ/READP commands
num_writes_done                =       294975   # Number of read requests issued
num_write_row_hits             =       211733   # Number of write row buffer hits
num_act_cmds                   =       313996   # Number of ACT commands
num_pre_cmds                   =       313977   # Number of PRE commands
num_ondemand_pres              =       289009   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9377459   # Cyles of rank active rank.0
rank_active_cycles.1           =      9392129   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       622541   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       607871   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1017093   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10262   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4518   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4772   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8229   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6205   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1780   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2442   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1913   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          422   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20850   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           23   # Write cmd latency (cycles)
write_latency[20-39]           =          374   # Write cmd latency (cycles)
write_latency[40-59]           =          703   # Write cmd latency (cycles)
write_latency[60-79]           =         1559   # Write cmd latency (cycles)
write_latency[80-99]           =         3371   # Write cmd latency (cycles)
write_latency[100-119]         =         5306   # Write cmd latency (cycles)
write_latency[120-139]         =         8103   # Write cmd latency (cycles)
write_latency[140-159]         =        11028   # Write cmd latency (cycles)
write_latency[160-179]         =        13624   # Write cmd latency (cycles)
write_latency[180-199]         =        15893   # Write cmd latency (cycles)
write_latency[200-]            =       234991   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       266251   # Read request latency (cycles)
read_latency[40-59]            =        85137   # Read request latency (cycles)
read_latency[60-79]            =       134485   # Read request latency (cycles)
read_latency[80-99]            =        49113   # Read request latency (cycles)
read_latency[100-119]          =        37830   # Read request latency (cycles)
read_latency[120-139]          =        33024   # Read request latency (cycles)
read_latency[140-159]          =        20180   # Read request latency (cycles)
read_latency[160-179]          =        14969   # Read request latency (cycles)
read_latency[180-199]          =        12009   # Read request latency (cycles)
read_latency[200-]             =       130511   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.47252e+09   # Write energy
read_energy                    =  3.15911e+09   # Read energy
act_energy                     =  8.59093e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.9882e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.91778e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85153e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86069e+09   # Active standby energy rank.1
average_read_latency           =      137.144   # Average read request latency (cycles)
average_interarrival           =      9.26997   # Average request interarrival latency (cycles)
total_energy                   =  1.84982e+10   # Total energy (pJ)
average_power                  =      1849.82   # Average power (mW)
average_bandwidth              =      9.20308   # Average bandwidth
