Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2589
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0003677419445011765
power__switching__total,0.00011217709834454581
power__leakage__total,8.462376399620553E-7
power__total,0.00048076530219987035
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25703834233039596
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25720301616518076
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.125673086605503
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.56929806924439
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.125673
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26037242543436645
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26092720389546187
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6368961094342426
timing__setup__ws__corner:nom_slow_1p08V_125C,5.324959290896094
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.636896
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25792094190435894
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2584993403609713
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3151032857162365
timing__setup__ws__corner:nom_typ_1p20V_25C,5.480703157552087
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.315103
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25703834233039596
clock__skew__worst_setup,0.25720301616518076
timing__hold__ws,0.125673086605503
timing__setup__ws,5.324959290896094
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.125673
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1300
design__instance__area__stdcell,18552.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.641026
design__instance__utilization__stdcell,0.641026
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,11
design__instance__area__class:buffer,79.8336
design__instance__count__class:inverter,70
design__instance__area__class:inverter,400.982
design__instance__count__class:sequential_cell,82
design__instance__area__class:sequential_cell,4100.54
design__instance__count__class:multi_input_combinational_cell,850
design__instance__area__class:multi_input_combinational_cell,8756.29
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,253
design__instance__area__class:timing_repair_buffer,4666.64
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,30284.1
design__violations,0
design__instance__count__class:clock_buffer,20
design__instance__area__class:clock_buffer,471.744
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,76.2048
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,120
global_route__vias,9029
global_route__wirelength,52170
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1305
route__net__special,2
route__drc_errors__iter:0,469
route__wirelength__iter:0,34886
route__drc_errors__iter:1,140
route__wirelength__iter:1,34651
route__drc_errors__iter:2,169
route__wirelength__iter:2,34485
route__drc_errors__iter:3,3
route__wirelength__iter:3,34499
route__drc_errors__iter:4,0
route__wirelength__iter:4,34497
route__drc_errors,0
route__wirelength,34497
route__vias,8375
route__vias__singlecut,8375
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,406.98
design__instance__count__class:fill_cell,1289
design__instance__area__class:fill_cell,10389.3
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,19
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,19
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,19
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19976
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19992
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000240607
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000194112
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000730784
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000194112
design_powergrid__voltage__worst,0.000194112
design_powergrid__voltage__worst__net:VPWR,1.19976
design_powergrid__drop__worst,0.000240607
design_powergrid__drop__worst__net:VPWR,0.000240607
design_powergrid__voltage__worst__net:VGND,0.000194112
design_powergrid__drop__worst__net:VGND,0.000194112
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000075199999999999998291123903815247331294813193380832672119140625
ir__drop__worst,0.000241000000000000003282096816548119022627361118793487548828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
