// Seed: 703418747
module module_0 #(
    parameter id_4 = 32'd92,
    parameter id_5 = 32'd23
) (
    output wor id_0,
    output supply1 id_1,
    output wand id_2
);
  assign id_0 = 1;
  logic _id_4;
  wire [id_4 : -1] _id_5;
  always {1} <= id_5;
  assign id_2 = id_5;
  parameter id_6[id_4 : id_5  &  1] = -1'b0;
endmodule
module module_1 #(
    parameter id_10 = 32'd47,
    parameter id_6  = 32'd54
) (
    input tri id_0,
    output tri1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wand _id_6,
    input tri id_7,
    output tri0 id_8,
    output uwire id_9,
    input supply0 _id_10,
    output wire id_11,
    output wire id_12,
    input wire id_13,
    input tri id_14,
    input supply1 id_15[-1 : id_6],
    input supply0 id_16,
    output supply0 id_17,
    output wand id_18
);
  logic [7:0][id_10] id_20;
  ;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18
  );
  assign modCall_1.id_2 = 0;
  assign id_9 = -1;
endmodule
