
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122620                       # Number of seconds simulated
sim_ticks                                122619774130                       # Number of ticks simulated
final_tick                               1177186301221                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97316                       # Simulator instruction rate (inst/s)
host_op_rate                                   122901                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3611110                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907556                       # Number of bytes of host memory used
host_seconds                                 33956.26                       # Real time elapsed on the host
sim_insts                                  3304496405                       # Number of instructions simulated
sim_ops                                    4173268716                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1133952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2523904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2047360                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5709824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1779456                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1779456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8859                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19718                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15995                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 44608                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13902                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13902                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9247709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20583173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16696818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46565279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13570                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13570                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              37580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14511982                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14511982                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14511982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9247709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20583173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16696818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               61077261                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147202611                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22769773                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18771749                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2026720                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9168903                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8718150                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2385304                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89114                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110815273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125109653                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22769773                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11103454                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26130003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6018981                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3463900                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12854347                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1677794                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144367579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.063929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.484445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       118237576     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1350753      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1922449      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2521792      1.75%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2827295      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2108871      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1212668      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1783074      1.24%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12403101      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144367579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.154683                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.849915                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109589070                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5098645                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25661653                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        60058                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3958147                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3635799                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     150942500                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1340                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3958147                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110345199                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1093513                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2640117                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24968430                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1362168                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149951071                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          961                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        273903                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       563872                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          762                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209114396                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    700520001                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    700520001                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38365359                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39558                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22888                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4119282                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14241406                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7403614                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122915                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1616369                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145783670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136356318                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26714                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21094110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49860494                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6181                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144367579                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.944508                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.505227                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86684998     60.04%     60.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23220539     16.08%     76.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12862168      8.91%     85.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8308537      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7628939      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3038638      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1843342      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       526510      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       253908      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144367579                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65419     22.70%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96370     33.44%     56.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126423     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114479160     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2083938      1.53%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12430307      9.12%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7346244      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136356318                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.926317                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             288213                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417395139                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    166917637                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133765768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136644531                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       333875                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2973478                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          340                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       181170                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          132                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3958147                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         827873                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       111877                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145823188                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1338125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14241406                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7403614                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22849                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         85445                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          340                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1189031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1149513                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2338544                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134525084                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12261132                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1831231                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19606014                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18845921                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7344882                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.913877                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133766048                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133765768                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78358143                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        212879743                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.908719                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368086                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22927457                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2059961                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140409432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.875329                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.682758                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90592334     64.52%     64.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23951260     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9406660      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4842510      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4223257      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2028051      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1758142      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       827566      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2779652      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140409432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2779652                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283461660                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295621981                       # The number of ROB writes
system.switch_cpus0.timesIdled                  47033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2835032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.472026                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.472026                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.679336                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.679336                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606160415                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185593995                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141410637                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147202611                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24263964                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19665761                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2102356                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9727069                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9315313                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2593910                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93416                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105802523                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             133572691                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24263964                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11909223                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29183663                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6829523                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3334578                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12348580                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1697286                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    143001240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.554660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113817577     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2748351      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2097833      1.47%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5135041      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1152309      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1659003      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1257435      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          790080      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14343611     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    143001240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164834                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.907407                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104560324                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4953733                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28734307                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       115544                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4637328                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4185476                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        43152                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     161132887                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4637328                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105445513                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1368862                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2071658                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27955040                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1522835                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     159479827                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        22399                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        280274                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       624504                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       171389                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    224070868                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    742792757                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    742792757                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176837047                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        47233784                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38746                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21616                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5164290                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15384792                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7509407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       127966                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1668874                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         156644680                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145490594                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       197215                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28606799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     61994970                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    143001240                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017408                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564682                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82061829     57.39%     57.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25605713     17.91%     75.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11974375      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8772679      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7794911      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3095827      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3066241      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       475451      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       154214      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    143001240                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         584455     68.82%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117790     13.87%     82.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       147048     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122106718     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2187527      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17130      0.01%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13742031      9.45%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7437188      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145490594                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.988370                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             849293                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005837                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    435028930                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    185290641                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141825234                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146339887                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       359318                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3746589                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1059                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          440                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       230689                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4637328                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         838404                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        95204                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    156683402                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15384792                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7509407                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21592                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83076                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          440                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1143677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1198817                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2342494                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142868010                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13206279                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2622578                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20641634                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20291801                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7435355                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.970554                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142011492                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141825234                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85078473                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        235664130                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.963470                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361016                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103597694                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127227918                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29457260                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2105621                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138363911                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919517                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692860                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86183796     62.29%     62.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24411436     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10757809      7.78%     87.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5641622      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4490535      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1617244      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1369467      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1025180      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2866822      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138363911                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103597694                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127227918                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18916921                       # Number of memory references committed
system.switch_cpus1.commit.loads             11638203                       # Number of loads committed
system.switch_cpus1.commit.membars              17130                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18280191                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114636990                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2590156                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2866822                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           292182267                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          318007956                       # The number of ROB writes
system.switch_cpus1.timesIdled                  73104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4201371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103597694                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127227918                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103597694                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.420906                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.420906                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.703776                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.703776                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       644231531                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197550534                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      150742024                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34260                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147202611                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23713845                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19539314                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1967328                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9162248                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8829523                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2483176                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88984                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106413645                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130830786                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23713845                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11312699                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27769245                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6357316                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5840085                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12330991                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1601620                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144383470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.104164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.547052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116614225     80.77%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2844097      1.97%     82.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2421237      1.68%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2418338      1.67%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2305454      1.60%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1126434      0.78%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          783069      0.54%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2035936      1.41%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13834680      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144383470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161097                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.888780                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105249572                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7252793                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27412397                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       114799                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4353907                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3812421                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6588                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157877039                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        52155                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4353907                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105778179                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4761624                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1302046                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26984326                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1203386                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156412412                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          690                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        427676                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       631417                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3791                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    218825889                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728889276                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728889276                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172066522                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46759350                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33223                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16839                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3934729                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15534649                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8073670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       320027                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1786467                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152402249                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33223                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142117149                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       108075                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25697185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     58896476                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          455                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144383470                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.984303                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.583352                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85846480     59.46%     59.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24191103     16.75%     76.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12164483      8.43%     84.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7978838      5.53%     90.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7065178      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2764946      1.92%     96.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3130471      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1143470      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        98501      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144383470                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         999222     74.62%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163580     12.22%     86.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176226     13.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117390109     82.60%     82.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2048082      1.44%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16384      0.01%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14639331     10.30%     94.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8023243      5.65%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142117149                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.965453                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1339028                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009422                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    430064871                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178133370                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137932697                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143456177                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       200930                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3038308                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          793                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          727                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       151174                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          611                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4353907                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        4042963                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       283438                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152435472                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1217865                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15534649                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8073670                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16839                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        231475                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13503                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          727                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1161108                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1114557                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2275665                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139706326                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14394404                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2410823                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22416274                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19706920                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8021870                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.949075                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137938710                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137932697                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83186197                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        225929324                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.937026                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368196                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102273046                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125202136                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27242761                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1989667                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    140029563                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.894112                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711140                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89829056     64.15%     64.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23019137     16.44%     80.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11033988      7.88%     88.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4918541      3.51%     91.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3862161      2.76%     94.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1566411      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1604494      1.15%     97.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1114463      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3081312      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    140029563                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102273046                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125202136                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20418837                       # Number of memory references committed
system.switch_cpus2.commit.loads             12496341                       # Number of loads committed
system.switch_cpus2.commit.membars              16384                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17972258                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112647210                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2467709                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3081312                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           289393148                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          309244051                       # The number of ROB writes
system.switch_cpus2.timesIdled                  53115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2819141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102273046                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125202136                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102273046                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.439310                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.439310                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.694777                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.694777                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       631185592                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190312434                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148977403                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32768                       # number of misc regfile writes
system.l20.replacements                          8872                       # number of replacements
system.l20.tagsinuse                     10239.973724                       # Cycle average of tags in use
system.l20.total_refs                          554600                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19112                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.018418                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          564.929985                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.898352                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3792.081822                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5875.063566                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055169                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370320                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.573737                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43602                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43602                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25521                       # number of Writeback hits
system.l20.Writeback_hits::total                25521                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43602                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43602                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43602                       # number of overall hits
system.l20.overall_hits::total                  43602                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8854                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8867                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8859                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8872                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8859                       # number of overall misses
system.l20.overall_misses::total                 8872                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3176152                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2437679940                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2440856092                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1193862                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1193862                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3176152                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2438873802                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2442049954                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3176152                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2438873802                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2442049954                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52456                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52469                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25521                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25521                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52461                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52474                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52461                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52474                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168789                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.168995                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.168868                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169074                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.168868                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169074                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 244319.384615                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 275319.622769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 275274.173001                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 238772.400000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 238772.400000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 244319.384615                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 275298.995598                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 275253.601668                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 244319.384615                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 275298.995598                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 275253.601668                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5937                       # number of writebacks
system.l20.writebacks::total                     5937                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8854                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8867                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8859                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8872                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8859                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8872                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2372309                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1889297773                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1891670082                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       884054                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       884054                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2372309                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1890181827                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1892554136                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2372309                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1890181827                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1892554136                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168789                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.168995                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.168868                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169074                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.168868                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169074                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 182485.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 213383.529817                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 213338.229615                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 176810.800000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 176810.800000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 182485.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 213362.888249                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 213317.643823                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 182485.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 213362.888249                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 213317.643823                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19732                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          731187                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29972                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.395669                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          244.513218                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.086813                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3730.662081                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6256.737888                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023878                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000790                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.364322                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.611010                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        56015                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  56015                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20612                       # number of Writeback hits
system.l21.Writeback_hits::total                20612                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        56015                       # number of demand (read+write) hits
system.l21.demand_hits::total                   56015                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        56015                       # number of overall hits
system.l21.overall_hits::total                  56015                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19718                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19731                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19718                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19731                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19718                       # number of overall misses
system.l21.overall_misses::total                19731                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3143610                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5483697395                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5486841005                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3143610                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5483697395                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5486841005                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3143610                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5483697395                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5486841005                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        75733                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              75746                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20612                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20612                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        75733                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               75746                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        75733                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              75746                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260362                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.260489                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.260362                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.260489                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.260362                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.260489                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 241816.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 278106.166700                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 278082.256601                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 241816.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 278106.166700                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 278082.256601                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 241816.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 278106.166700                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 278082.256601                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3676                       # number of writebacks
system.l21.writebacks::total                     3676                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19718                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19731                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19718                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19731                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19718                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19731                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2339567                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4262555941                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4264895508                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2339567                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4262555941                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4264895508                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2339567                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4262555941                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4264895508                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260362                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.260489                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.260362                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.260489                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.260362                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.260489                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 179966.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 216175.876914                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 216152.020070                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 179966.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 216175.876914                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 216152.020070                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 179966.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 216175.876914                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 216152.020070                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         16005                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          716783                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28293                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.334288                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           32.030311                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.031639                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6257.021708                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5993.916341                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002607                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000409                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.509198                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.487786                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        83765                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  83765                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18940                       # number of Writeback hits
system.l22.Writeback_hits::total                18940                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        83765                       # number of demand (read+write) hits
system.l22.demand_hits::total                   83765                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        83765                       # number of overall hits
system.l22.overall_hits::total                  83765                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15995                       # number of ReadReq misses
system.l22.ReadReq_misses::total                16005                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15995                       # number of demand (read+write) misses
system.l22.demand_misses::total                 16005                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15995                       # number of overall misses
system.l22.overall_misses::total                16005                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2126638                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4574099433                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4576226071                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2126638                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4574099433                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4576226071                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2126638                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4574099433                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4576226071                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        99760                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              99770                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18940                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18940                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        99760                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               99770                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        99760                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              99770                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.160335                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.160419                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.160335                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.160419                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.160335                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.160419                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 212663.800000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 285970.580369                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 285924.777944                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 212663.800000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 285970.580369                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 285924.777944                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 212663.800000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 285970.580369                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 285924.777944                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4289                       # number of writebacks
system.l22.writebacks::total                     4289                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15995                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           16005                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15995                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            16005                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15995                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           16005                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1507995                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3583767268                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3585275263                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1507995                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3583767268                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3585275263                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1507995                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3583767268                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3585275263                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.160335                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.160419                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.160335                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.160419                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.160335                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.160419                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150799.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 224055.471585                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 224009.700906                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 150799.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 224055.471585                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 224009.700906                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 150799.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 224055.471585                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 224009.700906                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.995320                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012861945                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042060.372984                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.995320                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020826                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794864                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12854328                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12854328                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12854328                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12854328                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12854328                       # number of overall hits
system.cpu0.icache.overall_hits::total       12854328                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4296213                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4296213                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4296213                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4296213                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4296213                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4296213                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12854347                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12854347                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12854347                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12854347                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12854347                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12854347                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 226116.473684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 226116.473684                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 226116.473684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 226116.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 226116.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 226116.473684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3284052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3284052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3284052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3284052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3284052                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3284052                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 252619.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 252619.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52461                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172321774                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52717                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3268.808430                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.286761                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.713239                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911276                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088724                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9129484                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9129484                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7184875                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7184875                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17577                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17577                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16314359                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16314359                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16314359                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16314359                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151270                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151270                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3227                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3227                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154497                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154497                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154497                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154497                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18643521127                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18643521127                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    709298483                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    709298483                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19352819610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19352819610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19352819610                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19352819610                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9280754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9280754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16468856                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16468856                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16468856                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16468856                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016299                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016299                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000449                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009381                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009381                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009381                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009381                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123246.652522                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123246.652522                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 219801.203285                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 219801.203285                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 125263.400649                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 125263.400649                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 125263.400649                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 125263.400649                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1891003                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 157583.583333                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25521                       # number of writebacks
system.cpu0.dcache.writebacks::total            25521                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98814                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98814                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3222                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3222                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102036                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102036                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52456                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52456                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52461                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52461                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52461                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52461                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5365417498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5365417498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1235362                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1235362                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5366652860                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5366652860                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5366652860                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5366652860                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005652                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005652                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003185                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003185                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003185                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003185                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102284.152394                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102284.152394                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 247072.400000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 247072.400000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102297.952002                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102297.952002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102297.952002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102297.952002                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996894                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014211183                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2044780.610887                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996894                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12348566                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12348566                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12348566                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12348566                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12348566                       # number of overall hits
system.cpu1.icache.overall_hits::total       12348566                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3607562                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3607562                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3607562                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3607562                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3607562                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3607562                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12348580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12348580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12348580                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12348580                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12348580                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12348580                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       257683                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       257683                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       257683                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       257683                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       257683                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       257683                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3251510                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3251510                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3251510                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3251510                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3251510                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3251510                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 250116.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 250116.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 250116.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 250116.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 250116.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 250116.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75733                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180466960                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 75989                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2374.909000                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.550860                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.449140                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900589                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099411                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9941011                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9941011                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7244458                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7244458                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21351                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21351                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17130                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17130                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17185469                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17185469                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17185469                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17185469                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183694                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183694                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       183694                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        183694                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       183694                       # number of overall misses
system.cpu1.dcache.overall_misses::total       183694                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24580924632                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24580924632                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24580924632                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24580924632                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24580924632                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24580924632                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10124705                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10124705                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7244458                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7244458                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21351                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21351                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17130                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17130                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17369163                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17369163                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17369163                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17369163                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018143                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010576                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010576                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010576                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010576                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 133814.521062                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 133814.521062                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 133814.521062                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 133814.521062                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 133814.521062                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 133814.521062                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20612                       # number of writebacks
system.cpu1.dcache.writebacks::total            20612                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       107961                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       107961                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       107961                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       107961                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       107961                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       107961                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75733                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75733                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75733                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75733                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9310448149                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9310448149                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9310448149                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9310448149                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9310448149                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9310448149                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 122937.796588                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 122937.796588                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 122937.796588                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 122937.796588                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 122937.796588                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 122937.796588                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.996561                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009109306                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834744.192727                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.996561                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016020                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12330981                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12330981                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12330981                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12330981                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12330981                       # number of overall hits
system.cpu2.icache.overall_hits::total       12330981                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.cpu2.icache.overall_misses::total           10                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2314638                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2314638                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2314638                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2314638                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2314638                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2314638                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12330991                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12330991                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12330991                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12330991                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12330991                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12330991                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 231463.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 231463.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 231463.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 231463.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 231463.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 231463.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2209638                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2209638                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2209638                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2209638                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2209638                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2209638                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 220963.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 220963.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 220963.800000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 220963.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 220963.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 220963.800000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 99760                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191102547                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                100016                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1910.719755                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.583983                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.416017                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916344                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083656                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11173427                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11173427                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7889518                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7889518                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16696                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16696                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16384                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16384                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19062945                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19062945                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19062945                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19062945                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       419308                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       419308                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       419413                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        419413                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       419413                       # number of overall misses
system.cpu2.dcache.overall_misses::total       419413                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  45248156017                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  45248156017                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     15136294                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     15136294                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  45263292311                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  45263292311                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  45263292311                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  45263292311                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11592735                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11592735                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7889623                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7889623                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19482358                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19482358                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19482358                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19482358                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036170                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036170                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021528                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021528                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021528                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021528                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107911.501848                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107911.501848                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 144155.180952                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 144155.180952                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107920.575449                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107920.575449                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107920.575449                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107920.575449                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18940                       # number of writebacks
system.cpu2.dcache.writebacks::total            18940                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       319548                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       319548                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       319653                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       319653                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       319653                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       319653                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        99760                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        99760                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        99760                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        99760                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        99760                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        99760                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  10322510192                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10322510192                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  10322510192                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10322510192                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  10322510192                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10322510192                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008605                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008605                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005121                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005121                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005121                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005121                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 103473.438172                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103473.438172                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 103473.438172                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103473.438172                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 103473.438172                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103473.438172                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
