Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/abp250/.cadence/rc.gui'.
Finished loading tool scripts (4 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
               Version v12.10-s012_1 (64-bit), built Jan 26 2013


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

WARNING: This version of RC is 1048 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Notice: Upcoming end of support for Linux 32-bit.
Support for Linux 32-bit will be discontinued starting with the RC 13.1 release.
To ensure continued access to the forthcoming releases, RC 13.1 and up, you are
advised to start the transitioning to Linux 64-bit.

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  dp_perform_rewriting_operations
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
            design  ovf_current_verification_directory
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
               net  logic0_driven
               net  logic1_driven
              root  auto_ungroup_min_effort
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_area_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  enable_parallel_iopt
              root  exact_match_seqs_async_controls
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
================================================================================

rc:/> source scripts/run_synth.tcl
Sourcing './scripts/run_synth.tcl' (Thu Dec 10 20:43:58 -0600 2015)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'triangle' from file '../../triangle.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'triangle'.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'triangle' from file '../../triangle.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'triangle'.
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      5 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      4 , failed      0 (runtime  0.00)
Total runtime 0
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'clk'
        : A new clock has been defined with the same name as an existing clock.
  Setting attribute of root '/': 'lp_power_unit' = nW
  Setting attribute of design 'triangle': 'max_leakage_power' = 10000.0
  Setting attribute of root '/': 'power_optimization_effort' = high
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 29 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
        Trying carrysave optimization (configuration 1 of 1) on module 'triangle_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'triangle_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'triangle_csa_cluster_95'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'triangle_csa_cluster_95'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'triangle_csa_cluster_96'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'triangle_csa_cluster_96'... Accepted.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'sub_210_31' to slow architecture.
Mapping triangle to gates.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        110		 93%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         8		  7%
Total flip-flops                        118		100%
Total CG Modules                        20
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    11 ps
Target path end-point (Pin: inc_y_reg/d)

Cost Group 'cg_enable_group_clk' target slack:    10 ps
Target path end-point (Pin: RC_CG_HIER_INST13/RC_CGIC_INST/E (CKLNQD1/E))

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted    Leakage 
Operation                   Area   Slacks      Power  
-------------------------------------------------------------------------------
 global_map                 2182      -31     14992 
            Worst cost_group: clk, WNS: -21.0
            Path: control_reg[1]/CP --> inc_x_reg/D
 
Global incremental target info
==============================
Cost Group 'clk' target slack:   -21 ps
Target path end-point (Pin: inc_x_reg/D (DFQD4/D))

Cost Group 'cg_enable_group_clk' target slack:   -11 ps
Target path end-point (Pin: RC_CG_HIER_INST14/RC_CGIC_INST/E (CKLNQD1/E))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted    Leakage 
Operation                   Area   Slacks      Power  
-------------------------------------------------------------------------------
 global_incr                2135      -31     13769 
            Worst cost_group: clk, WNS: -21.0
            Path: xi_ff_reg[1][0]/CP --> inc_x_reg/D
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC12.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'triangle' in file 'fv/triangle/rtl_to_g1.do' ...
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'triangle' in file 'fv/triangle/rtl_to_g1_withoutovf.do' ...
  Decloning clock-gating logic from /designs/triangle
Clock-gating declone status
===========================
Total number of clock-gating instances before: 20
Total number of clock-gating instances after : 20
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 init_iopt                  2135      -31         0        0    13769 
            Worst cost_group: clk, WNS: -21.0
            Path: xi_ff_reg[1][0]/CP --> inc_x_reg/D
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 simp_cc_inputs             2132      -30         0        0    13773 
            Worst cost_group: clk, WNS: -19.2
            Path: y_reg[0]/CPN --> y_reg[2]/D
 hi_fo_buf                  2132      -30         0        0    13773 
            Worst cost_group: clk, WNS: -19.2
            Path: y_reg[0]/CPN --> y_reg[2]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 init_delay                 2132      -30         0        0    13773 
            Worst cost_group: clk, WNS: -19.2
            Path: y_reg[0]/CPN --> y_reg[2]/D
 incr_delay                 2147      -10         0        0    14075 
            Worst cost_group: cg_enable_group_clk, WNS: -10.8
            Path: x_max_reg[0]/CP --> RC_CG_HIER_INST14/RC_CGIC_INST/E
 incr_delay                 2149        0         0        0    14131 
 init_drc                   2149        0         0        0    14131 
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 init_power                 2149        0         0        0    14131 
 p_rem_inv                  2148        0         0        0    14128 
 p_merge_bi                 2145        0         0        0    14117 
 io_phase                   2144        0         0        0    14112 
 gate_comp                  2143        0         0        0    14112 
 glob_power                 2139        0         0        0    14039 
 power_down                 2131        0         0        0    13879 
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 init_delay                 2131        0         0        0    13879 
 init_drc                   2131        0         0        0    13879 
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 init_power                 2131        0         0        0    13879 
 glob_power                 2131        0         0        0    13865 
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 init_delay                 2131        0         0        0    13865 
 init_drc                   2131        0         0        0    13865 

  Done mapping triangle
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'triangle'.
        : Use 'report timing -lint' for more information.
Finished SDC export (command execution time mm:ss (real) = 00:00).
rc:/> q
