% This file was created with JabRef 2.5.
% Encoding: UTF-8

@ARTICLE{Aksoy2012OAM,
  author = {Aksoy, Levent and Costa, Eduardo and Flores, Paulo and Monteiro,
	Jose},
  title = {Optimization Algorithms for the Multiplierless Realization of Linear
	Transforms},
  journal = {ACM Trans. Des. Autom. Electron. Syst.},
  year = {2012},
  volume = {17},
  pages = {3:1--3:27},
  number = {1},
  month = jan,
  acmid = {2071359},
  address = {New York, NY, USA},
  articleno = {3},
  doi = {10.1145/2071356.2071359},
  issn = {1084-4309},
  issue_date = {January 2012},
  keywords = {0-1 integer linear programming, Constant matrix-vector multiplication,
	common subexpression elimination, numerical difference method},
  numpages = {27},
  publisher = {ACM},
  url = {http://doi.acm.org/10.1145/2071356.2071359}
}

@INPROCEEDINGS{AliasDartePlesco2010,
  author = {Alias, Christophe and Darte, Alain and Plesco, Alexandru},
  title = {Optimizing DDR-SDRAM communications at C-level for automatically-generated
	hardware accelerators an experience with the Altera C2H HLS tool},
  booktitle = {Application-specific Systems Architectures and Processors (ASAP),
	2010 21st IEEE International Conference on},
  year = {2010},
  pages = {329 -332},
  month = {july},
  doi = {10.1109/ASAP.2010.5540967},
  issn = {1063-6268}
}

@INPROCEEDINGS{5227153,
  author = {Arfaee, A. and Irturk, A. and Laptev, N. and Fallah, F. and Kastner,
	R.},
  title = {Xquasher: A tool for efficient computation of multiple linear expressions},
  booktitle = {Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE},
  year = {2009},
  pages = {254 -257},
  month = {july},
  issn = {0738-100X},
  keywords = {Xquasher software tool;computation optimization method;digital signal
	processing application;linear systems computation;multiple linear
	expression;power set encoding concept;computational complexity;linear
	systems;optimisation;signal processing;software tools;}
}

@INCOLLECTION{Ayguade2007EEN,
  author = {Ayguad\'{e}, Eduard and Duran, Alejandro and Hoeflinger, Jay and
	Massaioli, Federico and Teruel, Xavier},
  title = {Languages and Compilers for Parallel Computing},
  booktitle = {Lecture Notes in Computer Science: Proceedings of the 20th International
	Workshop on Languages and Compilers for Parallel Computing},
  publisher = {Springer-Verlag},
  year = {2008},
  editor = {Adve, Vikram and Garzar\'{a}n, Mar\'{\i}a Jes\'{u}s and Petersen,
	Paul},
  chapter = {An Experimental Evaluation of the New OpenMP Tasking Model},
  pages = {63--77},
  address = {Berlin, Heidelberg},
  acmid = {1433057},
  doi = {http://dx.doi.org/10.1007/978-3-540-85261-2_5},
  isbn = {978-3-540-85260-5},
  numpages = {15},
  url = {http://dx.doi.org/10.1007/978-3-540-85261-2_5}
}

@INPROCEEDINGS{lcpc07,
  author = {Eduard Ayguad{\'e} and Alejandro Duran and Jay Hoeflinger and Federico
	Massaioli and Xavier Teruel},
  title = {An Experimental Evaluation of the New OpenMP Tasking Model},
  booktitle = {Lecture Notes in Computer Science: Proceedings of the 20th International
	Workshop on Languages and Compilers for Parallel Computing},
  year = {2007},
  editor = {Vikram S. Adve and Mar{\'\i}a Jes{\'u}s Garzar{\'a}n and Paul Petersen},
  volume = {5234},
  pages = {63-77},
  month = {October},
  organization = {Springer},
  publisher = {Springer},
  isbn = {978-3-540-85260-5}
}

@ARTICLE{abadawy,
  author = {Abdel-Hameed A. Badawy and Aneesh Aggarwal and Donald Yeung and Chau-Wen
	Tseng},
  title = {The Efficacy of Software Prefetching and Locality Optimizations on
	Future Memory Systems.},
  journal = {J. Instruction-Level Parallelism},
  year = {2004}
}

@ARTICLE{Baudet1978AIM,
  author = {Baudet, G\'{e}rard M.},
  title = {Asynchronous Iterative Methods for Multiprocessors},
  journal = {J. ACM},
  year = {1978},
  volume = {25},
  pages = {226--244},
  month = {April},
  acmid = {322067},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/322063.322067},
  issn = {0004-5411},
  issue = {2},
  numpages = {19},
  publisher = {ACM},
  url = {http://doi.acm.org/10.1145/322063.322067}
}

@INPROCEEDINGS{Bridges2007RSP,
  author = {Bridges, Matthew and Vachharajani, Neil and Zhang, Yun and Jablin,
	Thomas and August, David},
  title = {Revisiting the Sequential Programming Model for Multi-Core},
  booktitle = {Proceedings of the 40th Annual IEEE/ACM International Symposium on
	Microarchitecture},
  year = {2007},
  series = {MICRO 40},
  pages = {69--84},
  address = {Washington, DC, USA},
  publisher = {IEEE Computer Society},
  acmid = {1331709},
  doi = {http://dx.doi.org/10.1109/MICRO.2007.35},
  isbn = {0-7695-3047-8},
  numpages = {16},
  url = {http://dx.doi.org/10.1109/MICRO.2007.35}
}

@INPROCEEDINGS{Darte2005LAO,
  author = {Darte, Alain and Schreiber, Robert},
  title = {A Linear-time Algorithm for Optimal Barrier Placement},
  booktitle = {Proceedings of the tenth ACM SIGPLAN symposium on Principles and
	practice of parallel programming},
  year = {2005},
  series = {PPoPP '05},
  pages = {26--35},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1065949},
  doi = {http://doi.acm.org/10.1145/1065944.1065949},
  isbn = {1-59593-080-9},
  keywords = {SPMD code, barrier synchronization, circular arc graph, nested circular
	interval graph, nested loops},
  location = {Chicago, IL, USA},
  numpages = {10},
  url = {http://doi.acm.org/10.1145/1065944.1065949}
}

@ARTICLE{Darte2002CEL,
  author = {Darte, Alain and Schreiber, Robert and Rau, B. Ramakrishna and Vivien,
	Fr\'{e}d\'{e}ric},
  title = {Constructing and Exploiting Linear Schedules with Prescribed Parallelism},
  journal = {ACM Trans. Des. Autom. Electron. Syst.},
  year = {2002},
  volume = {7},
  pages = {159--172},
  month = {January},
  acmid = {504921},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/504914.504921},
  issn = {1084-4309},
  issue = {1},
  keywords = {Linear schedule, multicluster VLIW, systolic array},
  numpages = {14},
  publisher = {ACM},
  url = {http://doi.acm.org/10.1145/504914.504921}
}

@INCOLLECTION{Devos2007FAL,
  author = {Devos, Harald and Beyls, Kristof and Christiaens, Mark and Campenhout,
	Jan and D'Hollander, Erik H. and Stroobandt, Dirk},
  title = {Finding and Applying Loop Transformations for Generating Optimized
	FPGA Implementations},
  booktitle = {Transactions on High-Performance Embedded Architectures and Compilers
	I},
  publisher = {Springer-Verlag},
  year = {2007},
  editor = {Stenstr\"{o}m, Per},
  pages = {159--178},
  address = {Berlin, Heidelberg},
  acmid = {1506117},
  doi = {http://dx.doi.org/10.1007/978-3-540-71528-3_11},
  isbn = {978-3-540-71527-6},
  numpages = {20},
  url = {http://dx.doi.org/10.1007/978-3-540-71528-3_11}
}

@ARTICLE{GVBCPST06,
  author = {Girbal, Sylvain and Vasilache, Nicolas and Bastoul, C\'{e}dric and
	Cohen, Albert and Parello, David and Sigler, Marc and Temam, Olivier},
  title = {Semi-Automatic Composition of Loop Transformations for Deep Parallelism
	and Memory Hierarchies},
  journal = {International Journal of Parallel Programming},
  year = {2006},
  volume = {34},
  pages = {261--317},
  number = {3},
  month = jun,
  note = {Classement CORE~:~A},
  keywords = {Iterative Polyhedral Transformations},
  publisher = {Springer}
}

@BOOK{ConcreteMathematics,
  title = {Concrete Mathematics: A Foundation for Computer Science (2nd Edition)},
  publisher = {Addison-Wesley Professional},
  year = {1994},
  author = {Ronald L. Graham and Donald E. Knuth and Oren Patashnik},
  isbn = {0201558025},
  url = {http://ebookee.org/Concrete-Mathematics-A-Foundation-for-Computer-Science_80171.html}
}

@INPROCEEDINGS{1212828,
  author = {Guillou, A.-C. and Quinton, P. and Risset, T.},
  title = {Hardware Synthesis for Multi-dimensional Time},
  booktitle = {Application-Specific Systems, Architectures, and Processors, 2003.
	Proceedings. IEEE International Conference on},
  year = {2003},
  pages = { 40 - 50},
  month = {june},
  doi = {10.1109/ASAP.2003.1212828},
  issn = {1063-6862 },
  keywords = { FPGA; VLSI; high-level hardware synthesis; multi-dimensional time;
	multidimensional scheduling; systolic architecture; VLSI; field programmable
	gate arrays; hardware description languages; hardware-software codesign;
	memory architecture; parallel programming; processor scheduling;
	resource allocation; systolic arrays;}
}

@INPROCEEDINGS{1046461,
  author = {Gustafsson, O. and Wanhammar, L.},
  title = {ILP modelling of the common subexpression sharing problem},
  booktitle = {Electronics, Circuits and Systems, 2002. 9th International Conference
	on},
  year = {2002},
  volume = {3},
  pages = { 1171 - 1174 vol.3},
  doi = {10.1109/ICECS.2002.1046461},
  issn = { },
  keywords = { DSP algorithms; ILP modelling of common subexpression sharing problem;
	data multiple-constant multiplication; graph representation; integer
	linear programming; linear design constraints; linear-phase FIR filters;
	optimal adder graph methods; optimization techniques; products sum
	computation; FIR filters; digital filters; integer programming; linear
	phase filters; linear programming; optimisation;}
}

@INPROCEEDINGS{756775,
  author = {Huang, J.C. and Leng, T.},
  title = {Generalized Loop Unrolling: a Method for Program Speedup},
  booktitle = {Application-Specific Systems and Software Engineering and Technology,
	1999. ASSET '99. Proceedings. 1999 IEEE Symposium on},
  year = {1999},
  pages = {244 -248},
  doi = {10.1109/ASSET.1999.756775},
  keywords = {FOR-loops;experimental results;generalized loop-unrolling;loop constructs;program
	optimization;program speedup;optimising compilers;program control
	structures;}
}

@INPROCEEDINGS{4696992,
  author = {Chi-Hua Lai and Kun-Yuan Hsieh and Shang-Hon Lai and Jenq Kuen Lee},
  title = {Parallelization of belief propagation method on embedded multicore
	processors for stereo vision},
  booktitle = {Embedded Systems for Real-Time Multimedia, 2008. ESTImedia 2008.
	IEEE/ACM/IFIP Workshop on},
  year = {2008},
  pages = {39 -44},
  month = {oct.},
  doi = {10.1109/ESTMED.2008.4696992},
  keywords = {Markov random field models;belief propagation algorithm;embedded multicore
	processors;parallelisms;stereo vision;Markov processes;embedded systems;multiprocessing
	systems;parallel algorithms;stereo image processing;}
}

@MISC{slides_hipeac_dark_silicon,
  author = {M. DURANTON, D. BLACK-SHAFFER, S. YEHIA, K. DE BOSSCHERE},
  title = {Computing Systems: Research Challenges Ahead},
  year = {2012},
  owner = {amorvan},
  timestamp = {2012.07.04}
}

@ARTICLE{AMD_Embedded_GPGPU,
  author = {Mandl, Peter and Bordoloi, Udeepta},
  title = {General-purpose Graphics Processing Units Deliver New Capabilities
	to the Embedded Markets},
  journal = {Electronics Products \& Design Eastern Europe},
  year = {2012},
  volume = {1},
  month = {February}
}

@INPROCEEDINGS{TomGom,
  author = {Pierre-Etienne Moreau and Christophe Ringeissen and Marian Vittek},
  title = {A Pattern Matching Compiler for Multiple Target Languages},
  booktitle = {Proceedings of the 12th Conference on Compiler Construction},
  year = {2003},
  volume = {2622},
  pages = {61-76},
  month = {may},
  owner = {amorvan},
  timestamp = {2011.10.10}
}

@PHDTHESIS{AlexandruPlescoThesis,
  author = {Alexandru Plesco},
  title = {Program Transformations and Memory Architecture Optimizations for
	High-Level Synthesis of Hardware Accelerators},
  school = {Ecole normale sup{\'e}rieure de Lyon},
  year = {2010}
}

@BOOK{livre1,
  title = {Algorithmes et architectures systoliques},
  publisher = {Masson},
  year = {1989},
  author = {P. Quinton and Y. Robert},
  series = {Etudes et Recherches en Informatique},
  note = {English translation: Systolic algorithms and architectures, Prentice
	Hall (1991)}
}

@TECHREPORT{RAIMBAULT1993INRIA,
  author = {Raimbault, Fr{\'e}d{\'e}ric and Quinton, Patrice and Lavenier, Dominique},
  title = {Architectures Systoliques et Parall{\'e}lisme de Donn{\'e}es ; l'environment
	de programmation ReLaCS},
  institution = {INRIA},
  year = {1993},
  type = {Research Report},
  number = {RR-1982},
  abstract = {{Nous rappelons les concepts du calcul systolique et nous examinons
	les probl{\`e}mes de mise en oeuvre des solutions systoliques. Nous
	montrons comment adapter le mod{\`e}le du parall{\'e}lisme de donn{\'e}es
	pour faciliter la programmation des algorithmes systoliques. Nous
	pr{\'e}sentons le langage ReLaCS, en particulier ses op{\'e}rateurs
	de communication synchrone avec lesquels les flots de donn{\'e}es
	systoliques peuvent {\^e}tre d{\'e}crits simplement. Enfin, nous
	d{\'e}crivons l'organisation du compilateur de ReLaCS qui permet
	la g{\'e}n{\'e}ration de code pour des architectures SIMD, MIMD et
	s{\'e}quentielles.}},
  affiliation = {API - INRIA - IRISA - CNRS : UMR6074 - INRIA - Institut National des
	Sciences Appliqu{\'e}es de Rennes - Universit{\'e} de Rennes I},
  hal_id = {inria-00074690},
  language = {French},
  pdf = {http://hal.inria.fr/inria-00074690/PDF/RR-1982.pdf},
  url = {http://hal.inria.fr/inria-00074690/en/}
}

@INPROCEEDINGS{Rajopadhye96memoryreuse,
  author = {S. Rajopadhye and D. Wilde},
  title = {Memory Reuse Analysis in the Polyhedral Model},
  booktitle = {Parallel Processing Letters},
  year = {1996},
  pages = {389--397},
  publisher = {Springer-Verlag}
}

@PHDTHESIS{RijpkemaThesis,
  author = {Edwin Rijpkema},
  title = {Modeling Task Level Parallelism in Piecewise Regular Programs},
  school = {Leiden University},
  year = {2000}
}

@ARTICLE{RISSET2008HAL,
  author = {Risset, Tanguy and Quinton, Patrice and Guillou, Anne-Claire},
  title = {Hardware Synthesis for Systems of Recurrence Equations with Multidimensional
	Schedule},
  journal = {International Journal of Embedded Systems},
  year = {2008},
  volume = {3},
  pages = {271-284},
  number = {4 },
  abstract = {{This paper introduces methods for extending the classical systolic
	synthesis methodology to multi-dimensional time which implies the
	use of memories in the resulting architecture. Memory functions are
	used to define where the data are stored during execution, the targeted
	architecture is a distributed memory VLSI circuit. We describe a
	structural VHDL program for the matrix multiplication algorithm synthesised
	for a FPGA platform using these design principles. Our results show
	that the complexity added in each processor by the memories and the
	control is moderate and justifies in practice the use of such architectures.}},
  affiliation = {ARES - CITI Insa Lyon / INRIA Grenoble Rh{\^o}ne-Alpes - INRIA - Institut
	National des Sciences Appliqu{\'e}es de Lyon - Centre d'Innovation
	en T{\'e}l{\'e}communications et Int{\'e}gration de services - EA
	3720 - INRIA - Institut National des Sciences Appliqu{\'e}es de Lyon
	- R2D2 - INRIA - IRISA - CNRS : UMR6074 - INRIA - Institut National
	des Sciences Appliqu{\'e}es de Rennes - Ecole Nationale Sup{\'e}rieure
	des Sciences Appliqu{\'e}es et de Technologie - Universit{\'e} de
	Rennes I},
  audience = {internationale },
  hal_id = {hal-00410754},
  language = {Anglais},
  url = {http://hal.archives-ouvertes.fr/hal-00410754/en/}
}

@INPROCEEDINGS{SuB2005CMO,
  author = {S\"{u}\ss, Michael and Leopold, Claudia},
  title = {Common mistakes in OpenMP and how to avoid them: a collection of
	best practices},
  booktitle = {Proceedings of the 2005 and 2006 international conference on OpenMP
	shared memory parallel programming},
  year = {2008},
  series = {IWOMP'05/IWOMP'06},
  pages = {312--323},
  address = {Berlin, Heidelberg},
  publisher = {Springer-Verlag},
  acmid = {1892863},
  isbn = {3-540-68554-5, 978-3-540-68554-8},
  location = {Eugene, OR, USA},
  numpages = {12},
  url = {http://dl.acm.org/citation.cfm?id=1892830.1892863}
}

@ARTICLE{Savari1996FTA,
  author = {Savari, S. A. and Bertsekas, D. P.},
  title = {Finite Termination of Asynchronous Iterative Algorithms},
  journal = {Parallel Comput.},
  year = {1996},
  volume = {22},
  pages = {39--56},
  month = {January},
  acmid = {231676},
  address = {Amsterdam, The Netherlands, The Netherlands},
  doi = {http://dx.doi.org/10.1016/0167-8191(95)00059-3},
  issn = {0167-8191},
  issue = {1},
  keywords = {Asynchronous iterative methods, Distributed memory multiprocessor,
	Linear algebra, Message-passing system, Termination detection},
  numpages = {18},
  publisher = {Elsevier Science Publishers B. V.},
  url = {http://dx.doi.org/10.1016/0167-8191(95)00059-3}
}

@INPROCEEDINGS{Tseng95compileroptimizations,
  author = {Chau-wen Tseng},
  title = {Compiler Optimizations for Eliminating Barrier Synchronization},
  booktitle = {In Proceedings of the Fifth ACM SIGPLAN Symposium on Principles and
	Practice of Parallel Programming},
  year = {1995},
  pages = {144--155}
}

@INCOLLECTION{235370,
  author = {Verdoolaege, Sven},
  title = {Polyhedral process networks},
  booktitle = {Handbook on Signal Processing Systems},
  publisher = {Springer},
  year = {2010},
  editor = {Bhattacharrya, Shuvra and Deprettere, Ed and Leupers, Rainer and
	Takala, Jarmo},
  pages = {931--965},
  doi = {10.1007/978-1-4419-6345-1\_{}33},
  url = {https://lirias.kuleuven.be/handle/123456789/235370}
}

@INPROCEEDINGS{1540360,
  author = {Zissulescu, C. and Kienhuis, B. and Deprettere, E.},
  title = {Expression Synthesis in Process Networks Generated by LAURA},
  booktitle = {Application-Specific Systems, Architecture Processors, 2005. ASAP
	2005. 16th IEEE International Conference on},
  year = {2005},
  pages = { 15 - 21},
  month = {july},
  doi = {10.1109/ASAP.2005.34},
  issn = {1063-6862},
  keywords = { COMPAAN; FPGA; LAURA; Matlab; data flow; distributed control; expression
	compiler; expression synthesis; method of difference; nested loop
	application; number theory axiom; parameterized control; parameterized
	polytope; predicated static single assignment code; process network;
	pseudolinear expression; data flow computing; field programmable
	gate arrays; mathematics computing; program compilers;}
}

