
App_013_Example_5.1_Blocking_When_Receiving_From_Queue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b00  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08005c90  08005c90  00006c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d90  08005d90  00007064  2**0
                  CONTENTS
  4 .ARM          00000008  08005d90  08005d90  00006d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d98  08005d98  00007064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d98  08005d98  00006d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005d9c  08005d9c  00006d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08005da0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007064  2**0
                  CONTENTS
 10 .bss          00012fb8  20000064  20000064  00007064  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2001301c  2001301c  00007064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012527  00000000  00000000  00007094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b27  00000000  00000000  000195bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001138  00000000  00000000  0001c0e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d77  00000000  00000000  0001d220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000207a9  00000000  00000000  0001df97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001447c  00000000  00000000  0003e740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da6b3  00000000  00000000  00052bbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012d26f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004d20  00000000  00000000  0012d2b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000091  00000000  00000000  00131fd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005c78 	.word	0x08005c78

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08005c78 	.word	0x08005c78

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	f103 0208 	add.w	r2, r3, #8
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	f04f 32ff 	mov.w	r2, #4294967295
 8000578:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	f103 0208 	add.w	r2, r3, #8
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	f103 0208 	add.w	r2, r3, #8
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8000594:	bf00      	nop
 8000596:	370c      	adds	r7, #12
 8000598:	46bd      	mov	sp, r7
 800059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059e:	4770      	bx	lr

080005a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	2200      	movs	r2, #0
 80005ac:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 80005ae:	bf00      	nop
 80005b0:	370c      	adds	r7, #12
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr

080005ba <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80005ba:	b480      	push	{r7}
 80005bc:	b085      	sub	sp, #20
 80005be:	af00      	add	r7, sp, #0
 80005c0:	6078      	str	r0, [r7, #4]
 80005c2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80005ca:	68bb      	ldr	r3, [r7, #8]
 80005cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005d0:	d103      	bne.n	80005da <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	691b      	ldr	r3, [r3, #16]
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	e00c      	b.n	80005f4 <vListInsert+0x3a>
        *   6) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	3308      	adds	r3, #8
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	e002      	b.n	80005e8 <vListInsert+0x2e>
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	685b      	ldr	r3, [r3, #4]
 80005e6:	60fb      	str	r3, [r7, #12]
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	685b      	ldr	r3, [r3, #4]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	68ba      	ldr	r2, [r7, #8]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	d2f6      	bcs.n	80005e2 <vListInsert+0x28>
             * IF YOU FIND YOUR CODE STUCK HERE, SEE THE NOTE JUST ABOVE.
             */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	685a      	ldr	r2, [r3, #4]
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80005fc:	683b      	ldr	r3, [r7, #0]
 80005fe:	685b      	ldr	r3, [r3, #4]
 8000600:	683a      	ldr	r2, [r7, #0]
 8000602:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	68fa      	ldr	r2, [r7, #12]
 8000608:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	683a      	ldr	r2, [r7, #0]
 800060e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	687a      	ldr	r2, [r7, #4]
 8000614:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	1c5a      	adds	r2, r3, #1
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8000620:	bf00      	nop
 8000622:	3714      	adds	r7, #20
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr

0800062c <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800062c:	b480      	push	{r7}
 800062e:	b085      	sub	sp, #20
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	691b      	ldr	r3, [r3, #16]
 8000638:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	6892      	ldr	r2, [r2, #8]
 8000642:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	689b      	ldr	r3, [r3, #8]
 8000648:	687a      	ldr	r2, [r7, #4]
 800064a:	6852      	ldr	r2, [r2, #4]
 800064c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	685b      	ldr	r3, [r3, #4]
 8000652:	687a      	ldr	r2, [r7, #4]
 8000654:	429a      	cmp	r2, r3
 8000656:	d103      	bne.n	8000660 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	689a      	ldr	r2, [r3, #8]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	2200      	movs	r2, #0
 8000664:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	1e5a      	subs	r2, r3, #1
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	681b      	ldr	r3, [r3, #0]
}
 8000674:	4618      	mov	r0, r3
 8000676:	3714      	adds	r7, #20
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr

08000680 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b086      	sub	sp, #24
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800068a:	2301      	movs	r3, #1
 800068c:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8000692:	693b      	ldr	r3, [r7, #16]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d10b      	bne.n	80006b0 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8000698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800069c:	f383 8811 	msr	BASEPRI, r3
 80006a0:	f3bf 8f6f 	isb	sy
 80006a4:	f3bf 8f4f 	dsb	sy
 80006a8:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80006aa:	bf00      	nop
 80006ac:	bf00      	nop
 80006ae:	e7fd      	b.n	80006ac <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80006b0:	693b      	ldr	r3, [r7, #16]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d05d      	beq.n	8000772 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 80006b6:	693b      	ldr	r3, [r7, #16]
 80006b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d059      	beq.n	8000772 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80006be:	693b      	ldr	r3, [r7, #16]
 80006c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80006c6:	2100      	movs	r1, #0
 80006c8:	fba3 2302 	umull	r2, r3, r3, r2
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d000      	beq.n	80006d2 <xQueueGenericReset+0x52>
 80006d0:	2101      	movs	r1, #1
 80006d2:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d14c      	bne.n	8000772 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 80006d8:	f002 f8fc 	bl	80028d4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80006dc:	693b      	ldr	r3, [r7, #16]
 80006de:	681a      	ldr	r2, [r3, #0]
 80006e0:	693b      	ldr	r3, [r7, #16]
 80006e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80006e4:	6939      	ldr	r1, [r7, #16]
 80006e6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80006e8:	fb01 f303 	mul.w	r3, r1, r3
 80006ec:	441a      	add	r2, r3
 80006ee:	693b      	ldr	r3, [r7, #16]
 80006f0:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80006f2:	693b      	ldr	r3, [r7, #16]
 80006f4:	2200      	movs	r2, #0
 80006f6:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80006f8:	693b      	ldr	r3, [r7, #16]
 80006fa:	681a      	ldr	r2, [r3, #0]
 80006fc:	693b      	ldr	r3, [r7, #16]
 80006fe:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8000700:	693b      	ldr	r3, [r7, #16]
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	693b      	ldr	r3, [r7, #16]
 8000706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000708:	3b01      	subs	r3, #1
 800070a:	6939      	ldr	r1, [r7, #16]
 800070c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800070e:	fb01 f303 	mul.w	r3, r1, r3
 8000712:	441a      	add	r2, r3
 8000714:	693b      	ldr	r3, [r7, #16]
 8000716:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8000718:	693b      	ldr	r3, [r7, #16]
 800071a:	22ff      	movs	r2, #255	@ 0xff
 800071c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8000720:	693b      	ldr	r3, [r7, #16]
 8000722:	22ff      	movs	r2, #255	@ 0xff
 8000724:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d114      	bne.n	8000758 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800072e:	693b      	ldr	r3, [r7, #16]
 8000730:	691b      	ldr	r3, [r3, #16]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d01a      	beq.n	800076c <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000736:	693b      	ldr	r3, [r7, #16]
 8000738:	3310      	adds	r3, #16
 800073a:	4618      	mov	r0, r3
 800073c:	f001 f95c 	bl	80019f8 <xTaskRemoveFromEventList>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d012      	beq.n	800076c <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000746:	4b16      	ldr	r3, [pc, #88]	@ (80007a0 <xQueueGenericReset+0x120>)
 8000748:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	f3bf 8f4f 	dsb	sy
 8000752:	f3bf 8f6f 	isb	sy
 8000756:	e009      	b.n	800076c <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000758:	693b      	ldr	r3, [r7, #16]
 800075a:	3310      	adds	r3, #16
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff feff 	bl	8000560 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000762:	693b      	ldr	r3, [r7, #16]
 8000764:	3324      	adds	r3, #36	@ 0x24
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff fefa 	bl	8000560 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800076c:	f002 f8e4 	bl	8002938 <vPortExitCritical>
 8000770:	e001      	b.n	8000776 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8000772:	2300      	movs	r3, #0
 8000774:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8000776:	697b      	ldr	r3, [r7, #20]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d10b      	bne.n	8000794 <xQueueGenericReset+0x114>
    __asm volatile
 800077c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000780:	f383 8811 	msr	BASEPRI, r3
 8000784:	f3bf 8f6f 	isb	sy
 8000788:	f3bf 8f4f 	dsb	sy
 800078c:	60bb      	str	r3, [r7, #8]
}
 800078e:	bf00      	nop
 8000790:	bf00      	nop
 8000792:	e7fd      	b.n	8000790 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8000794:	697b      	ldr	r3, [r7, #20]
}
 8000796:	4618      	mov	r0, r3
 8000798:	3718      	adds	r7, #24
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	e000ed04 	.word	0xe000ed04

080007a4 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b08a      	sub	sp, #40	@ 0x28
 80007a8:	af02      	add	r7, sp, #8
 80007aa:	60f8      	str	r0, [r7, #12]
 80007ac:	60b9      	str	r1, [r7, #8]
 80007ae:	4613      	mov	r3, r2
 80007b0:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80007b2:	2300      	movs	r3, #0
 80007b4:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d02e      	beq.n	800081a <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80007bc:	2100      	movs	r1, #0
 80007be:	68ba      	ldr	r2, [r7, #8]
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	fba3 2302 	umull	r2, r3, r3, r2
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d000      	beq.n	80007cc <xQueueGenericCreate+0x28>
 80007ca:	2101      	movs	r1, #1
 80007cc:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d123      	bne.n	800081a <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	68ba      	ldr	r2, [r7, #8]
 80007d6:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80007da:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80007de:	d81c      	bhi.n	800081a <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	68ba      	ldr	r2, [r7, #8]
 80007e4:	fb02 f303 	mul.w	r3, r2, r3
 80007e8:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80007ea:	69bb      	ldr	r3, [r7, #24]
 80007ec:	3350      	adds	r3, #80	@ 0x50
 80007ee:	4618      	mov	r0, r3
 80007f0:	f002 f954 	bl	8002a9c <pvPortMalloc>
 80007f4:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80007f6:	69fb      	ldr	r3, [r7, #28]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d01d      	beq.n	8000838 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80007fc:	69fb      	ldr	r3, [r7, #28]
 80007fe:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	3350      	adds	r3, #80	@ 0x50
 8000804:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000806:	79fa      	ldrb	r2, [r7, #7]
 8000808:	69fb      	ldr	r3, [r7, #28]
 800080a:	9300      	str	r3, [sp, #0]
 800080c:	4613      	mov	r3, r2
 800080e:	697a      	ldr	r2, [r7, #20]
 8000810:	68b9      	ldr	r1, [r7, #8]
 8000812:	68f8      	ldr	r0, [r7, #12]
 8000814:	f000 f815 	bl	8000842 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8000818:	e00e      	b.n	8000838 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800081a:	69fb      	ldr	r3, [r7, #28]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d10b      	bne.n	8000838 <xQueueGenericCreate+0x94>
    __asm volatile
 8000820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000824:	f383 8811 	msr	BASEPRI, r3
 8000828:	f3bf 8f6f 	isb	sy
 800082c:	f3bf 8f4f 	dsb	sy
 8000830:	613b      	str	r3, [r7, #16]
}
 8000832:	bf00      	nop
 8000834:	bf00      	nop
 8000836:	e7fd      	b.n	8000834 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8000838:	69fb      	ldr	r3, [r7, #28]
    }
 800083a:	4618      	mov	r0, r3
 800083c:	3720      	adds	r7, #32
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}

08000842 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8000842:	b580      	push	{r7, lr}
 8000844:	b084      	sub	sp, #16
 8000846:	af00      	add	r7, sp, #0
 8000848:	60f8      	str	r0, [r7, #12]
 800084a:	60b9      	str	r1, [r7, #8]
 800084c:	607a      	str	r2, [r7, #4]
 800084e:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d103      	bne.n	800085e <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000856:	69bb      	ldr	r3, [r7, #24]
 8000858:	69ba      	ldr	r2, [r7, #24]
 800085a:	601a      	str	r2, [r3, #0]
 800085c:	e002      	b.n	8000864 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800085e:	69bb      	ldr	r3, [r7, #24]
 8000860:	687a      	ldr	r2, [r7, #4]
 8000862:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8000864:	69bb      	ldr	r3, [r7, #24]
 8000866:	68fa      	ldr	r2, [r7, #12]
 8000868:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800086a:	69bb      	ldr	r3, [r7, #24]
 800086c:	68ba      	ldr	r2, [r7, #8]
 800086e:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000870:	2101      	movs	r1, #1
 8000872:	69b8      	ldr	r0, [r7, #24]
 8000874:	f7ff ff04 	bl	8000680 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8000878:	69bb      	ldr	r3, [r7, #24]
 800087a:	78fa      	ldrb	r2, [r7, #3]
 800087c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8000880:	bf00      	nop
 8000882:	3710      	adds	r7, #16
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}

08000888 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b08e      	sub	sp, #56	@ 0x38
 800088c:	af00      	add	r7, sp, #0
 800088e:	60f8      	str	r0, [r7, #12]
 8000890:	60b9      	str	r1, [r7, #8]
 8000892:	607a      	str	r2, [r7, #4]
 8000894:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000896:	2300      	movs	r3, #0
 8000898:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 800089e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d10b      	bne.n	80008bc <xQueueGenericSend+0x34>
    __asm volatile
 80008a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008a8:	f383 8811 	msr	BASEPRI, r3
 80008ac:	f3bf 8f6f 	isb	sy
 80008b0:	f3bf 8f4f 	dsb	sy
 80008b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80008b6:	bf00      	nop
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d103      	bne.n	80008ca <xQueueGenericSend+0x42>
 80008c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d101      	bne.n	80008ce <xQueueGenericSend+0x46>
 80008ca:	2301      	movs	r3, #1
 80008cc:	e000      	b.n	80008d0 <xQueueGenericSend+0x48>
 80008ce:	2300      	movs	r3, #0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d10b      	bne.n	80008ec <xQueueGenericSend+0x64>
    __asm volatile
 80008d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008d8:	f383 8811 	msr	BASEPRI, r3
 80008dc:	f3bf 8f6f 	isb	sy
 80008e0:	f3bf 8f4f 	dsb	sy
 80008e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80008e6:	bf00      	nop
 80008e8:	bf00      	nop
 80008ea:	e7fd      	b.n	80008e8 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	2b02      	cmp	r3, #2
 80008f0:	d103      	bne.n	80008fa <xQueueGenericSend+0x72>
 80008f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d101      	bne.n	80008fe <xQueueGenericSend+0x76>
 80008fa:	2301      	movs	r3, #1
 80008fc:	e000      	b.n	8000900 <xQueueGenericSend+0x78>
 80008fe:	2300      	movs	r3, #0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d10b      	bne.n	800091c <xQueueGenericSend+0x94>
    __asm volatile
 8000904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000908:	f383 8811 	msr	BASEPRI, r3
 800090c:	f3bf 8f6f 	isb	sy
 8000910:	f3bf 8f4f 	dsb	sy
 8000914:	623b      	str	r3, [r7, #32]
}
 8000916:	bf00      	nop
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800091c:	f001 fa82 	bl	8001e24 <xTaskGetSchedulerState>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d102      	bne.n	800092c <xQueueGenericSend+0xa4>
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d101      	bne.n	8000930 <xQueueGenericSend+0xa8>
 800092c:	2301      	movs	r3, #1
 800092e:	e000      	b.n	8000932 <xQueueGenericSend+0xaa>
 8000930:	2300      	movs	r3, #0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d10b      	bne.n	800094e <xQueueGenericSend+0xc6>
    __asm volatile
 8000936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800093a:	f383 8811 	msr	BASEPRI, r3
 800093e:	f3bf 8f6f 	isb	sy
 8000942:	f3bf 8f4f 	dsb	sy
 8000946:	61fb      	str	r3, [r7, #28]
}
 8000948:	bf00      	nop
 800094a:	bf00      	nop
 800094c:	e7fd      	b.n	800094a <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800094e:	f001 ffc1 	bl	80028d4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000954:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000958:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800095a:	429a      	cmp	r2, r3
 800095c:	d302      	bcc.n	8000964 <xQueueGenericSend+0xdc>
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	2b02      	cmp	r3, #2
 8000962:	d129      	bne.n	80009b8 <xQueueGenericSend+0x130>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000964:	683a      	ldr	r2, [r7, #0]
 8000966:	68b9      	ldr	r1, [r7, #8]
 8000968:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800096a:	f000 f990 	bl	8000c8e <prvCopyDataToQueue>
 800096e:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000974:	2b00      	cmp	r3, #0
 8000976:	d010      	beq.n	800099a <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800097a:	3324      	adds	r3, #36	@ 0x24
 800097c:	4618      	mov	r0, r3
 800097e:	f001 f83b 	bl	80019f8 <xTaskRemoveFromEventList>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d013      	beq.n	80009b0 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8000988:	4b3f      	ldr	r3, [pc, #252]	@ (8000a88 <xQueueGenericSend+0x200>)
 800098a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800098e:	601a      	str	r2, [r3, #0]
 8000990:	f3bf 8f4f 	dsb	sy
 8000994:	f3bf 8f6f 	isb	sy
 8000998:	e00a      	b.n	80009b0 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 800099a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800099c:	2b00      	cmp	r3, #0
 800099e:	d007      	beq.n	80009b0 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 80009a0:	4b39      	ldr	r3, [pc, #228]	@ (8000a88 <xQueueGenericSend+0x200>)
 80009a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	f3bf 8f4f 	dsb	sy
 80009ac:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80009b0:	f001 ffc2 	bl	8002938 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 80009b4:	2301      	movs	r3, #1
 80009b6:	e063      	b.n	8000a80 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d103      	bne.n	80009c6 <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80009be:	f001 ffbb 	bl	8002938 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 80009c2:	2300      	movs	r3, #0
 80009c4:	e05c      	b.n	8000a80 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 80009c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d106      	bne.n	80009da <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80009cc:	f107 0314 	add.w	r3, r7, #20
 80009d0:	4618      	mov	r0, r3
 80009d2:	f001 f8eb 	bl	8001bac <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80009d6:	2301      	movs	r3, #1
 80009d8:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80009da:	f001 ffad 	bl	8002938 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80009de:	f000 fd01 	bl	80013e4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80009e2:	f001 ff77 	bl	80028d4 <vPortEnterCritical>
 80009e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80009ec:	b25b      	sxtb	r3, r3
 80009ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009f2:	d103      	bne.n	80009fc <xQueueGenericSend+0x174>
 80009f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009f6:	2200      	movs	r2, #0
 80009f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80009fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000a02:	b25b      	sxtb	r3, r3
 8000a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a08:	d103      	bne.n	8000a12 <xQueueGenericSend+0x18a>
 8000a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000a12:	f001 ff91 	bl	8002938 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000a16:	1d3a      	adds	r2, r7, #4
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	4611      	mov	r1, r2
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f001 f8da 	bl	8001bd8 <xTaskCheckForTimeOut>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d124      	bne.n	8000a74 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000a2a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000a2c:	f000 fa27 	bl	8000e7e <prvIsQueueFull>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d018      	beq.n	8000a68 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a38:	3310      	adds	r3, #16
 8000a3a:	687a      	ldr	r2, [r7, #4]
 8000a3c:	4611      	mov	r1, r2
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f000 ff6e 	bl	8001920 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8000a44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000a46:	f000 f9b2 	bl	8000dae <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8000a4a:	f000 fcd9 	bl	8001400 <xTaskResumeAll>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	f47f af7c 	bne.w	800094e <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 8000a56:	4b0c      	ldr	r3, [pc, #48]	@ (8000a88 <xQueueGenericSend+0x200>)
 8000a58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a5c:	601a      	str	r2, [r3, #0]
 8000a5e:	f3bf 8f4f 	dsb	sy
 8000a62:	f3bf 8f6f 	isb	sy
 8000a66:	e772      	b.n	800094e <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8000a68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000a6a:	f000 f9a0 	bl	8000dae <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000a6e:	f000 fcc7 	bl	8001400 <xTaskResumeAll>
 8000a72:	e76c      	b.n	800094e <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8000a74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000a76:	f000 f99a 	bl	8000dae <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000a7a:	f000 fcc1 	bl	8001400 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 8000a7e:	2300      	movs	r3, #0
        }
    }
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	3738      	adds	r7, #56	@ 0x38
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	e000ed04 	.word	0xe000ed04

08000a8c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08c      	sub	sp, #48	@ 0x30
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	60f8      	str	r0, [r7, #12]
 8000a94:	60b9      	str	r1, [r7, #8]
 8000a96:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8000aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d10b      	bne.n	8000abe <xQueueReceive+0x32>
    __asm volatile
 8000aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000aaa:	f383 8811 	msr	BASEPRI, r3
 8000aae:	f3bf 8f6f 	isb	sy
 8000ab2:	f3bf 8f4f 	dsb	sy
 8000ab6:	623b      	str	r3, [r7, #32]
}
 8000ab8:	bf00      	nop
 8000aba:	bf00      	nop
 8000abc:	e7fd      	b.n	8000aba <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d103      	bne.n	8000acc <xQueueReceive+0x40>
 8000ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d101      	bne.n	8000ad0 <xQueueReceive+0x44>
 8000acc:	2301      	movs	r3, #1
 8000ace:	e000      	b.n	8000ad2 <xQueueReceive+0x46>
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d10b      	bne.n	8000aee <xQueueReceive+0x62>
    __asm volatile
 8000ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ada:	f383 8811 	msr	BASEPRI, r3
 8000ade:	f3bf 8f6f 	isb	sy
 8000ae2:	f3bf 8f4f 	dsb	sy
 8000ae6:	61fb      	str	r3, [r7, #28]
}
 8000ae8:	bf00      	nop
 8000aea:	bf00      	nop
 8000aec:	e7fd      	b.n	8000aea <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000aee:	f001 f999 	bl	8001e24 <xTaskGetSchedulerState>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d102      	bne.n	8000afe <xQueueReceive+0x72>
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d101      	bne.n	8000b02 <xQueueReceive+0x76>
 8000afe:	2301      	movs	r3, #1
 8000b00:	e000      	b.n	8000b04 <xQueueReceive+0x78>
 8000b02:	2300      	movs	r3, #0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d10b      	bne.n	8000b20 <xQueueReceive+0x94>
    __asm volatile
 8000b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b0c:	f383 8811 	msr	BASEPRI, r3
 8000b10:	f3bf 8f6f 	isb	sy
 8000b14:	f3bf 8f4f 	dsb	sy
 8000b18:	61bb      	str	r3, [r7, #24]
}
 8000b1a:	bf00      	nop
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000b20:	f001 fed8 	bl	80028d4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b28:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d01f      	beq.n	8000b70 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000b30:	68b9      	ldr	r1, [r7, #8]
 8000b32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000b34:	f000 f915 	bl	8000d62 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8000b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b3a:	1e5a      	subs	r2, r3, #1
 8000b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b3e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b42:	691b      	ldr	r3, [r3, #16]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d00f      	beq.n	8000b68 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b4a:	3310      	adds	r3, #16
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f000 ff53 	bl	80019f8 <xTaskRemoveFromEventList>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d007      	beq.n	8000b68 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000b58:	4b3c      	ldr	r3, [pc, #240]	@ (8000c4c <xQueueReceive+0x1c0>)
 8000b5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b5e:	601a      	str	r2, [r3, #0]
 8000b60:	f3bf 8f4f 	dsb	sy
 8000b64:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8000b68:	f001 fee6 	bl	8002938 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	e069      	b.n	8000c44 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d103      	bne.n	8000b7e <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8000b76:	f001 fedf 	bl	8002938 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	e062      	b.n	8000c44 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d106      	bne.n	8000b92 <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000b84:	f107 0310 	add.w	r3, r7, #16
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f001 f80f 	bl	8001bac <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000b92:	f001 fed1 	bl	8002938 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000b96:	f000 fc25 	bl	80013e4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000b9a:	f001 fe9b 	bl	80028d4 <vPortEnterCritical>
 8000b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ba0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000ba4:	b25b      	sxtb	r3, r3
 8000ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000baa:	d103      	bne.n	8000bb4 <xQueueReceive+0x128>
 8000bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bae:	2200      	movs	r2, #0
 8000bb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bb6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000bba:	b25b      	sxtb	r3, r3
 8000bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bc0:	d103      	bne.n	8000bca <xQueueReceive+0x13e>
 8000bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000bca:	f001 feb5 	bl	8002938 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000bce:	1d3a      	adds	r2, r7, #4
 8000bd0:	f107 0310 	add.w	r3, r7, #16
 8000bd4:	4611      	mov	r1, r2
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f000 fffe 	bl	8001bd8 <xTaskCheckForTimeOut>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d123      	bne.n	8000c2a <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000be2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000be4:	f000 f935 	bl	8000e52 <prvIsQueueEmpty>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d017      	beq.n	8000c1e <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bf0:	3324      	adds	r3, #36	@ 0x24
 8000bf2:	687a      	ldr	r2, [r7, #4]
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f000 fe92 	bl	8001920 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8000bfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000bfe:	f000 f8d6 	bl	8000dae <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8000c02:	f000 fbfd 	bl	8001400 <xTaskResumeAll>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d189      	bne.n	8000b20 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 8000c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c4c <xQueueReceive+0x1c0>)
 8000c0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	f3bf 8f4f 	dsb	sy
 8000c18:	f3bf 8f6f 	isb	sy
 8000c1c:	e780      	b.n	8000b20 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8000c1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000c20:	f000 f8c5 	bl	8000dae <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000c24:	f000 fbec 	bl	8001400 <xTaskResumeAll>
 8000c28:	e77a      	b.n	8000b20 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8000c2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000c2c:	f000 f8bf 	bl	8000dae <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000c30:	f000 fbe6 	bl	8001400 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000c34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000c36:	f000 f90c 	bl	8000e52 <prvIsQueueEmpty>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	f43f af6f 	beq.w	8000b20 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8000c42:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3730      	adds	r7, #48	@ 0x30
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	e000ed04 	.word	0xe000ed04

08000c50 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    traceENTER_uxQueueMessagesWaiting( xQueue );

    configASSERT( xQueue );
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d10b      	bne.n	8000c76 <uxQueueMessagesWaiting+0x26>
    __asm volatile
 8000c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c62:	f383 8811 	msr	BASEPRI, r3
 8000c66:	f3bf 8f6f 	isb	sy
 8000c6a:	f3bf 8f4f 	dsb	sy
 8000c6e:	60bb      	str	r3, [r7, #8]
}
 8000c70:	bf00      	nop
 8000c72:	bf00      	nop
 8000c74:	e7fd      	b.n	8000c72 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8000c76:	f001 fe2d 	bl	80028d4 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c7e:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8000c80:	f001 fe5a 	bl	8002938 <vPortExitCritical>

    traceRETURN_uxQueueMessagesWaiting( uxReturn );

    return uxReturn;
 8000c84:	68fb      	ldr	r3, [r7, #12]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b086      	sub	sp, #24
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	60f8      	str	r0, [r7, #12]
 8000c96:	60b9      	str	r1, [r7, #8]
 8000c98:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ca2:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d10d      	bne.n	8000cc8 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d14d      	bne.n	8000d50 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f001 f8d1 	bl	8001e60 <xTaskPriorityDisinherit>
 8000cbe:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
 8000cc6:	e043      	b.n	8000d50 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d119      	bne.n	8000d02 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	6858      	ldr	r0, [r3, #4]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	68b9      	ldr	r1, [r7, #8]
 8000cda:	f004 fb81 	bl	80053e0 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	685a      	ldr	r2, [r3, #4]
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce6:	441a      	add	r2, r3
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	685a      	ldr	r2, [r3, #4]
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	689b      	ldr	r3, [r3, #8]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d32b      	bcc.n	8000d50 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	681a      	ldr	r2, [r3, #0]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	605a      	str	r2, [r3, #4]
 8000d00:	e026      	b.n	8000d50 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	68d8      	ldr	r0, [r3, #12]
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	68b9      	ldr	r1, [r7, #8]
 8000d0e:	f004 fb67 	bl	80053e0 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	68da      	ldr	r2, [r3, #12]
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d1a:	425b      	negs	r3, r3
 8000d1c:	441a      	add	r2, r3
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	68da      	ldr	r2, [r3, #12]
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	429a      	cmp	r2, r3
 8000d2c:	d207      	bcs.n	8000d3e <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	689a      	ldr	r2, [r3, #8]
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d36:	425b      	negs	r3, r3
 8000d38:	441a      	add	r2, r3
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2b02      	cmp	r3, #2
 8000d42:	d105      	bne.n	8000d50 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d002      	beq.n	8000d50 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8000d4a:	693b      	ldr	r3, [r7, #16]
 8000d4c:	3b01      	subs	r3, #1
 8000d4e:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	1c5a      	adds	r2, r3, #1
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8000d58:	697b      	ldr	r3, [r7, #20]
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3718      	adds	r7, #24
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b082      	sub	sp, #8
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	6078      	str	r0, [r7, #4]
 8000d6a:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d018      	beq.n	8000da6 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	68da      	ldr	r2, [r3, #12]
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d7c:	441a      	add	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	68da      	ldr	r2, [r3, #12]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	689b      	ldr	r3, [r3, #8]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d303      	bcc.n	8000d96 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	68d9      	ldr	r1, [r3, #12]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d9e:	461a      	mov	r2, r3
 8000da0:	6838      	ldr	r0, [r7, #0]
 8000da2:	f004 fb1d 	bl	80053e0 <memcpy>
    }
}
 8000da6:	bf00      	nop
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}

08000dae <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b084      	sub	sp, #16
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8000db6:	f001 fd8d 	bl	80028d4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000dc0:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8000dc2:	e011      	b.n	8000de8 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d012      	beq.n	8000df2 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3324      	adds	r3, #36	@ 0x24
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f000 fe11 	bl	80019f8 <xTaskRemoveFromEventList>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8000ddc:	f000 ff64 	bl	8001ca8 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8000de0:	7bfb      	ldrb	r3, [r7, #15]
 8000de2:	3b01      	subs	r3, #1
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8000de8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	dce9      	bgt.n	8000dc4 <prvUnlockQueue+0x16>
 8000df0:	e000      	b.n	8000df4 <prvUnlockQueue+0x46>
                    break;
 8000df2:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	22ff      	movs	r2, #255	@ 0xff
 8000df8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8000dfc:	f001 fd9c 	bl	8002938 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8000e00:	f001 fd68 	bl	80028d4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000e0a:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8000e0c:	e011      	b.n	8000e32 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	691b      	ldr	r3, [r3, #16]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d012      	beq.n	8000e3c <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	3310      	adds	r3, #16
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f000 fdec 	bl	80019f8 <xTaskRemoveFromEventList>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8000e26:	f000 ff3f 	bl	8001ca8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8000e2a:	7bbb      	ldrb	r3, [r7, #14]
 8000e2c:	3b01      	subs	r3, #1
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8000e32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	dce9      	bgt.n	8000e0e <prvUnlockQueue+0x60>
 8000e3a:	e000      	b.n	8000e3e <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8000e3c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	22ff      	movs	r2, #255	@ 0xff
 8000e42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8000e46:	f001 fd77 	bl	8002938 <vPortExitCritical>
}
 8000e4a:	bf00      	nop
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b084      	sub	sp, #16
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8000e5a:	f001 fd3b 	bl	80028d4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d102      	bne.n	8000e6c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8000e66:	2301      	movs	r3, #1
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	e001      	b.n	8000e70 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8000e70:	f001 fd62 	bl	8002938 <vPortExitCritical>

    return xReturn;
 8000e74:	68fb      	ldr	r3, [r7, #12]
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3710      	adds	r7, #16
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b084      	sub	sp, #16
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8000e86:	f001 fd25 	bl	80028d4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d102      	bne.n	8000e9c <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8000e96:	2301      	movs	r3, #1
 8000e98:	60fb      	str	r3, [r7, #12]
 8000e9a:	e001      	b.n	8000ea0 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8000ea0:	f001 fd4a 	bl	8002938 <vPortExitCritical>

    return xReturn;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
	...

08000eb0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8000eb0:	b480      	push	{r7}
 8000eb2:	b087      	sub	sp, #28
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d10b      	bne.n	8000edc <vQueueAddToRegistry+0x2c>
    __asm volatile
 8000ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ec8:	f383 8811 	msr	BASEPRI, r3
 8000ecc:	f3bf 8f6f 	isb	sy
 8000ed0:	f3bf 8f4f 	dsb	sy
 8000ed4:	60fb      	str	r3, [r7, #12]
}
 8000ed6:	bf00      	nop
 8000ed8:	bf00      	nop
 8000eda:	e7fd      	b.n	8000ed8 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d024      	beq.n	8000f2c <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	617b      	str	r3, [r7, #20]
 8000ee6:	e01e      	b.n	8000f26 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8000ee8:	4a18      	ldr	r2, [pc, #96]	@ (8000f4c <vQueueAddToRegistry+0x9c>)
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	00db      	lsls	r3, r3, #3
 8000eee:	4413      	add	r3, r2
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d105      	bne.n	8000f04 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	00db      	lsls	r3, r3, #3
 8000efc:	4a13      	ldr	r2, [pc, #76]	@ (8000f4c <vQueueAddToRegistry+0x9c>)
 8000efe:	4413      	add	r3, r2
 8000f00:	613b      	str	r3, [r7, #16]
                    break;
 8000f02:	e013      	b.n	8000f2c <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8000f04:	693b      	ldr	r3, [r7, #16]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d10a      	bne.n	8000f20 <vQueueAddToRegistry+0x70>
 8000f0a:	4a10      	ldr	r2, [pc, #64]	@ (8000f4c <vQueueAddToRegistry+0x9c>)
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d104      	bne.n	8000f20 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	00db      	lsls	r3, r3, #3
 8000f1a:	4a0c      	ldr	r2, [pc, #48]	@ (8000f4c <vQueueAddToRegistry+0x9c>)
 8000f1c:	4413      	add	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	3301      	adds	r3, #1
 8000f24:	617b      	str	r3, [r7, #20]
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	2b07      	cmp	r3, #7
 8000f2a:	d9dd      	bls.n	8000ee8 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d005      	beq.n	8000f3e <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	683a      	ldr	r2, [r7, #0]
 8000f36:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	687a      	ldr	r2, [r7, #4]
 8000f3c:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 8000f3e:	bf00      	nop
 8000f40:	371c      	adds	r7, #28
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	20000080 	.word	0x20000080

08000f50 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	60b9      	str	r1, [r7, #8]
 8000f5a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8000f60:	f001 fcb8 	bl	80028d4 <vPortEnterCritical>
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000f6a:	b25b      	sxtb	r3, r3
 8000f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f70:	d103      	bne.n	8000f7a <vQueueWaitForMessageRestricted+0x2a>
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	2200      	movs	r2, #0
 8000f76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000f80:	b25b      	sxtb	r3, r3
 8000f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f86:	d103      	bne.n	8000f90 <vQueueWaitForMessageRestricted+0x40>
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000f90:	f001 fcd2 	bl	8002938 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d106      	bne.n	8000faa <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	3324      	adds	r3, #36	@ 0x24
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	68b9      	ldr	r1, [r7, #8]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f000 fce1 	bl	800196c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8000faa:	6978      	ldr	r0, [r7, #20]
 8000fac:	f7ff feff 	bl	8000dae <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 8000fb0:	bf00      	nop
 8000fb2:	3718      	adds	r7, #24
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	@ 0x28
 8000fbc:	af04      	add	r7, sp, #16
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
 8000fc4:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	009b      	lsls	r3, r3, #2
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f001 fd66 	bl	8002a9c <pvPortMalloc>
 8000fd0:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d013      	beq.n	8001000 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8000fd8:	2058      	movs	r0, #88	@ 0x58
 8000fda:	f001 fd5f 	bl	8002a9c <pvPortMalloc>
 8000fde:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d008      	beq.n	8000ff8 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8000fe6:	2258      	movs	r2, #88	@ 0x58
 8000fe8:	2100      	movs	r1, #0
 8000fea:	6978      	ldr	r0, [r7, #20]
 8000fec:	f004 f9c4 	bl	8005378 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ff6:	e005      	b.n	8001004 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8000ff8:	6938      	ldr	r0, [r7, #16]
 8000ffa:	f001 fe81 	bl	8002d00 <vPortFree>
 8000ffe:	e001      	b.n	8001004 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d00d      	beq.n	8001026 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800100a:	2300      	movs	r3, #0
 800100c:	9303      	str	r3, [sp, #12]
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	9302      	str	r3, [sp, #8]
 8001012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001014:	9301      	str	r3, [sp, #4]
 8001016:	6a3b      	ldr	r3, [r7, #32]
 8001018:	9300      	str	r3, [sp, #0]
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	68b9      	ldr	r1, [r7, #8]
 8001020:	68f8      	ldr	r0, [r7, #12]
 8001022:	f000 f828 	bl	8001076 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8001026:	697b      	ldr	r3, [r7, #20]
    }
 8001028:	4618      	mov	r0, r3
 800102a:	3718      	adds	r7, #24
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af02      	add	r7, sp, #8
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
 800103c:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800103e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001040:	9301      	str	r3, [sp, #4]
 8001042:	6a3b      	ldr	r3, [r7, #32]
 8001044:	9300      	str	r3, [sp, #0]
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	687a      	ldr	r2, [r7, #4]
 800104a:	68b9      	ldr	r1, [r7, #8]
 800104c:	68f8      	ldr	r0, [r7, #12]
 800104e:	f7ff ffb3 	bl	8000fb8 <prvCreateTask>
 8001052:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d005      	beq.n	8001066 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 800105a:	6938      	ldr	r0, [r7, #16]
 800105c:	f000 f89c 	bl	8001198 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001060:	2301      	movs	r3, #1
 8001062:	617b      	str	r3, [r7, #20]
 8001064:	e002      	b.n	800106c <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001066:	f04f 33ff 	mov.w	r3, #4294967295
 800106a:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 800106c:	697b      	ldr	r3, [r7, #20]
    }
 800106e:	4618      	mov	r0, r3
 8001070:	3718      	adds	r7, #24
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001076:	b580      	push	{r7, lr}
 8001078:	b088      	sub	sp, #32
 800107a:	af00      	add	r7, sp, #0
 800107c:	60f8      	str	r0, [r7, #12]
 800107e:	60b9      	str	r1, [r7, #8]
 8001080:	607a      	str	r2, [r7, #4]
 8001082:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8001084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001086:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	461a      	mov	r2, r3
 800108e:	21a5      	movs	r1, #165	@ 0xa5
 8001090:	f004 f972 	bl	8005378 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8001094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001096:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800109e:	3b01      	subs	r3, #1
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	4413      	add	r3, r2
 80010a4:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	f023 0307 	bic.w	r3, r3, #7
 80010ac:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80010ae:	69bb      	ldr	r3, [r7, #24]
 80010b0:	f003 0307 	and.w	r3, r3, #7
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d00b      	beq.n	80010d0 <prvInitialiseNewTask+0x5a>
    __asm volatile
 80010b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010bc:	f383 8811 	msr	BASEPRI, r3
 80010c0:	f3bf 8f6f 	isb	sy
 80010c4:	f3bf 8f4f 	dsb	sy
 80010c8:	617b      	str	r3, [r7, #20]
}
 80010ca:	bf00      	nop
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d01e      	beq.n	8001114 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80010d6:	2300      	movs	r3, #0
 80010d8:	61fb      	str	r3, [r7, #28]
 80010da:	e012      	b.n	8001102 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80010dc:	68ba      	ldr	r2, [r7, #8]
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	4413      	add	r3, r2
 80010e2:	7819      	ldrb	r1, [r3, #0]
 80010e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	4413      	add	r3, r2
 80010ea:	3334      	adds	r3, #52	@ 0x34
 80010ec:	460a      	mov	r2, r1
 80010ee:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80010f0:	68ba      	ldr	r2, [r7, #8]
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	4413      	add	r3, r2
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d006      	beq.n	800110a <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	3301      	adds	r3, #1
 8001100:	61fb      	str	r3, [r7, #28]
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	2b09      	cmp	r3, #9
 8001106:	d9e9      	bls.n	80010dc <prvInitialiseNewTask+0x66>
 8001108:	e000      	b.n	800110c <prvInitialiseNewTask+0x96>
            {
                break;
 800110a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800110c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800110e:	2200      	movs	r2, #0
 8001110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8001114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001116:	2b04      	cmp	r3, #4
 8001118:	d90b      	bls.n	8001132 <prvInitialiseNewTask+0xbc>
    __asm volatile
 800111a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800111e:	f383 8811 	msr	BASEPRI, r3
 8001122:	f3bf 8f6f 	isb	sy
 8001126:	f3bf 8f4f 	dsb	sy
 800112a:	613b      	str	r3, [r7, #16]
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	e7fd      	b.n	800112e <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001134:	2b04      	cmp	r3, #4
 8001136:	d901      	bls.n	800113c <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001138:	2304      	movs	r3, #4
 800113a:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800113c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800113e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001140:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8001142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001144:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001146:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800114a:	3304      	adds	r3, #4
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fa27 	bl	80005a0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001154:	3318      	adds	r3, #24
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff fa22 	bl	80005a0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800115c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800115e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001160:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8001162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001164:	f1c3 0205 	rsb	r2, r3, #5
 8001168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800116a:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800116c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800116e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001170:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001172:	683a      	ldr	r2, [r7, #0]
 8001174:	68f9      	ldr	r1, [r7, #12]
 8001176:	69b8      	ldr	r0, [r7, #24]
 8001178:	f001 fa2e 	bl	80025d8 <pxPortInitialiseStack>
 800117c:	4602      	mov	r2, r0
 800117e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001180:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8001182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001184:	2b00      	cmp	r3, #0
 8001186:	d002      	beq.n	800118e <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800118a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800118c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800118e:	bf00      	nop
 8001190:	3720      	adds	r7, #32
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80011a0:	f001 fb98 	bl	80028d4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80011a4:	4b41      	ldr	r3, [pc, #260]	@ (80012ac <prvAddNewTaskToReadyList+0x114>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	3301      	adds	r3, #1
 80011aa:	4a40      	ldr	r2, [pc, #256]	@ (80012ac <prvAddNewTaskToReadyList+0x114>)
 80011ac:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80011ae:	4b40      	ldr	r3, [pc, #256]	@ (80012b0 <prvAddNewTaskToReadyList+0x118>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d109      	bne.n	80011ca <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80011b6:	4a3e      	ldr	r2, [pc, #248]	@ (80012b0 <prvAddNewTaskToReadyList+0x118>)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80011bc:	4b3b      	ldr	r3, [pc, #236]	@ (80012ac <prvAddNewTaskToReadyList+0x114>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d110      	bne.n	80011e6 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 80011c4:	f000 fd94 	bl	8001cf0 <prvInitialiseTaskLists>
 80011c8:	e00d      	b.n	80011e6 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 80011ca:	4b3a      	ldr	r3, [pc, #232]	@ (80012b4 <prvAddNewTaskToReadyList+0x11c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d109      	bne.n	80011e6 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80011d2:	4b37      	ldr	r3, [pc, #220]	@ (80012b0 <prvAddNewTaskToReadyList+0x118>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011dc:	429a      	cmp	r2, r3
 80011de:	d802      	bhi.n	80011e6 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 80011e0:	4a33      	ldr	r2, [pc, #204]	@ (80012b0 <prvAddNewTaskToReadyList+0x118>)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 80011e6:	4b34      	ldr	r3, [pc, #208]	@ (80012b8 <prvAddNewTaskToReadyList+0x120>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	3301      	adds	r3, #1
 80011ec:	4a32      	ldr	r2, [pc, #200]	@ (80012b8 <prvAddNewTaskToReadyList+0x120>)
 80011ee:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80011f0:	4b31      	ldr	r3, [pc, #196]	@ (80012b8 <prvAddNewTaskToReadyList+0x120>)
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011fc:	2201      	movs	r2, #1
 80011fe:	409a      	lsls	r2, r3
 8001200:	4b2e      	ldr	r3, [pc, #184]	@ (80012bc <prvAddNewTaskToReadyList+0x124>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4313      	orrs	r3, r2
 8001206:	4a2d      	ldr	r2, [pc, #180]	@ (80012bc <prvAddNewTaskToReadyList+0x124>)
 8001208:	6013      	str	r3, [r2, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800120e:	492c      	ldr	r1, [pc, #176]	@ (80012c0 <prvAddNewTaskToReadyList+0x128>)
 8001210:	4613      	mov	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	440b      	add	r3, r1
 800121a:	3304      	adds	r3, #4
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	68fa      	ldr	r2, [r7, #12]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	689a      	ldr	r2, [r3, #8]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	60da      	str	r2, [r3, #12]
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	3204      	adds	r2, #4
 8001236:	605a      	str	r2, [r3, #4]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	1d1a      	adds	r2, r3, #4
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001244:	4613      	mov	r3, r2
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	4413      	add	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	4a1c      	ldr	r2, [pc, #112]	@ (80012c0 <prvAddNewTaskToReadyList+0x128>)
 800124e:	441a      	add	r2, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	615a      	str	r2, [r3, #20]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001258:	4919      	ldr	r1, [pc, #100]	@ (80012c0 <prvAddNewTaskToReadyList+0x128>)
 800125a:	4613      	mov	r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	4413      	add	r3, r2
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	440b      	add	r3, r1
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800126a:	1c59      	adds	r1, r3, #1
 800126c:	4814      	ldr	r0, [pc, #80]	@ (80012c0 <prvAddNewTaskToReadyList+0x128>)
 800126e:	4613      	mov	r3, r2
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	4413      	add	r3, r2
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	4403      	add	r3, r0
 8001278:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800127a:	f001 fb5d 	bl	8002938 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800127e:	4b0d      	ldr	r3, [pc, #52]	@ (80012b4 <prvAddNewTaskToReadyList+0x11c>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d00e      	beq.n	80012a4 <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8001286:	4b0a      	ldr	r3, [pc, #40]	@ (80012b0 <prvAddNewTaskToReadyList+0x118>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001290:	429a      	cmp	r2, r3
 8001292:	d207      	bcs.n	80012a4 <prvAddNewTaskToReadyList+0x10c>
 8001294:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <prvAddNewTaskToReadyList+0x12c>)
 8001296:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	f3bf 8f4f 	dsb	sy
 80012a0:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80012a4:	bf00      	nop
 80012a6:	3710      	adds	r7, #16
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20000198 	.word	0x20000198
 80012b0:	200000c0 	.word	0x200000c0
 80012b4:	200001a4 	.word	0x200001a4
 80012b8:	200001b4 	.word	0x200001b4
 80012bc:	200001a0 	.word	0x200001a0
 80012c0:	200000c4 	.word	0x200000c4
 80012c4:	e000ed04 	.word	0xe000ed04

080012c8 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08a      	sub	sp, #40	@ 0x28
 80012cc:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 80012ce:	2301      	movs	r3, #1
 80012d0:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
 80012da:	e011      	b.n	8001300 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 80012dc:	4a1c      	ldr	r2, [pc, #112]	@ (8001350 <prvCreateIdleTasks+0x88>)
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	4413      	add	r3, r2
 80012e2:	7819      	ldrb	r1, [r3, #0]
 80012e4:	1d3a      	adds	r2, r7, #4
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	4413      	add	r3, r2
 80012ea:	460a      	mov	r2, r1
 80012ec:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 80012ee:	1d3a      	adds	r2, r7, #4
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	4413      	add	r3, r2
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d006      	beq.n	8001308 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	3301      	adds	r3, #1
 80012fe:	617b      	str	r3, [r7, #20]
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	2b09      	cmp	r3, #9
 8001304:	ddea      	ble.n	80012dc <prvCreateIdleTasks+0x14>
 8001306:	e000      	b.n	800130a <prvCreateIdleTasks+0x42>
        {
            break;
 8001308:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800130a:	2300      	movs	r3, #0
 800130c:	61bb      	str	r3, [r7, #24]
 800130e:	e015      	b.n	800133c <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8001310:	4b10      	ldr	r3, [pc, #64]	@ (8001354 <prvCreateIdleTasks+0x8c>)
 8001312:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	4a0f      	ldr	r2, [pc, #60]	@ (8001358 <prvCreateIdleTasks+0x90>)
 800131a:	4413      	add	r3, r2
 800131c:	1d39      	adds	r1, r7, #4
 800131e:	9301      	str	r3, [sp, #4]
 8001320:	2300      	movs	r3, #0
 8001322:	9300      	str	r3, [sp, #0]
 8001324:	2300      	movs	r3, #0
 8001326:	2282      	movs	r2, #130	@ 0x82
 8001328:	6938      	ldr	r0, [r7, #16]
 800132a:	f7ff fe81 	bl	8001030 <xTaskCreate>
 800132e:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d006      	beq.n	8001344 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	3301      	adds	r3, #1
 800133a:	61bb      	str	r3, [r7, #24]
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	2b00      	cmp	r3, #0
 8001340:	dde6      	ble.n	8001310 <prvCreateIdleTasks+0x48>
 8001342:	e000      	b.n	8001346 <prvCreateIdleTasks+0x7e>
        {
            break;
 8001344:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8001346:	69fb      	ldr	r3, [r7, #28]
}
 8001348:	4618      	mov	r0, r3
 800134a:	3720      	adds	r7, #32
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	08005c90 	.word	0x08005c90
 8001354:	08001cc1 	.word	0x08001cc1
 8001358:	200001bc 	.word	0x200001bc

0800135c <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8001362:	f7ff ffb1 	bl	80012c8 <prvCreateIdleTasks>
 8001366:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d102      	bne.n	8001374 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 800136e:	f000 fea1 	bl	80020b4 <xTimerCreateTimerTask>
 8001372:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2b01      	cmp	r3, #1
 8001378:	d116      	bne.n	80013a8 <vTaskStartScheduler+0x4c>
    __asm volatile
 800137a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800137e:	f383 8811 	msr	BASEPRI, r3
 8001382:	f3bf 8f6f 	isb	sy
 8001386:	f3bf 8f4f 	dsb	sy
 800138a:	60bb      	str	r3, [r7, #8]
}
 800138c:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800138e:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <vTaskStartScheduler+0x78>)
 8001390:	f04f 32ff 	mov.w	r2, #4294967295
 8001394:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8001396:	4b10      	ldr	r3, [pc, #64]	@ (80013d8 <vTaskStartScheduler+0x7c>)
 8001398:	2201      	movs	r2, #1
 800139a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800139c:	4b0f      	ldr	r3, [pc, #60]	@ (80013dc <vTaskStartScheduler+0x80>)
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 80013a2:	f001 f9a7 	bl	80026f4 <xPortStartScheduler>
 80013a6:	e00f      	b.n	80013c8 <vTaskStartScheduler+0x6c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013ae:	d10b      	bne.n	80013c8 <vTaskStartScheduler+0x6c>
    __asm volatile
 80013b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80013b4:	f383 8811 	msr	BASEPRI, r3
 80013b8:	f3bf 8f6f 	isb	sy
 80013bc:	f3bf 8f4f 	dsb	sy
 80013c0:	607b      	str	r3, [r7, #4]
}
 80013c2:	bf00      	nop
 80013c4:	bf00      	nop
 80013c6:	e7fd      	b.n	80013c4 <vTaskStartScheduler+0x68>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80013c8:	4b05      	ldr	r3, [pc, #20]	@ (80013e0 <vTaskStartScheduler+0x84>)
 80013ca:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 80013cc:	bf00      	nop
 80013ce:	3710      	adds	r7, #16
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	200001b8 	.word	0x200001b8
 80013d8:	200001a4 	.word	0x200001a4
 80013dc:	2000019c 	.word	0x2000019c
 80013e0:	20000000 	.word	0x20000000

080013e4 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80013e8:	4b04      	ldr	r3, [pc, #16]	@ (80013fc <vTaskSuspendAll+0x18>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	3301      	adds	r3, #1
 80013ee:	4a03      	ldr	r2, [pc, #12]	@ (80013fc <vTaskSuspendAll+0x18>)
 80013f0:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 80013f2:	bf00      	nop
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	200001c0 	.word	0x200001c0

08001400 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b088      	sub	sp, #32
 8001404:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001406:	2300      	movs	r3, #0
 8001408:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800140a:	2300      	movs	r3, #0
 800140c:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800140e:	f001 fa61 	bl	80028d4 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8001412:	2300      	movs	r3, #0
 8001414:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8001416:	4b75      	ldr	r3, [pc, #468]	@ (80015ec <xTaskResumeAll+0x1ec>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d10b      	bne.n	8001436 <xTaskResumeAll+0x36>
    __asm volatile
 800141e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001422:	f383 8811 	msr	BASEPRI, r3
 8001426:	f3bf 8f6f 	isb	sy
 800142a:	f3bf 8f4f 	dsb	sy
 800142e:	603b      	str	r3, [r7, #0]
}
 8001430:	bf00      	nop
 8001432:	bf00      	nop
 8001434:	e7fd      	b.n	8001432 <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8001436:	4b6d      	ldr	r3, [pc, #436]	@ (80015ec <xTaskResumeAll+0x1ec>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	3b01      	subs	r3, #1
 800143c:	4a6b      	ldr	r2, [pc, #428]	@ (80015ec <xTaskResumeAll+0x1ec>)
 800143e:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001440:	4b6a      	ldr	r3, [pc, #424]	@ (80015ec <xTaskResumeAll+0x1ec>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2b00      	cmp	r3, #0
 8001446:	f040 80ca 	bne.w	80015de <xTaskResumeAll+0x1de>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800144a:	4b69      	ldr	r3, [pc, #420]	@ (80015f0 <xTaskResumeAll+0x1f0>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	f000 80c5 	beq.w	80015de <xTaskResumeAll+0x1de>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001454:	e08e      	b.n	8001574 <xTaskResumeAll+0x174>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001456:	4b67      	ldr	r3, [pc, #412]	@ (80015f4 <xTaskResumeAll+0x1f4>)
 8001458:	68db      	ldr	r3, [r3, #12]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	69db      	ldr	r3, [r3, #28]
 8001468:	69fa      	ldr	r2, [r7, #28]
 800146a:	6a12      	ldr	r2, [r2, #32]
 800146c:	609a      	str	r2, [r3, #8]
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	6a1b      	ldr	r3, [r3, #32]
 8001472:	69fa      	ldr	r2, [r7, #28]
 8001474:	69d2      	ldr	r2, [r2, #28]
 8001476:	605a      	str	r2, [r3, #4]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	685a      	ldr	r2, [r3, #4]
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	3318      	adds	r3, #24
 8001480:	429a      	cmp	r2, r3
 8001482:	d103      	bne.n	800148c <xTaskResumeAll+0x8c>
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	6a1a      	ldr	r2, [r3, #32]
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	605a      	str	r2, [r3, #4]
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	2200      	movs	r2, #0
 8001490:	629a      	str	r2, [r3, #40]	@ 0x28
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	1e5a      	subs	r2, r3, #1
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	695b      	ldr	r3, [r3, #20]
 80014a0:	60bb      	str	r3, [r7, #8]
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	69fa      	ldr	r2, [r7, #28]
 80014a8:	68d2      	ldr	r2, [r2, #12]
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	69fa      	ldr	r2, [r7, #28]
 80014b2:	6892      	ldr	r2, [r2, #8]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	685a      	ldr	r2, [r3, #4]
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3304      	adds	r3, #4
 80014be:	429a      	cmp	r2, r3
 80014c0:	d103      	bne.n	80014ca <xTaskResumeAll+0xca>
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	68da      	ldr	r2, [r3, #12]
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	2200      	movs	r2, #0
 80014ce:	615a      	str	r2, [r3, #20]
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	1e5a      	subs	r2, r3, #1
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014de:	2201      	movs	r2, #1
 80014e0:	409a      	lsls	r2, r3
 80014e2:	4b45      	ldr	r3, [pc, #276]	@ (80015f8 <xTaskResumeAll+0x1f8>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	4a43      	ldr	r2, [pc, #268]	@ (80015f8 <xTaskResumeAll+0x1f8>)
 80014ea:	6013      	str	r3, [r2, #0]
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014f0:	4942      	ldr	r1, [pc, #264]	@ (80015fc <xTaskResumeAll+0x1fc>)
 80014f2:	4613      	mov	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	4413      	add	r3, r2
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	440b      	add	r3, r1
 80014fc:	3304      	adds	r3, #4
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	607b      	str	r3, [r7, #4]
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	609a      	str	r2, [r3, #8]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689a      	ldr	r2, [r3, #8]
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	60da      	str	r2, [r3, #12]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	69fa      	ldr	r2, [r7, #28]
 8001516:	3204      	adds	r2, #4
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	1d1a      	adds	r2, r3, #4
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	609a      	str	r2, [r3, #8]
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001526:	4613      	mov	r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4413      	add	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4a33      	ldr	r2, [pc, #204]	@ (80015fc <xTaskResumeAll+0x1fc>)
 8001530:	441a      	add	r2, r3
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	615a      	str	r2, [r3, #20]
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800153a:	4930      	ldr	r1, [pc, #192]	@ (80015fc <xTaskResumeAll+0x1fc>)
 800153c:	4613      	mov	r3, r2
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	4413      	add	r3, r2
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	440b      	add	r3, r1
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	69fa      	ldr	r2, [r7, #28]
 800154a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800154c:	1c59      	adds	r1, r3, #1
 800154e:	482b      	ldr	r0, [pc, #172]	@ (80015fc <xTaskResumeAll+0x1fc>)
 8001550:	4613      	mov	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	4413      	add	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4403      	add	r3, r0
 800155a:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001560:	4b27      	ldr	r3, [pc, #156]	@ (8001600 <xTaskResumeAll+0x200>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001566:	429a      	cmp	r2, r3
 8001568:	d904      	bls.n	8001574 <xTaskResumeAll+0x174>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800156a:	4a26      	ldr	r2, [pc, #152]	@ (8001604 <xTaskResumeAll+0x204>)
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	2101      	movs	r1, #1
 8001570:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001574:	4b1f      	ldr	r3, [pc, #124]	@ (80015f4 <xTaskResumeAll+0x1f4>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	f47f af6c 	bne.w	8001456 <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <xTaskResumeAll+0x188>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8001584:	f000 fc32 	bl	8001dec <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001588:	4b1f      	ldr	r3, [pc, #124]	@ (8001608 <xTaskResumeAll+0x208>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d012      	beq.n	80015ba <xTaskResumeAll+0x1ba>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8001594:	f000 f84c 	bl	8001630 <xTaskIncrementTick>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d004      	beq.n	80015a8 <xTaskResumeAll+0x1a8>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 800159e:	4a19      	ldr	r2, [pc, #100]	@ (8001604 <xTaskResumeAll+0x204>)
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	2101      	movs	r1, #1
 80015a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	3b01      	subs	r3, #1
 80015ac:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1ef      	bne.n	8001594 <xTaskResumeAll+0x194>

                            xPendedTicks = 0;
 80015b4:	4b14      	ldr	r3, [pc, #80]	@ (8001608 <xTaskResumeAll+0x208>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80015ba:	4a12      	ldr	r2, [pc, #72]	@ (8001604 <xTaskResumeAll+0x204>)
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d00b      	beq.n	80015de <xTaskResumeAll+0x1de>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80015c6:	2301      	movs	r3, #1
 80015c8:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80015ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001600 <xTaskResumeAll+0x200>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4b0f      	ldr	r3, [pc, #60]	@ (800160c <xTaskResumeAll+0x20c>)
 80015d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	f3bf 8f4f 	dsb	sy
 80015da:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80015de:	f001 f9ab 	bl	8002938 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 80015e2:	69bb      	ldr	r3, [r7, #24]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3720      	adds	r7, #32
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	200001c0 	.word	0x200001c0
 80015f0:	20000198 	.word	0x20000198
 80015f4:	20000158 	.word	0x20000158
 80015f8:	200001a0 	.word	0x200001a0
 80015fc:	200000c4 	.word	0x200000c4
 8001600:	200000c0 	.word	0x200000c0
 8001604:	200001ac 	.word	0x200001ac
 8001608:	200001a8 	.word	0x200001a8
 800160c:	e000ed04 	.word	0xe000ed04

08001610 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8001616:	4b05      	ldr	r3, [pc, #20]	@ (800162c <xTaskGetTickCount+0x1c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 800161c:	687b      	ldr	r3, [r7, #4]
}
 800161e:	4618      	mov	r0, r3
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	2000019c 	.word	0x2000019c

08001630 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b08a      	sub	sp, #40	@ 0x28
 8001634:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001636:	2300      	movs	r3, #0
 8001638:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800163a:	4b7f      	ldr	r3, [pc, #508]	@ (8001838 <xTaskIncrementTick+0x208>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b00      	cmp	r3, #0
 8001640:	f040 80ef 	bne.w	8001822 <xTaskIncrementTick+0x1f2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001644:	4b7d      	ldr	r3, [pc, #500]	@ (800183c <xTaskIncrementTick+0x20c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	3301      	adds	r3, #1
 800164a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800164c:	4a7b      	ldr	r2, [pc, #492]	@ (800183c <xTaskIncrementTick+0x20c>)
 800164e:	6a3b      	ldr	r3, [r7, #32]
 8001650:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8001652:	6a3b      	ldr	r3, [r7, #32]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d121      	bne.n	800169c <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8001658:	4b79      	ldr	r3, [pc, #484]	@ (8001840 <xTaskIncrementTick+0x210>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d00b      	beq.n	800167a <xTaskIncrementTick+0x4a>
    __asm volatile
 8001662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001666:	f383 8811 	msr	BASEPRI, r3
 800166a:	f3bf 8f6f 	isb	sy
 800166e:	f3bf 8f4f 	dsb	sy
 8001672:	607b      	str	r3, [r7, #4]
}
 8001674:	bf00      	nop
 8001676:	bf00      	nop
 8001678:	e7fd      	b.n	8001676 <xTaskIncrementTick+0x46>
 800167a:	4b71      	ldr	r3, [pc, #452]	@ (8001840 <xTaskIncrementTick+0x210>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	61fb      	str	r3, [r7, #28]
 8001680:	4b70      	ldr	r3, [pc, #448]	@ (8001844 <xTaskIncrementTick+0x214>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a6e      	ldr	r2, [pc, #440]	@ (8001840 <xTaskIncrementTick+0x210>)
 8001686:	6013      	str	r3, [r2, #0]
 8001688:	4a6e      	ldr	r2, [pc, #440]	@ (8001844 <xTaskIncrementTick+0x214>)
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	4b6e      	ldr	r3, [pc, #440]	@ (8001848 <xTaskIncrementTick+0x218>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	3301      	adds	r3, #1
 8001694:	4a6c      	ldr	r2, [pc, #432]	@ (8001848 <xTaskIncrementTick+0x218>)
 8001696:	6013      	str	r3, [r2, #0]
 8001698:	f000 fba8 	bl	8001dec <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800169c:	4b6b      	ldr	r3, [pc, #428]	@ (800184c <xTaskIncrementTick+0x21c>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	6a3a      	ldr	r2, [r7, #32]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	f0c0 80a8 	bcc.w	80017f8 <xTaskIncrementTick+0x1c8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80016a8:	4b65      	ldr	r3, [pc, #404]	@ (8001840 <xTaskIncrementTick+0x210>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d104      	bne.n	80016bc <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 80016b2:	4b66      	ldr	r3, [pc, #408]	@ (800184c <xTaskIncrementTick+0x21c>)
 80016b4:	f04f 32ff 	mov.w	r2, #4294967295
 80016b8:	601a      	str	r2, [r3, #0]
                    break;
 80016ba:	e09d      	b.n	80017f8 <xTaskIncrementTick+0x1c8>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80016bc:	4b60      	ldr	r3, [pc, #384]	@ (8001840 <xTaskIncrementTick+0x210>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	68db      	ldr	r3, [r3, #12]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80016cc:	6a3a      	ldr	r2, [r7, #32]
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d203      	bcs.n	80016dc <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80016d4:	4a5d      	ldr	r2, [pc, #372]	@ (800184c <xTaskIncrementTick+0x21c>)
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	6013      	str	r3, [r2, #0]
                        break;
 80016da:	e08d      	b.n	80017f8 <xTaskIncrementTick+0x1c8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	695b      	ldr	r3, [r3, #20]
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	69ba      	ldr	r2, [r7, #24]
 80016e8:	68d2      	ldr	r2, [r2, #12]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	6892      	ldr	r2, [r2, #8]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	685a      	ldr	r2, [r3, #4]
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	3304      	adds	r3, #4
 80016fe:	429a      	cmp	r2, r3
 8001700:	d103      	bne.n	800170a <xTaskIncrementTick+0xda>
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	68da      	ldr	r2, [r3, #12]
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	69bb      	ldr	r3, [r7, #24]
 800170c:	2200      	movs	r2, #0
 800170e:	615a      	str	r2, [r3, #20]
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	1e5a      	subs	r2, r3, #1
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800171e:	2b00      	cmp	r3, #0
 8001720:	d01e      	beq.n	8001760 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	69ba      	ldr	r2, [r7, #24]
 800172e:	6a12      	ldr	r2, [r2, #32]
 8001730:	609a      	str	r2, [r3, #8]
 8001732:	69bb      	ldr	r3, [r7, #24]
 8001734:	6a1b      	ldr	r3, [r3, #32]
 8001736:	69ba      	ldr	r2, [r7, #24]
 8001738:	69d2      	ldr	r2, [r2, #28]
 800173a:	605a      	str	r2, [r3, #4]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	685a      	ldr	r2, [r3, #4]
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	3318      	adds	r3, #24
 8001744:	429a      	cmp	r2, r3
 8001746:	d103      	bne.n	8001750 <xTaskIncrementTick+0x120>
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	6a1a      	ldr	r2, [r3, #32]
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	605a      	str	r2, [r3, #4]
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	2200      	movs	r2, #0
 8001754:	629a      	str	r2, [r3, #40]	@ 0x28
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	1e5a      	subs	r2, r3, #1
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001760:	69bb      	ldr	r3, [r7, #24]
 8001762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001764:	2201      	movs	r2, #1
 8001766:	409a      	lsls	r2, r3
 8001768:	4b39      	ldr	r3, [pc, #228]	@ (8001850 <xTaskIncrementTick+0x220>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4313      	orrs	r3, r2
 800176e:	4a38      	ldr	r2, [pc, #224]	@ (8001850 <xTaskIncrementTick+0x220>)
 8001770:	6013      	str	r3, [r2, #0]
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001776:	4937      	ldr	r1, [pc, #220]	@ (8001854 <xTaskIncrementTick+0x224>)
 8001778:	4613      	mov	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	440b      	add	r3, r1
 8001782:	3304      	adds	r3, #4
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	60bb      	str	r3, [r7, #8]
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	68ba      	ldr	r2, [r7, #8]
 800178c:	609a      	str	r2, [r3, #8]
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	689a      	ldr	r2, [r3, #8]
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	60da      	str	r2, [r3, #12]
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	3204      	adds	r2, #4
 800179e:	605a      	str	r2, [r3, #4]
 80017a0:	69bb      	ldr	r3, [r7, #24]
 80017a2:	1d1a      	adds	r2, r3, #4
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017ac:	4613      	mov	r3, r2
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	4413      	add	r3, r2
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	4a27      	ldr	r2, [pc, #156]	@ (8001854 <xTaskIncrementTick+0x224>)
 80017b6:	441a      	add	r2, r3
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	615a      	str	r2, [r3, #20]
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017c0:	4924      	ldr	r1, [pc, #144]	@ (8001854 <xTaskIncrementTick+0x224>)
 80017c2:	4613      	mov	r3, r2
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	4413      	add	r3, r2
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	440b      	add	r3, r1
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	69ba      	ldr	r2, [r7, #24]
 80017d0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80017d2:	1c59      	adds	r1, r3, #1
 80017d4:	481f      	ldr	r0, [pc, #124]	@ (8001854 <xTaskIncrementTick+0x224>)
 80017d6:	4613      	mov	r3, r2
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	4413      	add	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	4403      	add	r3, r0
 80017e0:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001858 <xTaskIncrementTick+0x228>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ec:	429a      	cmp	r2, r3
 80017ee:	f67f af5b 	bls.w	80016a8 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 80017f2:	2301      	movs	r3, #1
 80017f4:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80017f6:	e757      	b.n	80016a8 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 80017f8:	4b17      	ldr	r3, [pc, #92]	@ (8001858 <xTaskIncrementTick+0x228>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017fe:	4915      	ldr	r1, [pc, #84]	@ (8001854 <xTaskIncrementTick+0x224>)
 8001800:	4613      	mov	r3, r2
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	4413      	add	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	440b      	add	r3, r1
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2b01      	cmp	r3, #1
 800180e:	d901      	bls.n	8001814 <xTaskIncrementTick+0x1e4>
                {
                    xSwitchRequired = pdTRUE;
 8001810:	2301      	movs	r3, #1
 8001812:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8001814:	4b11      	ldr	r3, [pc, #68]	@ (800185c <xTaskIncrementTick+0x22c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d007      	beq.n	800182c <xTaskIncrementTick+0x1fc>
                {
                    xSwitchRequired = pdTRUE;
 800181c:	2301      	movs	r3, #1
 800181e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001820:	e004      	b.n	800182c <xTaskIncrementTick+0x1fc>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8001822:	4b0f      	ldr	r3, [pc, #60]	@ (8001860 <xTaskIncrementTick+0x230>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	3301      	adds	r3, #1
 8001828:	4a0d      	ldr	r2, [pc, #52]	@ (8001860 <xTaskIncrementTick+0x230>)
 800182a:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 800182c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800182e:	4618      	mov	r0, r3
 8001830:	3728      	adds	r7, #40	@ 0x28
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	200001c0 	.word	0x200001c0
 800183c:	2000019c 	.word	0x2000019c
 8001840:	20000150 	.word	0x20000150
 8001844:	20000154 	.word	0x20000154
 8001848:	200001b0 	.word	0x200001b0
 800184c:	200001b8 	.word	0x200001b8
 8001850:	200001a0 	.word	0x200001a0
 8001854:	200000c4 	.word	0x200000c4
 8001858:	200000c0 	.word	0x200000c0
 800185c:	200001ac 	.word	0x200001ac
 8001860:	200001a8 	.word	0x200001a8

08001864 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8001864:	b480      	push	{r7}
 8001866:	b087      	sub	sp, #28
 8001868:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800186a:	4b28      	ldr	r3, [pc, #160]	@ (800190c <vTaskSwitchContext+0xa8>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d003      	beq.n	800187a <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8001872:	4b27      	ldr	r3, [pc, #156]	@ (8001910 <vTaskSwitchContext+0xac>)
 8001874:	2201      	movs	r2, #1
 8001876:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8001878:	e041      	b.n	80018fe <vTaskSwitchContext+0x9a>
            xYieldPendings[ 0 ] = pdFALSE;
 800187a:	4b25      	ldr	r3, [pc, #148]	@ (8001910 <vTaskSwitchContext+0xac>)
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8001880:	4b24      	ldr	r3, [pc, #144]	@ (8001914 <vTaskSwitchContext+0xb0>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	fab3 f383 	clz	r3, r3
 800188c:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 800188e:	7afb      	ldrb	r3, [r7, #11]
 8001890:	f1c3 031f 	rsb	r3, r3, #31
 8001894:	617b      	str	r3, [r7, #20]
 8001896:	4920      	ldr	r1, [pc, #128]	@ (8001918 <vTaskSwitchContext+0xb4>)
 8001898:	697a      	ldr	r2, [r7, #20]
 800189a:	4613      	mov	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4413      	add	r3, r2
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	440b      	add	r3, r1
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d10b      	bne.n	80018c2 <vTaskSwitchContext+0x5e>
    __asm volatile
 80018aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018ae:	f383 8811 	msr	BASEPRI, r3
 80018b2:	f3bf 8f6f 	isb	sy
 80018b6:	f3bf 8f4f 	dsb	sy
 80018ba:	607b      	str	r3, [r7, #4]
}
 80018bc:	bf00      	nop
 80018be:	bf00      	nop
 80018c0:	e7fd      	b.n	80018be <vTaskSwitchContext+0x5a>
 80018c2:	697a      	ldr	r2, [r7, #20]
 80018c4:	4613      	mov	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4413      	add	r3, r2
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	4a12      	ldr	r2, [pc, #72]	@ (8001918 <vTaskSwitchContext+0xb4>)
 80018ce:	4413      	add	r3, r2
 80018d0:	613b      	str	r3, [r7, #16]
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	685a      	ldr	r2, [r3, #4]
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	605a      	str	r2, [r3, #4]
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	685a      	ldr	r2, [r3, #4]
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	3308      	adds	r3, #8
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d103      	bne.n	80018f0 <vTaskSwitchContext+0x8c>
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	68da      	ldr	r2, [r3, #12]
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	4a09      	ldr	r2, [pc, #36]	@ (800191c <vTaskSwitchContext+0xb8>)
 80018f8:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 80018fa:	4b08      	ldr	r3, [pc, #32]	@ (800191c <vTaskSwitchContext+0xb8>)
 80018fc:	681b      	ldr	r3, [r3, #0]
    }
 80018fe:	bf00      	nop
 8001900:	371c      	adds	r7, #28
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	200001c0 	.word	0x200001c0
 8001910:	200001ac 	.word	0x200001ac
 8001914:	200001a0 	.word	0x200001a0
 8001918:	200000c4 	.word	0x200000c4
 800191c:	200000c0 	.word	0x200000c0

08001920 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d10b      	bne.n	8001948 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8001930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001934:	f383 8811 	msr	BASEPRI, r3
 8001938:	f3bf 8f6f 	isb	sy
 800193c:	f3bf 8f4f 	dsb	sy
 8001940:	60fb      	str	r3, [r7, #12]
}
 8001942:	bf00      	nop
 8001944:	bf00      	nop
 8001946:	e7fd      	b.n	8001944 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001948:	4b07      	ldr	r3, [pc, #28]	@ (8001968 <vTaskPlaceOnEventList+0x48>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	3318      	adds	r3, #24
 800194e:	4619      	mov	r1, r3
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7fe fe32 	bl	80005ba <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001956:	2101      	movs	r1, #1
 8001958:	6838      	ldr	r0, [r7, #0]
 800195a:	f000 fb29 	bl	8001fb0 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 800195e:	bf00      	nop
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	200000c0 	.word	0x200000c0

0800196c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800196c:	b580      	push	{r7, lr}
 800196e:	b086      	sub	sp, #24
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d10b      	bne.n	8001996 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 800197e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001982:	f383 8811 	msr	BASEPRI, r3
 8001986:	f3bf 8f6f 	isb	sy
 800198a:	f3bf 8f4f 	dsb	sy
 800198e:	613b      	str	r3, [r7, #16]
}
 8001990:	bf00      	nop
 8001992:	bf00      	nop
 8001994:	e7fd      	b.n	8001992 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	617b      	str	r3, [r7, #20]
 800199c:	4b15      	ldr	r3, [pc, #84]	@ (80019f4 <vTaskPlaceOnEventListRestricted+0x88>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	697a      	ldr	r2, [r7, #20]
 80019a2:	61da      	str	r2, [r3, #28]
 80019a4:	4b13      	ldr	r3, [pc, #76]	@ (80019f4 <vTaskPlaceOnEventListRestricted+0x88>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	6892      	ldr	r2, [r2, #8]
 80019ac:	621a      	str	r2, [r3, #32]
 80019ae:	4b11      	ldr	r3, [pc, #68]	@ (80019f4 <vTaskPlaceOnEventListRestricted+0x88>)
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	3218      	adds	r2, #24
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	4b0e      	ldr	r3, [pc, #56]	@ (80019f4 <vTaskPlaceOnEventListRestricted+0x88>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f103 0218 	add.w	r2, r3, #24
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	609a      	str	r2, [r3, #8]
 80019c6:	4b0b      	ldr	r3, [pc, #44]	@ (80019f4 <vTaskPlaceOnEventListRestricted+0x88>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	629a      	str	r2, [r3, #40]	@ 0x28
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	1c5a      	adds	r2, r3, #1
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d002      	beq.n	80019e4 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 80019de:	f04f 33ff 	mov.w	r3, #4294967295
 80019e2:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80019e4:	6879      	ldr	r1, [r7, #4]
 80019e6:	68b8      	ldr	r0, [r7, #8]
 80019e8:	f000 fae2 	bl	8001fb0 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 80019ec:	bf00      	nop
 80019ee:	3718      	adds	r7, #24
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	200000c0 	.word	0x200000c0

080019f8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80019f8:	b480      	push	{r7}
 80019fa:	b08b      	sub	sp, #44	@ 0x2c
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	68db      	ldr	r3, [r3, #12]
 8001a06:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8001a08:	6a3b      	ldr	r3, [r7, #32]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d10b      	bne.n	8001a26 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8001a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a12:	f383 8811 	msr	BASEPRI, r3
 8001a16:	f3bf 8f6f 	isb	sy
 8001a1a:	f3bf 8f4f 	dsb	sy
 8001a1e:	60fb      	str	r3, [r7, #12]
}
 8001a20:	bf00      	nop
 8001a22:	bf00      	nop
 8001a24:	e7fd      	b.n	8001a22 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8001a26:	6a3b      	ldr	r3, [r7, #32]
 8001a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2a:	61fb      	str	r3, [r7, #28]
 8001a2c:	6a3b      	ldr	r3, [r7, #32]
 8001a2e:	69db      	ldr	r3, [r3, #28]
 8001a30:	6a3a      	ldr	r2, [r7, #32]
 8001a32:	6a12      	ldr	r2, [r2, #32]
 8001a34:	609a      	str	r2, [r3, #8]
 8001a36:	6a3b      	ldr	r3, [r7, #32]
 8001a38:	6a1b      	ldr	r3, [r3, #32]
 8001a3a:	6a3a      	ldr	r2, [r7, #32]
 8001a3c:	69d2      	ldr	r2, [r2, #28]
 8001a3e:	605a      	str	r2, [r3, #4]
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	685a      	ldr	r2, [r3, #4]
 8001a44:	6a3b      	ldr	r3, [r7, #32]
 8001a46:	3318      	adds	r3, #24
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d103      	bne.n	8001a54 <xTaskRemoveFromEventList+0x5c>
 8001a4c:	6a3b      	ldr	r3, [r7, #32]
 8001a4e:	6a1a      	ldr	r2, [r3, #32]
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	605a      	str	r2, [r3, #4]
 8001a54:	6a3b      	ldr	r3, [r7, #32]
 8001a56:	2200      	movs	r2, #0
 8001a58:	629a      	str	r2, [r3, #40]	@ 0x28
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	1e5a      	subs	r2, r3, #1
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001a64:	4b4b      	ldr	r3, [pc, #300]	@ (8001b94 <xTaskRemoveFromEventList+0x19c>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d160      	bne.n	8001b2e <xTaskRemoveFromEventList+0x136>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8001a6c:	6a3b      	ldr	r3, [r7, #32]
 8001a6e:	695b      	ldr	r3, [r3, #20]
 8001a70:	617b      	str	r3, [r7, #20]
 8001a72:	6a3b      	ldr	r3, [r7, #32]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	6a3a      	ldr	r2, [r7, #32]
 8001a78:	68d2      	ldr	r2, [r2, #12]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	6a3b      	ldr	r3, [r7, #32]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	6a3a      	ldr	r2, [r7, #32]
 8001a82:	6892      	ldr	r2, [r2, #8]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	685a      	ldr	r2, [r3, #4]
 8001a8a:	6a3b      	ldr	r3, [r7, #32]
 8001a8c:	3304      	adds	r3, #4
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d103      	bne.n	8001a9a <xTaskRemoveFromEventList+0xa2>
 8001a92:	6a3b      	ldr	r3, [r7, #32]
 8001a94:	68da      	ldr	r2, [r3, #12]
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	605a      	str	r2, [r3, #4]
 8001a9a:	6a3b      	ldr	r3, [r7, #32]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	615a      	str	r2, [r3, #20]
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	1e5a      	subs	r2, r3, #1
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8001aaa:	6a3b      	ldr	r3, [r7, #32]
 8001aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aae:	2201      	movs	r2, #1
 8001ab0:	409a      	lsls	r2, r3
 8001ab2:	4b39      	ldr	r3, [pc, #228]	@ (8001b98 <xTaskRemoveFromEventList+0x1a0>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	4a37      	ldr	r2, [pc, #220]	@ (8001b98 <xTaskRemoveFromEventList+0x1a0>)
 8001aba:	6013      	str	r3, [r2, #0]
 8001abc:	6a3b      	ldr	r3, [r7, #32]
 8001abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ac0:	4936      	ldr	r1, [pc, #216]	@ (8001b9c <xTaskRemoveFromEventList+0x1a4>)
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4413      	add	r3, r2
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	440b      	add	r3, r1
 8001acc:	3304      	adds	r3, #4
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	613b      	str	r3, [r7, #16]
 8001ad2:	6a3b      	ldr	r3, [r7, #32]
 8001ad4:	693a      	ldr	r2, [r7, #16]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	689a      	ldr	r2, [r3, #8]
 8001adc:	6a3b      	ldr	r3, [r7, #32]
 8001ade:	60da      	str	r2, [r3, #12]
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	6a3a      	ldr	r2, [r7, #32]
 8001ae6:	3204      	adds	r2, #4
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	6a3b      	ldr	r3, [r7, #32]
 8001aec:	1d1a      	adds	r2, r3, #4
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	609a      	str	r2, [r3, #8]
 8001af2:	6a3b      	ldr	r3, [r7, #32]
 8001af4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001af6:	4613      	mov	r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	4413      	add	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	4a27      	ldr	r2, [pc, #156]	@ (8001b9c <xTaskRemoveFromEventList+0x1a4>)
 8001b00:	441a      	add	r2, r3
 8001b02:	6a3b      	ldr	r3, [r7, #32]
 8001b04:	615a      	str	r2, [r3, #20]
 8001b06:	6a3b      	ldr	r3, [r7, #32]
 8001b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b0a:	4924      	ldr	r1, [pc, #144]	@ (8001b9c <xTaskRemoveFromEventList+0x1a4>)
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	4413      	add	r3, r2
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	440b      	add	r3, r1
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	6a3a      	ldr	r2, [r7, #32]
 8001b1a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001b1c:	1c59      	adds	r1, r3, #1
 8001b1e:	481f      	ldr	r0, [pc, #124]	@ (8001b9c <xTaskRemoveFromEventList+0x1a4>)
 8001b20:	4613      	mov	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	4403      	add	r3, r0
 8001b2a:	6019      	str	r1, [r3, #0]
 8001b2c:	e01b      	b.n	8001b66 <xTaskRemoveFromEventList+0x16e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba0 <xTaskRemoveFromEventList+0x1a8>)
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	61bb      	str	r3, [r7, #24]
 8001b34:	6a3b      	ldr	r3, [r7, #32]
 8001b36:	69ba      	ldr	r2, [r7, #24]
 8001b38:	61da      	str	r2, [r3, #28]
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	689a      	ldr	r2, [r3, #8]
 8001b3e:	6a3b      	ldr	r3, [r7, #32]
 8001b40:	621a      	str	r2, [r3, #32]
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	6a3a      	ldr	r2, [r7, #32]
 8001b48:	3218      	adds	r2, #24
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	6a3b      	ldr	r3, [r7, #32]
 8001b4e:	f103 0218 	add.w	r2, r3, #24
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	609a      	str	r2, [r3, #8]
 8001b56:	6a3b      	ldr	r3, [r7, #32]
 8001b58:	4a11      	ldr	r2, [pc, #68]	@ (8001ba0 <xTaskRemoveFromEventList+0x1a8>)
 8001b5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8001b5c:	4b10      	ldr	r3, [pc, #64]	@ (8001ba0 <xTaskRemoveFromEventList+0x1a8>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	3301      	adds	r3, #1
 8001b62:	4a0f      	ldr	r2, [pc, #60]	@ (8001ba0 <xTaskRemoveFromEventList+0x1a8>)
 8001b64:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001b66:	6a3b      	ldr	r3, [r7, #32]
 8001b68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba4 <xTaskRemoveFromEventList+0x1ac>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d905      	bls.n	8001b80 <xTaskRemoveFromEventList+0x188>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8001b74:	2301      	movs	r3, #1
 8001b76:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8001b78:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba8 <xTaskRemoveFromEventList+0x1b0>)
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	e001      	b.n	8001b84 <xTaskRemoveFromEventList+0x18c>
        }
        else
        {
            xReturn = pdFALSE;
 8001b80:	2300      	movs	r3, #0
 8001b82:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8001b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	372c      	adds	r7, #44	@ 0x2c
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	200001c0 	.word	0x200001c0
 8001b98:	200001a0 	.word	0x200001a0
 8001b9c:	200000c4 	.word	0x200000c4
 8001ba0:	20000158 	.word	0x20000158
 8001ba4:	200000c0 	.word	0x200000c0
 8001ba8:	200001ac 	.word	0x200001ac

08001bac <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001bb4:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <vTaskInternalSetTimeOutState+0x24>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8001bbc:	4b05      	ldr	r3, [pc, #20]	@ (8001bd4 <vTaskInternalSetTimeOutState+0x28>)
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr
 8001bd0:	200001b0 	.word	0x200001b0
 8001bd4:	2000019c 	.word	0x2000019c

08001bd8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b088      	sub	sp, #32
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d10b      	bne.n	8001c00 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8001be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bec:	f383 8811 	msr	BASEPRI, r3
 8001bf0:	f3bf 8f6f 	isb	sy
 8001bf4:	f3bf 8f4f 	dsb	sy
 8001bf8:	613b      	str	r3, [r7, #16]
}
 8001bfa:	bf00      	nop
 8001bfc:	bf00      	nop
 8001bfe:	e7fd      	b.n	8001bfc <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d10b      	bne.n	8001c1e <xTaskCheckForTimeOut+0x46>
    __asm volatile
 8001c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c0a:	f383 8811 	msr	BASEPRI, r3
 8001c0e:	f3bf 8f6f 	isb	sy
 8001c12:	f3bf 8f4f 	dsb	sy
 8001c16:	60fb      	str	r3, [r7, #12]
}
 8001c18:	bf00      	nop
 8001c1a:	bf00      	nop
 8001c1c:	e7fd      	b.n	8001c1a <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8001c1e:	f000 fe59 	bl	80028d4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8001c22:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca0 <xTaskCheckForTimeOut+0xc8>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c3a:	d102      	bne.n	8001c42 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	61fb      	str	r3, [r7, #28]
 8001c40:	e026      	b.n	8001c90 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	4b17      	ldr	r3, [pc, #92]	@ (8001ca4 <xTaskCheckForTimeOut+0xcc>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d00a      	beq.n	8001c64 <xTaskCheckForTimeOut+0x8c>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d305      	bcc.n	8001c64 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	e015      	b.n	8001c90 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	697a      	ldr	r2, [r7, #20]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d20b      	bcs.n	8001c86 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	1ad2      	subs	r2, r2, r3
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f7ff ff96 	bl	8001bac <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8001c80:	2300      	movs	r3, #0
 8001c82:	61fb      	str	r3, [r7, #28]
 8001c84:	e004      	b.n	8001c90 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8001c90:	f000 fe52 	bl	8002938 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8001c94:	69fb      	ldr	r3, [r7, #28]
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3720      	adds	r7, #32
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	2000019c 	.word	0x2000019c
 8001ca4:	200001b0 	.word	0x200001b0

08001ca8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8001cac:	4b03      	ldr	r3, [pc, #12]	@ (8001cbc <vTaskMissedYield+0x14>)
 8001cae:	2201      	movs	r2, #1
 8001cb0:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 8001cb2:	bf00      	nop
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	200001ac 	.word	0x200001ac

08001cc0 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8001cc8:	f000 f852 	bl	8001d70 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8001ccc:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <prvIdleTask+0x28>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d9f9      	bls.n	8001cc8 <prvIdleTask+0x8>
            {
                taskYIELD();
 8001cd4:	4b05      	ldr	r3, [pc, #20]	@ (8001cec <prvIdleTask+0x2c>)
 8001cd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	f3bf 8f4f 	dsb	sy
 8001ce0:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8001ce4:	e7f0      	b.n	8001cc8 <prvIdleTask+0x8>
 8001ce6:	bf00      	nop
 8001ce8:	200000c4 	.word	0x200000c4
 8001cec:	e000ed04 	.word	0xe000ed04

08001cf0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	607b      	str	r3, [r7, #4]
 8001cfa:	e00c      	b.n	8001d16 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	4613      	mov	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	4413      	add	r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	4a12      	ldr	r2, [pc, #72]	@ (8001d50 <prvInitialiseTaskLists+0x60>)
 8001d08:	4413      	add	r3, r2
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7fe fc28 	bl	8000560 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	3301      	adds	r3, #1
 8001d14:	607b      	str	r3, [r7, #4]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b04      	cmp	r3, #4
 8001d1a:	d9ef      	bls.n	8001cfc <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8001d1c:	480d      	ldr	r0, [pc, #52]	@ (8001d54 <prvInitialiseTaskLists+0x64>)
 8001d1e:	f7fe fc1f 	bl	8000560 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8001d22:	480d      	ldr	r0, [pc, #52]	@ (8001d58 <prvInitialiseTaskLists+0x68>)
 8001d24:	f7fe fc1c 	bl	8000560 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8001d28:	480c      	ldr	r0, [pc, #48]	@ (8001d5c <prvInitialiseTaskLists+0x6c>)
 8001d2a:	f7fe fc19 	bl	8000560 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8001d2e:	480c      	ldr	r0, [pc, #48]	@ (8001d60 <prvInitialiseTaskLists+0x70>)
 8001d30:	f7fe fc16 	bl	8000560 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8001d34:	480b      	ldr	r0, [pc, #44]	@ (8001d64 <prvInitialiseTaskLists+0x74>)
 8001d36:	f7fe fc13 	bl	8000560 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8001d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d68 <prvInitialiseTaskLists+0x78>)
 8001d3c:	4a05      	ldr	r2, [pc, #20]	@ (8001d54 <prvInitialiseTaskLists+0x64>)
 8001d3e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001d40:	4b0a      	ldr	r3, [pc, #40]	@ (8001d6c <prvInitialiseTaskLists+0x7c>)
 8001d42:	4a05      	ldr	r2, [pc, #20]	@ (8001d58 <prvInitialiseTaskLists+0x68>)
 8001d44:	601a      	str	r2, [r3, #0]
}
 8001d46:	bf00      	nop
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	200000c4 	.word	0x200000c4
 8001d54:	20000128 	.word	0x20000128
 8001d58:	2000013c 	.word	0x2000013c
 8001d5c:	20000158 	.word	0x20000158
 8001d60:	2000016c 	.word	0x2000016c
 8001d64:	20000184 	.word	0x20000184
 8001d68:	20000150 	.word	0x20000150
 8001d6c:	20000154 	.word	0x20000154

08001d70 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d76:	e019      	b.n	8001dac <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8001d78:	f000 fdac 	bl	80028d4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001d7c:	4b10      	ldr	r3, [pc, #64]	@ (8001dc0 <prvCheckTasksWaitingTermination+0x50>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	3304      	adds	r3, #4
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7fe fc4f 	bl	800062c <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8001d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc4 <prvCheckTasksWaitingTermination+0x54>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	3b01      	subs	r3, #1
 8001d94:	4a0b      	ldr	r2, [pc, #44]	@ (8001dc4 <prvCheckTasksWaitingTermination+0x54>)
 8001d96:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8001d98:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc8 <prvCheckTasksWaitingTermination+0x58>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc8 <prvCheckTasksWaitingTermination+0x58>)
 8001da0:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8001da2:	f000 fdc9 	bl	8002938 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f000 f810 	bl	8001dcc <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001dac:	4b06      	ldr	r3, [pc, #24]	@ (8001dc8 <prvCheckTasksWaitingTermination+0x58>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d1e1      	bne.n	8001d78 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8001db4:	bf00      	nop
 8001db6:	bf00      	nop
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	2000016c 	.word	0x2000016c
 8001dc4:	20000198 	.word	0x20000198
 8001dc8:	20000180 	.word	0x20000180

08001dcc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f000 ff91 	bl	8002d00 <vPortFree>
            vPortFree( pxTCB );
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f000 ff8e 	bl	8002d00 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8001de4:	bf00      	nop
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001df0:	4b0a      	ldr	r3, [pc, #40]	@ (8001e1c <prvResetNextTaskUnblockTime+0x30>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d104      	bne.n	8001e04 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8001dfa:	4b09      	ldr	r3, [pc, #36]	@ (8001e20 <prvResetNextTaskUnblockTime+0x34>)
 8001dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8001e00:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8001e02:	e005      	b.n	8001e10 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001e04:	4b05      	ldr	r3, [pc, #20]	@ (8001e1c <prvResetNextTaskUnblockTime+0x30>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68db      	ldr	r3, [r3, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a04      	ldr	r2, [pc, #16]	@ (8001e20 <prvResetNextTaskUnblockTime+0x34>)
 8001e0e:	6013      	str	r3, [r2, #0]
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	20000150 	.word	0x20000150
 8001e20:	200001b8 	.word	0x200001b8

08001e24 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8001e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e58 <xTaskGetSchedulerState+0x34>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d102      	bne.n	8001e38 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8001e32:	2301      	movs	r3, #1
 8001e34:	607b      	str	r3, [r7, #4]
 8001e36:	e008      	b.n	8001e4a <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001e38:	4b08      	ldr	r3, [pc, #32]	@ (8001e5c <xTaskGetSchedulerState+0x38>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d102      	bne.n	8001e46 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8001e40:	2302      	movs	r3, #2
 8001e42:	607b      	str	r3, [r7, #4]
 8001e44:	e001      	b.n	8001e4a <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8001e46:	2300      	movs	r3, #0
 8001e48:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 8001e4a:	687b      	ldr	r3, [r7, #4]
    }
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	200001a4 	.word	0x200001a4
 8001e5c:	200001c0 	.word	0x200001c0

08001e60 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b088      	sub	sp, #32
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	f000 8090 	beq.w	8001f98 <xTaskPriorityDisinherit+0x138>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8001e78:	4b4a      	ldr	r3, [pc, #296]	@ (8001fa4 <xTaskPriorityDisinherit+0x144>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d00b      	beq.n	8001e9a <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 8001e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e86:	f383 8811 	msr	BASEPRI, r3
 8001e8a:	f3bf 8f6f 	isb	sy
 8001e8e:	f3bf 8f4f 	dsb	sy
 8001e92:	613b      	str	r3, [r7, #16]
}
 8001e94:	bf00      	nop
 8001e96:	bf00      	nop
 8001e98:	e7fd      	b.n	8001e96 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8001e9a:	69bb      	ldr	r3, [r7, #24]
 8001e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d10b      	bne.n	8001eba <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 8001ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ea6:	f383 8811 	msr	BASEPRI, r3
 8001eaa:	f3bf 8f6f 	isb	sy
 8001eae:	f3bf 8f4f 	dsb	sy
 8001eb2:	60fb      	str	r3, [r7, #12]
}
 8001eb4:	bf00      	nop
 8001eb6:	bf00      	nop
 8001eb8:	e7fd      	b.n	8001eb6 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ebe:	1e5a      	subs	r2, r3, #1
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001ec4:	69bb      	ldr	r3, [r7, #24]
 8001ec6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d063      	beq.n	8001f98 <xTaskPriorityDisinherit+0x138>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d15f      	bne.n	8001f98 <xTaskPriorityDisinherit+0x138>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	3304      	adds	r3, #4
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7fe fba5 	bl	800062c <uxListRemove>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d10a      	bne.n	8001efe <xTaskPriorityDisinherit+0x9e>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eec:	2201      	movs	r2, #1
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	43da      	mvns	r2, r3
 8001ef4:	4b2c      	ldr	r3, [pc, #176]	@ (8001fa8 <xTaskPriorityDisinherit+0x148>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	4a2b      	ldr	r2, [pc, #172]	@ (8001fa8 <xTaskPriorityDisinherit+0x148>)
 8001efc:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f0a:	f1c3 0205 	rsb	r2, r3, #5
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f16:	2201      	movs	r2, #1
 8001f18:	409a      	lsls	r2, r3
 8001f1a:	4b23      	ldr	r3, [pc, #140]	@ (8001fa8 <xTaskPriorityDisinherit+0x148>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	4a21      	ldr	r2, [pc, #132]	@ (8001fa8 <xTaskPriorityDisinherit+0x148>)
 8001f22:	6013      	str	r3, [r2, #0]
 8001f24:	69bb      	ldr	r3, [r7, #24]
 8001f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f28:	4920      	ldr	r1, [pc, #128]	@ (8001fac <xTaskPriorityDisinherit+0x14c>)
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4413      	add	r3, r2
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	440b      	add	r3, r1
 8001f34:	3304      	adds	r3, #4
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	617b      	str	r3, [r7, #20]
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	697a      	ldr	r2, [r7, #20]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	689a      	ldr	r2, [r3, #8]
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	60da      	str	r2, [r3, #12]
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	3204      	adds	r2, #4
 8001f50:	605a      	str	r2, [r3, #4]
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	1d1a      	adds	r2, r3, #4
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	609a      	str	r2, [r3, #8]
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f5e:	4613      	mov	r3, r2
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	4413      	add	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	4a11      	ldr	r2, [pc, #68]	@ (8001fac <xTaskPriorityDisinherit+0x14c>)
 8001f68:	441a      	add	r2, r3
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	615a      	str	r2, [r3, #20]
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f72:	490e      	ldr	r1, [pc, #56]	@ (8001fac <xTaskPriorityDisinherit+0x14c>)
 8001f74:	4613      	mov	r3, r2
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	4413      	add	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	440b      	add	r3, r1
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001f84:	1c59      	adds	r1, r3, #1
 8001f86:	4809      	ldr	r0, [pc, #36]	@ (8001fac <xTaskPriorityDisinherit+0x14c>)
 8001f88:	4613      	mov	r3, r2
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	4413      	add	r3, r2
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	4403      	add	r3, r0
 8001f92:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8001f94:	2301      	movs	r3, #1
 8001f96:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 8001f98:	69fb      	ldr	r3, [r7, #28]
    }
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3720      	adds	r7, #32
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	200000c0 	.word	0x200000c0
 8001fa8:	200001a0 	.word	0x200001a0
 8001fac:	200000c4 	.word	0x200000c4

08001fb0 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b088      	sub	sp, #32
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8001fba:	4b37      	ldr	r3, [pc, #220]	@ (8002098 <prvAddCurrentTaskToDelayedList+0xe8>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8001fc0:	4b36      	ldr	r3, [pc, #216]	@ (800209c <prvAddCurrentTaskToDelayedList+0xec>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8001fc6:	4b36      	ldr	r3, [pc, #216]	@ (80020a0 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001fcc:	4b35      	ldr	r3, [pc, #212]	@ (80020a4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	3304      	adds	r3, #4
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7fe fb2a 	bl	800062c <uxListRemove>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d10b      	bne.n	8001ff6 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8001fde:	4b31      	ldr	r3, [pc, #196]	@ (80020a4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fea:	43da      	mvns	r2, r3
 8001fec:	4b2e      	ldr	r3, [pc, #184]	@ (80020a8 <prvAddCurrentTaskToDelayedList+0xf8>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	4a2d      	ldr	r2, [pc, #180]	@ (80020a8 <prvAddCurrentTaskToDelayedList+0xf8>)
 8001ff4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ffc:	d124      	bne.n	8002048 <prvAddCurrentTaskToDelayedList+0x98>
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d021      	beq.n	8002048 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002004:	4b29      	ldr	r3, [pc, #164]	@ (80020ac <prvAddCurrentTaskToDelayedList+0xfc>)
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	613b      	str	r3, [r7, #16]
 800200a:	4b26      	ldr	r3, [pc, #152]	@ (80020a4 <prvAddCurrentTaskToDelayedList+0xf4>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	609a      	str	r2, [r3, #8]
 8002012:	4b24      	ldr	r3, [pc, #144]	@ (80020a4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	6892      	ldr	r2, [r2, #8]
 800201a:	60da      	str	r2, [r3, #12]
 800201c:	4b21      	ldr	r3, [pc, #132]	@ (80020a4 <prvAddCurrentTaskToDelayedList+0xf4>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	3204      	adds	r2, #4
 8002026:	605a      	str	r2, [r3, #4]
 8002028:	4b1e      	ldr	r3, [pc, #120]	@ (80020a4 <prvAddCurrentTaskToDelayedList+0xf4>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	1d1a      	adds	r2, r3, #4
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	609a      	str	r2, [r3, #8]
 8002032:	4b1c      	ldr	r3, [pc, #112]	@ (80020a4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a1d      	ldr	r2, [pc, #116]	@ (80020ac <prvAddCurrentTaskToDelayedList+0xfc>)
 8002038:	615a      	str	r2, [r3, #20]
 800203a:	4b1c      	ldr	r3, [pc, #112]	@ (80020ac <prvAddCurrentTaskToDelayedList+0xfc>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	3301      	adds	r3, #1
 8002040:	4a1a      	ldr	r2, [pc, #104]	@ (80020ac <prvAddCurrentTaskToDelayedList+0xfc>)
 8002042:	6013      	str	r3, [r2, #0]
 8002044:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002046:	e022      	b.n	800208e <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8002048:	69fa      	ldr	r2, [r7, #28]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4413      	add	r3, r2
 800204e:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002050:	4b14      	ldr	r3, [pc, #80]	@ (80020a4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	68fa      	ldr	r2, [r7, #12]
 8002056:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8002058:	68fa      	ldr	r2, [r7, #12]
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	429a      	cmp	r2, r3
 800205e:	d207      	bcs.n	8002070 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002060:	4b10      	ldr	r3, [pc, #64]	@ (80020a4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	3304      	adds	r3, #4
 8002066:	4619      	mov	r1, r3
 8002068:	6978      	ldr	r0, [r7, #20]
 800206a:	f7fe faa6 	bl	80005ba <vListInsert>
}
 800206e:	e00e      	b.n	800208e <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002070:	4b0c      	ldr	r3, [pc, #48]	@ (80020a4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	3304      	adds	r3, #4
 8002076:	4619      	mov	r1, r3
 8002078:	69b8      	ldr	r0, [r7, #24]
 800207a:	f7fe fa9e 	bl	80005ba <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800207e:	4b0c      	ldr	r3, [pc, #48]	@ (80020b0 <prvAddCurrentTaskToDelayedList+0x100>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	429a      	cmp	r2, r3
 8002086:	d202      	bcs.n	800208e <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8002088:	4a09      	ldr	r2, [pc, #36]	@ (80020b0 <prvAddCurrentTaskToDelayedList+0x100>)
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	6013      	str	r3, [r2, #0]
}
 800208e:	bf00      	nop
 8002090:	3720      	adds	r7, #32
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	2000019c 	.word	0x2000019c
 800209c:	20000150 	.word	0x20000150
 80020a0:	20000154 	.word	0x20000154
 80020a4:	200000c0 	.word	0x200000c0
 80020a8:	200001a0 	.word	0x200001a0
 80020ac:	20000184 	.word	0x20000184
 80020b0:	200001b8 	.word	0x200001b8

080020b4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80020ba:	2300      	movs	r3, #0
 80020bc:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80020be:	f000 fa55 	bl	800256c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80020c2:	4b12      	ldr	r3, [pc, #72]	@ (800210c <xTimerCreateTimerTask+0x58>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d00b      	beq.n	80020e2 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80020ca:	4b11      	ldr	r3, [pc, #68]	@ (8002110 <xTimerCreateTimerTask+0x5c>)
 80020cc:	9301      	str	r3, [sp, #4]
 80020ce:	2302      	movs	r3, #2
 80020d0:	9300      	str	r3, [sp, #0]
 80020d2:	2300      	movs	r3, #0
 80020d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80020d8:	490e      	ldr	r1, [pc, #56]	@ (8002114 <xTimerCreateTimerTask+0x60>)
 80020da:	480f      	ldr	r0, [pc, #60]	@ (8002118 <xTimerCreateTimerTask+0x64>)
 80020dc:	f7fe ffa8 	bl	8001030 <xTaskCreate>
 80020e0:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d10b      	bne.n	8002100 <xTimerCreateTimerTask+0x4c>
    __asm volatile
 80020e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020ec:	f383 8811 	msr	BASEPRI, r3
 80020f0:	f3bf 8f6f 	isb	sy
 80020f4:	f3bf 8f4f 	dsb	sy
 80020f8:	603b      	str	r3, [r7, #0]
}
 80020fa:	bf00      	nop
 80020fc:	bf00      	nop
 80020fe:	e7fd      	b.n	80020fc <xTimerCreateTimerTask+0x48>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 8002100:	687b      	ldr	r3, [r7, #4]
    }
 8002102:	4618      	mov	r0, r3
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	200001f4 	.word	0x200001f4
 8002110:	200001f8 	.word	0x200001f8
 8002114:	08005c98 	.word	0x08005c98
 8002118:	080021c1 	.word	0x080021c1

0800211c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002128:	e008      	b.n	800213c <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	699b      	ldr	r3, [r3, #24]
 800212e:	68ba      	ldr	r2, [r7, #8]
 8002130:	4413      	add	r3, r2
 8002132:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6a1b      	ldr	r3, [r3, #32]
 8002138:	68f8      	ldr	r0, [r7, #12]
 800213a:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	699a      	ldr	r2, [r3, #24]
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	18d1      	adds	r1, r2, r3
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	68f8      	ldr	r0, [r7, #12]
 800214a:	f000 f8df 	bl	800230c <prvInsertTimerInActiveList>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d1ea      	bne.n	800212a <prvReloadTimer+0xe>
        }
    }
 8002154:	bf00      	nop
 8002156:	bf00      	nop
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
	...

08002160 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800216a:	4b14      	ldr	r3, [pc, #80]	@ (80021bc <prvProcessExpiredTimer+0x5c>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	3304      	adds	r3, #4
 8002178:	4618      	mov	r0, r3
 800217a:	f7fe fa57 	bl	800062c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002184:	f003 0304 	and.w	r3, r3, #4
 8002188:	2b00      	cmp	r3, #0
 800218a:	d005      	beq.n	8002198 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800218c:	683a      	ldr	r2, [r7, #0]
 800218e:	6879      	ldr	r1, [r7, #4]
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	f7ff ffc3 	bl	800211c <prvReloadTimer>
 8002196:	e008      	b.n	80021aa <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800219e:	f023 0301 	bic.w	r3, r3, #1
 80021a2:	b2da      	uxtb	r2, r3
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6a1b      	ldr	r3, [r3, #32]
 80021ae:	68f8      	ldr	r0, [r7, #12]
 80021b0:	4798      	blx	r3
    }
 80021b2:	bf00      	nop
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200001ec 	.word	0x200001ec

080021c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80021c8:	f107 0308 	add.w	r3, r7, #8
 80021cc:	4618      	mov	r0, r3
 80021ce:	f000 f859 	bl	8002284 <prvGetNextExpireTime>
 80021d2:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	4619      	mov	r1, r3
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f000 f805 	bl	80021e8 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80021de:	f000 f8d7 	bl	8002390 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80021e2:	bf00      	nop
 80021e4:	e7f0      	b.n	80021c8 <prvTimerTask+0x8>
	...

080021e8 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80021f2:	f7ff f8f7 	bl	80013e4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80021f6:	f107 0308 	add.w	r3, r7, #8
 80021fa:	4618      	mov	r0, r3
 80021fc:	f000 f866 	bl	80022cc <prvSampleTimeNow>
 8002200:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d130      	bne.n	800226a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d10a      	bne.n	8002224 <prvProcessTimerOrBlockTask+0x3c>
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	429a      	cmp	r2, r3
 8002214:	d806      	bhi.n	8002224 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8002216:	f7ff f8f3 	bl	8001400 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800221a:	68f9      	ldr	r1, [r7, #12]
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f7ff ff9f 	bl	8002160 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8002222:	e024      	b.n	800226e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d008      	beq.n	800223c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800222a:	4b13      	ldr	r3, [pc, #76]	@ (8002278 <prvProcessTimerOrBlockTask+0x90>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d101      	bne.n	8002238 <prvProcessTimerOrBlockTask+0x50>
 8002234:	2301      	movs	r3, #1
 8002236:	e000      	b.n	800223a <prvProcessTimerOrBlockTask+0x52>
 8002238:	2300      	movs	r3, #0
 800223a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800223c:	4b0f      	ldr	r3, [pc, #60]	@ (800227c <prvProcessTimerOrBlockTask+0x94>)
 800223e:	6818      	ldr	r0, [r3, #0]
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	683a      	ldr	r2, [r7, #0]
 8002248:	4619      	mov	r1, r3
 800224a:	f7fe fe81 	bl	8000f50 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800224e:	f7ff f8d7 	bl	8001400 <xTaskResumeAll>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d10a      	bne.n	800226e <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8002258:	4b09      	ldr	r3, [pc, #36]	@ (8002280 <prvProcessTimerOrBlockTask+0x98>)
 800225a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	f3bf 8f4f 	dsb	sy
 8002264:	f3bf 8f6f 	isb	sy
    }
 8002268:	e001      	b.n	800226e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800226a:	f7ff f8c9 	bl	8001400 <xTaskResumeAll>
    }
 800226e:	bf00      	nop
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	200001f0 	.word	0x200001f0
 800227c:	200001f4 	.word	0x200001f4
 8002280:	e000ed04 	.word	0xe000ed04

08002284 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800228c:	4b0e      	ldr	r3, [pc, #56]	@ (80022c8 <prvGetNextExpireTime+0x44>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <prvGetNextExpireTime+0x16>
 8002296:	2201      	movs	r2, #1
 8002298:	e000      	b.n	800229c <prvGetNextExpireTime+0x18>
 800229a:	2200      	movs	r2, #0
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d105      	bne.n	80022b4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80022a8:	4b07      	ldr	r3, [pc, #28]	@ (80022c8 <prvGetNextExpireTime+0x44>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	e001      	b.n	80022b8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80022b4:	2300      	movs	r3, #0
 80022b6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80022b8:	68fb      	ldr	r3, [r7, #12]
    }
 80022ba:	4618      	mov	r0, r3
 80022bc:	3714      	adds	r7, #20
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	200001ec 	.word	0x200001ec

080022cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 80022d4:	f7ff f99c 	bl	8001610 <xTaskGetTickCount>
 80022d8:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80022da:	4b0b      	ldr	r3, [pc, #44]	@ (8002308 <prvSampleTimeNow+0x3c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d205      	bcs.n	80022f0 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80022e4:	f000 f91c 	bl	8002520 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	601a      	str	r2, [r3, #0]
 80022ee:	e002      	b.n	80022f6 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80022f6:	4a04      	ldr	r2, [pc, #16]	@ (8002308 <prvSampleTimeNow+0x3c>)
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80022fc:	68fb      	ldr	r3, [r7, #12]
    }
 80022fe:	4618      	mov	r0, r3
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	200001fc 	.word	0x200001fc

0800230c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
 8002318:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	68ba      	ldr	r2, [r7, #8]
 8002322:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	68fa      	ldr	r2, [r7, #12]
 8002328:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800232a:	68ba      	ldr	r2, [r7, #8]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	429a      	cmp	r2, r3
 8002330:	d812      	bhi.n	8002358 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	1ad2      	subs	r2, r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	429a      	cmp	r2, r3
 800233e:	d302      	bcc.n	8002346 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8002340:	2301      	movs	r3, #1
 8002342:	617b      	str	r3, [r7, #20]
 8002344:	e01b      	b.n	800237e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002346:	4b10      	ldr	r3, [pc, #64]	@ (8002388 <prvInsertTimerInActiveList+0x7c>)
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	3304      	adds	r3, #4
 800234e:	4619      	mov	r1, r3
 8002350:	4610      	mov	r0, r2
 8002352:	f7fe f932 	bl	80005ba <vListInsert>
 8002356:	e012      	b.n	800237e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	429a      	cmp	r2, r3
 800235e:	d206      	bcs.n	800236e <prvInsertTimerInActiveList+0x62>
 8002360:	68ba      	ldr	r2, [r7, #8]
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	429a      	cmp	r2, r3
 8002366:	d302      	bcc.n	800236e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8002368:	2301      	movs	r3, #1
 800236a:	617b      	str	r3, [r7, #20]
 800236c:	e007      	b.n	800237e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800236e:	4b07      	ldr	r3, [pc, #28]	@ (800238c <prvInsertTimerInActiveList+0x80>)
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	3304      	adds	r3, #4
 8002376:	4619      	mov	r1, r3
 8002378:	4610      	mov	r0, r2
 800237a:	f7fe f91e 	bl	80005ba <vListInsert>
            }
        }

        return xProcessTimerNow;
 800237e:	697b      	ldr	r3, [r7, #20]
    }
 8002380:	4618      	mov	r0, r3
 8002382:	3718      	adds	r7, #24
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	200001f0 	.word	0x200001f0
 800238c:	200001ec 	.word	0x200001ec

08002390 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8002390:	b580      	push	{r7, lr}
 8002392:	b088      	sub	sp, #32
 8002394:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8002396:	f107 0308 	add.w	r3, r7, #8
 800239a:	2200      	movs	r2, #0
 800239c:	601a      	str	r2, [r3, #0]
 800239e:	605a      	str	r2, [r3, #4]
 80023a0:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80023a2:	e0a9      	b.n	80024f8 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	f2c0 80a6 	blt.w	80024f8 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	695b      	ldr	r3, [r3, #20]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d004      	beq.n	80023c2 <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	3304      	adds	r3, #4
 80023bc:	4618      	mov	r0, r3
 80023be:	f7fe f935 	bl	800062c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80023c2:	1d3b      	adds	r3, r7, #4
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff ff81 	bl	80022cc <prvSampleTimeNow>
 80023ca:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	3b01      	subs	r3, #1
 80023d0:	2b08      	cmp	r3, #8
 80023d2:	f200 808e 	bhi.w	80024f2 <prvProcessReceivedCommands+0x162>
 80023d6:	a201      	add	r2, pc, #4	@ (adr r2, 80023dc <prvProcessReceivedCommands+0x4c>)
 80023d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023dc:	08002401 	.word	0x08002401
 80023e0:	08002401 	.word	0x08002401
 80023e4:	08002469 	.word	0x08002469
 80023e8:	0800247d 	.word	0x0800247d
 80023ec:	080024c9 	.word	0x080024c9
 80023f0:	08002401 	.word	0x08002401
 80023f4:	08002401 	.word	0x08002401
 80023f8:	08002469 	.word	0x08002469
 80023fc:	0800247d 	.word	0x0800247d
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002406:	f043 0301 	orr.w	r3, r3, #1
 800240a:	b2da      	uxtb	r2, r3
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	18d1      	adds	r1, r2, r3
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	69f8      	ldr	r0, [r7, #28]
 8002420:	f7ff ff74 	bl	800230c <prvInsertTimerInActiveList>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d065      	beq.n	80024f6 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002430:	f003 0304 	and.w	r3, r3, #4
 8002434:	2b00      	cmp	r3, #0
 8002436:	d009      	beq.n	800244c <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8002438:	68fa      	ldr	r2, [r7, #12]
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	4413      	add	r3, r2
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	4619      	mov	r1, r3
 8002444:	69f8      	ldr	r0, [r7, #28]
 8002446:	f7ff fe69 	bl	800211c <prvReloadTimer>
 800244a:	e008      	b.n	800245e <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002452:	f023 0301 	bic.w	r3, r3, #1
 8002456:	b2da      	uxtb	r2, r3
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	69f8      	ldr	r0, [r7, #28]
 8002464:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8002466:	e046      	b.n	80024f6 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800246e:	f023 0301 	bic.w	r3, r3, #1
 8002472:	b2da      	uxtb	r2, r3
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800247a:	e03d      	b.n	80024f8 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002482:	f043 0301 	orr.w	r3, r3, #1
 8002486:	b2da      	uxtb	r2, r3
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d10b      	bne.n	80024b4 <prvProcessReceivedCommands+0x124>
    __asm volatile
 800249c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024a0:	f383 8811 	msr	BASEPRI, r3
 80024a4:	f3bf 8f6f 	isb	sy
 80024a8:	f3bf 8f4f 	dsb	sy
 80024ac:	617b      	str	r3, [r7, #20]
}
 80024ae:	bf00      	nop
 80024b0:	bf00      	nop
 80024b2:	e7fd      	b.n	80024b0 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	699a      	ldr	r2, [r3, #24]
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	18d1      	adds	r1, r2, r3
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	69f8      	ldr	r0, [r7, #28]
 80024c2:	f7ff ff23 	bl	800230c <prvInsertTimerInActiveList>
                        break;
 80024c6:	e017      	b.n	80024f8 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80024ce:	f003 0302 	and.w	r3, r3, #2
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d103      	bne.n	80024de <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 80024d6:	69f8      	ldr	r0, [r7, #28]
 80024d8:	f000 fc12 	bl	8002d00 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80024dc:	e00c      	b.n	80024f8 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80024e4:	f023 0301 	bic.w	r3, r3, #1
 80024e8:	b2da      	uxtb	r2, r3
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80024f0:	e002      	b.n	80024f8 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 80024f2:	bf00      	nop
 80024f4:	e000      	b.n	80024f8 <prvProcessReceivedCommands+0x168>
                        break;
 80024f6:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80024f8:	4b08      	ldr	r3, [pc, #32]	@ (800251c <prvProcessReceivedCommands+0x18c>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f107 0108 	add.w	r1, r7, #8
 8002500:	2200      	movs	r2, #0
 8002502:	4618      	mov	r0, r3
 8002504:	f7fe fac2 	bl	8000a8c <xQueueReceive>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	f47f af4a 	bne.w	80023a4 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8002510:	bf00      	nop
 8002512:	bf00      	nop
 8002514:	3720      	adds	r7, #32
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	200001f4 	.word	0x200001f4

08002520 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002526:	e009      	b.n	800253c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002528:	4b0e      	ldr	r3, [pc, #56]	@ (8002564 <prvSwitchTimerLists+0x44>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8002532:	f04f 31ff 	mov.w	r1, #4294967295
 8002536:	6838      	ldr	r0, [r7, #0]
 8002538:	f7ff fe12 	bl	8002160 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800253c:	4b09      	ldr	r3, [pc, #36]	@ (8002564 <prvSwitchTimerLists+0x44>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d1f0      	bne.n	8002528 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8002546:	4b07      	ldr	r3, [pc, #28]	@ (8002564 <prvSwitchTimerLists+0x44>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800254c:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <prvSwitchTimerLists+0x48>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a04      	ldr	r2, [pc, #16]	@ (8002564 <prvSwitchTimerLists+0x44>)
 8002552:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8002554:	4a04      	ldr	r2, [pc, #16]	@ (8002568 <prvSwitchTimerLists+0x48>)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6013      	str	r3, [r2, #0]
    }
 800255a:	bf00      	nop
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	200001ec 	.word	0x200001ec
 8002568:	200001f0 	.word	0x200001f0

0800256c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8002570:	f000 f9b0 	bl	80028d4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8002574:	4b12      	ldr	r3, [pc, #72]	@ (80025c0 <prvCheckForValidListAndQueue+0x54>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d11d      	bne.n	80025b8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800257c:	4811      	ldr	r0, [pc, #68]	@ (80025c4 <prvCheckForValidListAndQueue+0x58>)
 800257e:	f7fd ffef 	bl	8000560 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8002582:	4811      	ldr	r0, [pc, #68]	@ (80025c8 <prvCheckForValidListAndQueue+0x5c>)
 8002584:	f7fd ffec 	bl	8000560 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8002588:	4b10      	ldr	r3, [pc, #64]	@ (80025cc <prvCheckForValidListAndQueue+0x60>)
 800258a:	4a0e      	ldr	r2, [pc, #56]	@ (80025c4 <prvCheckForValidListAndQueue+0x58>)
 800258c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800258e:	4b10      	ldr	r3, [pc, #64]	@ (80025d0 <prvCheckForValidListAndQueue+0x64>)
 8002590:	4a0d      	ldr	r2, [pc, #52]	@ (80025c8 <prvCheckForValidListAndQueue+0x5c>)
 8002592:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 8002594:	2200      	movs	r2, #0
 8002596:	210c      	movs	r1, #12
 8002598:	200a      	movs	r0, #10
 800259a:	f7fe f903 	bl	80007a4 <xQueueGenericCreate>
 800259e:	4603      	mov	r3, r0
 80025a0:	4a07      	ldr	r2, [pc, #28]	@ (80025c0 <prvCheckForValidListAndQueue+0x54>)
 80025a2:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80025a4:	4b06      	ldr	r3, [pc, #24]	@ (80025c0 <prvCheckForValidListAndQueue+0x54>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d005      	beq.n	80025b8 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80025ac:	4b04      	ldr	r3, [pc, #16]	@ (80025c0 <prvCheckForValidListAndQueue+0x54>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4908      	ldr	r1, [pc, #32]	@ (80025d4 <prvCheckForValidListAndQueue+0x68>)
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fe fc7c 	bl	8000eb0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80025b8:	f000 f9be 	bl	8002938 <vPortExitCritical>
    }
 80025bc:	bf00      	nop
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	200001f4 	.word	0x200001f4
 80025c4:	200001c4 	.word	0x200001c4
 80025c8:	200001d8 	.word	0x200001d8
 80025cc:	200001ec 	.word	0x200001ec
 80025d0:	200001f0 	.word	0x200001f0
 80025d4:	08005ca0 	.word	0x08005ca0

080025d8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	3b04      	subs	r3, #4
 80025e8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80025f0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	3b04      	subs	r3, #4
 80025f6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	f023 0201 	bic.w	r2, r3, #1
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	3b04      	subs	r3, #4
 8002606:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002608:	4a0c      	ldr	r2, [pc, #48]	@ (800263c <pxPortInitialiseStack+0x64>)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	3b14      	subs	r3, #20
 8002612:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	3b04      	subs	r3, #4
 800261e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f06f 0202 	mvn.w	r2, #2
 8002626:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	3b20      	subs	r3, #32
 800262c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800262e:	68fb      	ldr	r3, [r7, #12]
}
 8002630:	4618      	mov	r0, r3
 8002632:	3714      	adds	r7, #20
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	08002641 	.word	0x08002641

08002640 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002646:	2300      	movs	r3, #0
 8002648:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800264a:	4b13      	ldr	r3, [pc, #76]	@ (8002698 <prvTaskExitError+0x58>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002652:	d00b      	beq.n	800266c <prvTaskExitError+0x2c>
    __asm volatile
 8002654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002658:	f383 8811 	msr	BASEPRI, r3
 800265c:	f3bf 8f6f 	isb	sy
 8002660:	f3bf 8f4f 	dsb	sy
 8002664:	60fb      	str	r3, [r7, #12]
}
 8002666:	bf00      	nop
 8002668:	bf00      	nop
 800266a:	e7fd      	b.n	8002668 <prvTaskExitError+0x28>
    __asm volatile
 800266c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002670:	f383 8811 	msr	BASEPRI, r3
 8002674:	f3bf 8f6f 	isb	sy
 8002678:	f3bf 8f4f 	dsb	sy
 800267c:	60bb      	str	r3, [r7, #8]
}
 800267e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002680:	bf00      	nop
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d0fc      	beq.n	8002682 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002688:	bf00      	nop
 800268a:	bf00      	nop
 800268c:	3714      	adds	r7, #20
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	20000004 	.word	0x20000004
 800269c:	00000000 	.word	0x00000000

080026a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80026a0:	4b07      	ldr	r3, [pc, #28]	@ (80026c0 <pxCurrentTCBConst2>)
 80026a2:	6819      	ldr	r1, [r3, #0]
 80026a4:	6808      	ldr	r0, [r1, #0]
 80026a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026aa:	f380 8809 	msr	PSP, r0
 80026ae:	f3bf 8f6f 	isb	sy
 80026b2:	f04f 0000 	mov.w	r0, #0
 80026b6:	f380 8811 	msr	BASEPRI, r0
 80026ba:	4770      	bx	lr
 80026bc:	f3af 8000 	nop.w

080026c0 <pxCurrentTCBConst2>:
 80026c0:	200000c0 	.word	0x200000c0
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 80026c4:	bf00      	nop
 80026c6:	bf00      	nop

080026c8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80026c8:	4808      	ldr	r0, [pc, #32]	@ (80026ec <prvPortStartFirstTask+0x24>)
 80026ca:	6800      	ldr	r0, [r0, #0]
 80026cc:	6800      	ldr	r0, [r0, #0]
 80026ce:	f380 8808 	msr	MSP, r0
 80026d2:	f04f 0000 	mov.w	r0, #0
 80026d6:	f380 8814 	msr	CONTROL, r0
 80026da:	b662      	cpsie	i
 80026dc:	b661      	cpsie	f
 80026de:	f3bf 8f4f 	dsb	sy
 80026e2:	f3bf 8f6f 	isb	sy
 80026e6:	df00      	svc	0
 80026e8:	bf00      	nop
 80026ea:	0000      	.short	0x0000
 80026ec:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 80026f0:	bf00      	nop
 80026f2:	bf00      	nop

080026f4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b08c      	sub	sp, #48	@ 0x30
 80026f8:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80026fa:	4b69      	ldr	r3, [pc, #420]	@ (80028a0 <xPortStartScheduler+0x1ac>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a69      	ldr	r2, [pc, #420]	@ (80028a4 <xPortStartScheduler+0x1b0>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d10b      	bne.n	800271c <xPortStartScheduler+0x28>
    __asm volatile
 8002704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002708:	f383 8811 	msr	BASEPRI, r3
 800270c:	f3bf 8f6f 	isb	sy
 8002710:	f3bf 8f4f 	dsb	sy
 8002714:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002716:	bf00      	nop
 8002718:	bf00      	nop
 800271a:	e7fd      	b.n	8002718 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800271c:	4b60      	ldr	r3, [pc, #384]	@ (80028a0 <xPortStartScheduler+0x1ac>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a61      	ldr	r2, [pc, #388]	@ (80028a8 <xPortStartScheduler+0x1b4>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d10b      	bne.n	800273e <xPortStartScheduler+0x4a>
    __asm volatile
 8002726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800272a:	f383 8811 	msr	BASEPRI, r3
 800272e:	f3bf 8f6f 	isb	sy
 8002732:	f3bf 8f4f 	dsb	sy
 8002736:	623b      	str	r3, [r7, #32]
}
 8002738:	bf00      	nop
 800273a:	bf00      	nop
 800273c:	e7fd      	b.n	800273a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800273e:	4b5b      	ldr	r3, [pc, #364]	@ (80028ac <xPortStartScheduler+0x1b8>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8002744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002746:	332c      	adds	r3, #44	@ 0x2c
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a59      	ldr	r2, [pc, #356]	@ (80028b0 <xPortStartScheduler+0x1bc>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d00b      	beq.n	8002768 <xPortStartScheduler+0x74>
    __asm volatile
 8002750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002754:	f383 8811 	msr	BASEPRI, r3
 8002758:	f3bf 8f6f 	isb	sy
 800275c:	f3bf 8f4f 	dsb	sy
 8002760:	61fb      	str	r3, [r7, #28]
}
 8002762:	bf00      	nop
 8002764:	bf00      	nop
 8002766:	e7fd      	b.n	8002764 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8002768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800276a:	3338      	adds	r3, #56	@ 0x38
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a51      	ldr	r2, [pc, #324]	@ (80028b4 <xPortStartScheduler+0x1c0>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d00b      	beq.n	800278c <xPortStartScheduler+0x98>
    __asm volatile
 8002774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002778:	f383 8811 	msr	BASEPRI, r3
 800277c:	f3bf 8f6f 	isb	sy
 8002780:	f3bf 8f4f 	dsb	sy
 8002784:	61bb      	str	r3, [r7, #24]
}
 8002786:	bf00      	nop
 8002788:	bf00      	nop
 800278a:	e7fd      	b.n	8002788 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800278c:	2300      	movs	r3, #0
 800278e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002790:	4b49      	ldr	r3, [pc, #292]	@ (80028b8 <xPortStartScheduler+0x1c4>)
 8002792:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8002794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	b2db      	uxtb	r3, r3
 800279a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800279c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800279e:	22ff      	movs	r2, #255	@ 0xff
 80027a0:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80027a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80027aa:	79fb      	ldrb	r3, [r7, #7]
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80027b2:	b2da      	uxtb	r2, r3
 80027b4:	4b41      	ldr	r3, [pc, #260]	@ (80028bc <xPortStartScheduler+0x1c8>)
 80027b6:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 80027b8:	4b40      	ldr	r3, [pc, #256]	@ (80028bc <xPortStartScheduler+0x1c8>)
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d10b      	bne.n	80027d8 <xPortStartScheduler+0xe4>
    __asm volatile
 80027c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027c4:	f383 8811 	msr	BASEPRI, r3
 80027c8:	f3bf 8f6f 	isb	sy
 80027cc:	f3bf 8f4f 	dsb	sy
 80027d0:	617b      	str	r3, [r7, #20]
}
 80027d2:	bf00      	nop
 80027d4:	bf00      	nop
 80027d6:	e7fd      	b.n	80027d4 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 80027d8:	79fb      	ldrb	r3, [r7, #7]
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	43db      	mvns	r3, r3
 80027de:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d013      	beq.n	800280e <xPortStartScheduler+0x11a>
    __asm volatile
 80027e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027ea:	f383 8811 	msr	BASEPRI, r3
 80027ee:	f3bf 8f6f 	isb	sy
 80027f2:	f3bf 8f4f 	dsb	sy
 80027f6:	613b      	str	r3, [r7, #16]
}
 80027f8:	bf00      	nop
 80027fa:	bf00      	nop
 80027fc:	e7fd      	b.n	80027fa <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	3301      	adds	r3, #1
 8002802:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002804:	79fb      	ldrb	r3, [r7, #7]
 8002806:	b2db      	uxtb	r3, r3
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	b2db      	uxtb	r3, r3
 800280c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	b2db      	uxtb	r3, r3
 8002812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002816:	2b80      	cmp	r3, #128	@ 0x80
 8002818:	d0f1      	beq.n	80027fe <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	2b08      	cmp	r3, #8
 800281e:	d103      	bne.n	8002828 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8002820:	4b27      	ldr	r3, [pc, #156]	@ (80028c0 <xPortStartScheduler+0x1cc>)
 8002822:	2200      	movs	r2, #0
 8002824:	601a      	str	r2, [r3, #0]
 8002826:	e004      	b.n	8002832 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	f1c3 0307 	rsb	r3, r3, #7
 800282e:	4a24      	ldr	r2, [pc, #144]	@ (80028c0 <xPortStartScheduler+0x1cc>)
 8002830:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002832:	4b23      	ldr	r3, [pc, #140]	@ (80028c0 <xPortStartScheduler+0x1cc>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	021b      	lsls	r3, r3, #8
 8002838:	4a21      	ldr	r2, [pc, #132]	@ (80028c0 <xPortStartScheduler+0x1cc>)
 800283a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800283c:	4b20      	ldr	r3, [pc, #128]	@ (80028c0 <xPortStartScheduler+0x1cc>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002844:	4a1e      	ldr	r2, [pc, #120]	@ (80028c0 <xPortStartScheduler+0x1cc>)
 8002846:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8002848:	7bfb      	ldrb	r3, [r7, #15]
 800284a:	b2da      	uxtb	r2, r3
 800284c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800284e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002850:	4b1c      	ldr	r3, [pc, #112]	@ (80028c4 <xPortStartScheduler+0x1d0>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a1b      	ldr	r2, [pc, #108]	@ (80028c4 <xPortStartScheduler+0x1d0>)
 8002856:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800285a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800285c:	4b19      	ldr	r3, [pc, #100]	@ (80028c4 <xPortStartScheduler+0x1d0>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a18      	ldr	r2, [pc, #96]	@ (80028c4 <xPortStartScheduler+0x1d0>)
 8002862:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002866:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8002868:	4b17      	ldr	r3, [pc, #92]	@ (80028c8 <xPortStartScheduler+0x1d4>)
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800286e:	f000 f8e5 	bl	8002a3c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002872:	4b16      	ldr	r3, [pc, #88]	@ (80028cc <xPortStartScheduler+0x1d8>)
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002878:	f000 f904 	bl	8002a84 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800287c:	4b14      	ldr	r3, [pc, #80]	@ (80028d0 <xPortStartScheduler+0x1dc>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a13      	ldr	r2, [pc, #76]	@ (80028d0 <xPortStartScheduler+0x1dc>)
 8002882:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002886:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002888:	f7ff ff1e 	bl	80026c8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800288c:	f7fe ffea 	bl	8001864 <vTaskSwitchContext>
    prvTaskExitError();
 8002890:	f7ff fed6 	bl	8002640 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	3730      	adds	r7, #48	@ 0x30
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	e000ed00 	.word	0xe000ed00
 80028a4:	410fc271 	.word	0x410fc271
 80028a8:	410fc270 	.word	0x410fc270
 80028ac:	e000ed08 	.word	0xe000ed08
 80028b0:	080026a1 	.word	0x080026a1
 80028b4:	08002991 	.word	0x08002991
 80028b8:	e000e400 	.word	0xe000e400
 80028bc:	20000200 	.word	0x20000200
 80028c0:	20000204 	.word	0x20000204
 80028c4:	e000ed20 	.word	0xe000ed20
 80028c8:	e000ed1c 	.word	0xe000ed1c
 80028cc:	20000004 	.word	0x20000004
 80028d0:	e000ef34 	.word	0xe000ef34

080028d4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
    __asm volatile
 80028da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028de:	f383 8811 	msr	BASEPRI, r3
 80028e2:	f3bf 8f6f 	isb	sy
 80028e6:	f3bf 8f4f 	dsb	sy
 80028ea:	607b      	str	r3, [r7, #4]
}
 80028ec:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80028ee:	4b10      	ldr	r3, [pc, #64]	@ (8002930 <vPortEnterCritical+0x5c>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	3301      	adds	r3, #1
 80028f4:	4a0e      	ldr	r2, [pc, #56]	@ (8002930 <vPortEnterCritical+0x5c>)
 80028f6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80028f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002930 <vPortEnterCritical+0x5c>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d110      	bne.n	8002922 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002900:	4b0c      	ldr	r3, [pc, #48]	@ (8002934 <vPortEnterCritical+0x60>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b00      	cmp	r3, #0
 8002908:	d00b      	beq.n	8002922 <vPortEnterCritical+0x4e>
    __asm volatile
 800290a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800290e:	f383 8811 	msr	BASEPRI, r3
 8002912:	f3bf 8f6f 	isb	sy
 8002916:	f3bf 8f4f 	dsb	sy
 800291a:	603b      	str	r3, [r7, #0]
}
 800291c:	bf00      	nop
 800291e:	bf00      	nop
 8002920:	e7fd      	b.n	800291e <vPortEnterCritical+0x4a>
    }
}
 8002922:	bf00      	nop
 8002924:	370c      	adds	r7, #12
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	20000004 	.word	0x20000004
 8002934:	e000ed04 	.word	0xe000ed04

08002938 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800293e:	4b12      	ldr	r3, [pc, #72]	@ (8002988 <vPortExitCritical+0x50>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d10b      	bne.n	800295e <vPortExitCritical+0x26>
    __asm volatile
 8002946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800294a:	f383 8811 	msr	BASEPRI, r3
 800294e:	f3bf 8f6f 	isb	sy
 8002952:	f3bf 8f4f 	dsb	sy
 8002956:	607b      	str	r3, [r7, #4]
}
 8002958:	bf00      	nop
 800295a:	bf00      	nop
 800295c:	e7fd      	b.n	800295a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800295e:	4b0a      	ldr	r3, [pc, #40]	@ (8002988 <vPortExitCritical+0x50>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	3b01      	subs	r3, #1
 8002964:	4a08      	ldr	r2, [pc, #32]	@ (8002988 <vPortExitCritical+0x50>)
 8002966:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002968:	4b07      	ldr	r3, [pc, #28]	@ (8002988 <vPortExitCritical+0x50>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d105      	bne.n	800297c <vPortExitCritical+0x44>
 8002970:	2300      	movs	r3, #0
 8002972:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800297a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800297c:	bf00      	nop
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr
 8002988:	20000004 	.word	0x20000004
 800298c:	00000000 	.word	0x00000000

08002990 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002990:	f3ef 8009 	mrs	r0, PSP
 8002994:	f3bf 8f6f 	isb	sy
 8002998:	4b15      	ldr	r3, [pc, #84]	@ (80029f0 <pxCurrentTCBConst>)
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	f01e 0f10 	tst.w	lr, #16
 80029a0:	bf08      	it	eq
 80029a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80029a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029aa:	6010      	str	r0, [r2, #0]
 80029ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80029b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80029b4:	f380 8811 	msr	BASEPRI, r0
 80029b8:	f3bf 8f4f 	dsb	sy
 80029bc:	f3bf 8f6f 	isb	sy
 80029c0:	f7fe ff50 	bl	8001864 <vTaskSwitchContext>
 80029c4:	f04f 0000 	mov.w	r0, #0
 80029c8:	f380 8811 	msr	BASEPRI, r0
 80029cc:	bc09      	pop	{r0, r3}
 80029ce:	6819      	ldr	r1, [r3, #0]
 80029d0:	6808      	ldr	r0, [r1, #0]
 80029d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029d6:	f01e 0f10 	tst.w	lr, #16
 80029da:	bf08      	it	eq
 80029dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80029e0:	f380 8809 	msr	PSP, r0
 80029e4:	f3bf 8f6f 	isb	sy
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	f3af 8000 	nop.w

080029f0 <pxCurrentTCBConst>:
 80029f0:	200000c0 	.word	0x200000c0
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80029f4:	bf00      	nop
 80029f6:	bf00      	nop

080029f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
    __asm volatile
 80029fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a02:	f383 8811 	msr	BASEPRI, r3
 8002a06:	f3bf 8f6f 	isb	sy
 8002a0a:	f3bf 8f4f 	dsb	sy
 8002a0e:	607b      	str	r3, [r7, #4]
}
 8002a10:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002a12:	f7fe fe0d 	bl	8001630 <xTaskIncrementTick>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d003      	beq.n	8002a24 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002a1c:	4b06      	ldr	r3, [pc, #24]	@ (8002a38 <SysTick_Handler+0x40>)
 8002a1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	2300      	movs	r3, #0
 8002a26:	603b      	str	r3, [r7, #0]
    __asm volatile
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	f383 8811 	msr	BASEPRI, r3
}
 8002a2e:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8002a30:	bf00      	nop
 8002a32:	3708      	adds	r7, #8
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	e000ed04 	.word	0xe000ed04

08002a3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002a40:	4b0b      	ldr	r3, [pc, #44]	@ (8002a70 <vPortSetupTimerInterrupt+0x34>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002a46:	4b0b      	ldr	r3, [pc, #44]	@ (8002a74 <vPortSetupTimerInterrupt+0x38>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002a78 <vPortSetupTimerInterrupt+0x3c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a0a      	ldr	r2, [pc, #40]	@ (8002a7c <vPortSetupTimerInterrupt+0x40>)
 8002a52:	fba2 2303 	umull	r2, r3, r2, r3
 8002a56:	099b      	lsrs	r3, r3, #6
 8002a58:	4a09      	ldr	r2, [pc, #36]	@ (8002a80 <vPortSetupTimerInterrupt+0x44>)
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002a5e:	4b04      	ldr	r3, [pc, #16]	@ (8002a70 <vPortSetupTimerInterrupt+0x34>)
 8002a60:	2207      	movs	r2, #7
 8002a62:	601a      	str	r2, [r3, #0]
}
 8002a64:	bf00      	nop
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	e000e010 	.word	0xe000e010
 8002a74:	e000e018 	.word	0xe000e018
 8002a78:	20000008 	.word	0x20000008
 8002a7c:	10624dd3 	.word	0x10624dd3
 8002a80:	e000e014 	.word	0xe000e014

08002a84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8002a84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002a94 <vPortEnableVFP+0x10>
 8002a88:	6801      	ldr	r1, [r0, #0]
 8002a8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8002a8e:	6001      	str	r1, [r0, #0]
 8002a90:	4770      	bx	lr
 8002a92:	0000      	.short	0x0000
 8002a94:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8002a98:	bf00      	nop
 8002a9a:	bf00      	nop

08002a9c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b08e      	sub	sp, #56	@ 0x38
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d022      	beq.n	8002af4 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8002aae:	2308      	movs	r3, #8
 8002ab0:	43db      	mvns	r3, r3
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d81b      	bhi.n	8002af0 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8002ab8:	2208      	movs	r2, #8
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4413      	add	r3, r2
 8002abe:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d014      	beq.n	8002af4 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f003 0307 	and.w	r3, r3, #7
 8002ad0:	f1c3 0308 	rsb	r3, r3, #8
 8002ad4:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8002ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ad8:	43db      	mvns	r3, r3
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d804      	bhi.n	8002aea <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ae4:	4413      	add	r3, r2
 8002ae6:	607b      	str	r3, [r7, #4]
 8002ae8:	e004      	b.n	8002af4 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 8002aea:	2300      	movs	r3, #0
 8002aec:	607b      	str	r3, [r7, #4]
 8002aee:	e001      	b.n	8002af4 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8002af0:	2300      	movs	r3, #0
 8002af2:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8002af4:	f7fe fc76 	bl	80013e4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002af8:	4b7a      	ldr	r3, [pc, #488]	@ (8002ce4 <pvPortMalloc+0x248>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d101      	bne.n	8002b04 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8002b00:	f000 f978 	bl	8002df4 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f2c0 80d3 	blt.w	8002cb2 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f000 80cf 	beq.w	8002cb2 <pvPortMalloc+0x216>
 8002b14:	4b74      	ldr	r3, [pc, #464]	@ (8002ce8 <pvPortMalloc+0x24c>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	687a      	ldr	r2, [r7, #4]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	f200 80c9 	bhi.w	8002cb2 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8002b20:	4b72      	ldr	r3, [pc, #456]	@ (8002cec <pvPortMalloc+0x250>)
 8002b22:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8002b24:	4b71      	ldr	r3, [pc, #452]	@ (8002cec <pvPortMalloc+0x250>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8002b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b2c:	4a70      	ldr	r2, [pc, #448]	@ (8002cf0 <pvPortMalloc+0x254>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d305      	bcc.n	8002b3e <pvPortMalloc+0xa2>
 8002b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b34:	4a6f      	ldr	r2, [pc, #444]	@ (8002cf4 <pvPortMalloc+0x258>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d801      	bhi.n	8002b3e <pvPortMalloc+0xa2>
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e000      	b.n	8002b40 <pvPortMalloc+0xa4>
 8002b3e:	2300      	movs	r3, #0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d129      	bne.n	8002b98 <pvPortMalloc+0xfc>
    __asm volatile
 8002b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b48:	f383 8811 	msr	BASEPRI, r3
 8002b4c:	f3bf 8f6f 	isb	sy
 8002b50:	f3bf 8f4f 	dsb	sy
 8002b54:	623b      	str	r3, [r7, #32]
}
 8002b56:	bf00      	nop
 8002b58:	bf00      	nop
 8002b5a:	e7fd      	b.n	8002b58 <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8002b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b5e:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8002b60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8002b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b68:	4a61      	ldr	r2, [pc, #388]	@ (8002cf0 <pvPortMalloc+0x254>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d305      	bcc.n	8002b7a <pvPortMalloc+0xde>
 8002b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b70:	4a60      	ldr	r2, [pc, #384]	@ (8002cf4 <pvPortMalloc+0x258>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d801      	bhi.n	8002b7a <pvPortMalloc+0xde>
 8002b76:	2301      	movs	r3, #1
 8002b78:	e000      	b.n	8002b7c <pvPortMalloc+0xe0>
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d10b      	bne.n	8002b98 <pvPortMalloc+0xfc>
    __asm volatile
 8002b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b84:	f383 8811 	msr	BASEPRI, r3
 8002b88:	f3bf 8f6f 	isb	sy
 8002b8c:	f3bf 8f4f 	dsb	sy
 8002b90:	61fb      	str	r3, [r7, #28]
}
 8002b92:	bf00      	nop
 8002b94:	bf00      	nop
 8002b96:	e7fd      	b.n	8002b94 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8002b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d903      	bls.n	8002baa <pvPortMalloc+0x10e>
 8002ba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d1d8      	bne.n	8002b5c <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8002baa:	4b4e      	ldr	r3, [pc, #312]	@ (8002ce4 <pvPortMalloc+0x248>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d07e      	beq.n	8002cb2 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8002bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2208      	movs	r2, #8
 8002bba:	4413      	add	r3, r2
 8002bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8002bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bc0:	4a4b      	ldr	r2, [pc, #300]	@ (8002cf0 <pvPortMalloc+0x254>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d305      	bcc.n	8002bd2 <pvPortMalloc+0x136>
 8002bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bc8:	4a4a      	ldr	r2, [pc, #296]	@ (8002cf4 <pvPortMalloc+0x258>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d801      	bhi.n	8002bd2 <pvPortMalloc+0x136>
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e000      	b.n	8002bd4 <pvPortMalloc+0x138>
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d10b      	bne.n	8002bf0 <pvPortMalloc+0x154>
    __asm volatile
 8002bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bdc:	f383 8811 	msr	BASEPRI, r3
 8002be0:	f3bf 8f6f 	isb	sy
 8002be4:	f3bf 8f4f 	dsb	sy
 8002be8:	61bb      	str	r3, [r7, #24]
}
 8002bea:	bf00      	nop
 8002bec:	bf00      	nop
 8002bee:	e7fd      	b.n	8002bec <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002bf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bf6:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8002bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d90b      	bls.n	8002c1a <pvPortMalloc+0x17e>
    __asm volatile
 8002c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c06:	f383 8811 	msr	BASEPRI, r3
 8002c0a:	f3bf 8f6f 	isb	sy
 8002c0e:	f3bf 8f4f 	dsb	sy
 8002c12:	617b      	str	r3, [r7, #20]
}
 8002c14:	bf00      	nop
 8002c16:	bf00      	nop
 8002c18:	e7fd      	b.n	8002c16 <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c1c:	685a      	ldr	r2, [r3, #4]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	1ad2      	subs	r2, r2, r3
 8002c22:	2308      	movs	r3, #8
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d924      	bls.n	8002c74 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002c2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	4413      	add	r3, r2
 8002c30:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c34:	f003 0307 	and.w	r3, r3, #7
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d00b      	beq.n	8002c54 <pvPortMalloc+0x1b8>
    __asm volatile
 8002c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c40:	f383 8811 	msr	BASEPRI, r3
 8002c44:	f3bf 8f6f 	isb	sy
 8002c48:	f3bf 8f4f 	dsb	sy
 8002c4c:	613b      	str	r3, [r7, #16]
}
 8002c4e:	bf00      	nop
 8002c50:	bf00      	nop
 8002c52:	e7fd      	b.n	8002c50 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c56:	685a      	ldr	r2, [r3, #4]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	1ad2      	subs	r2, r2, r3
 8002c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8002c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8002c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6c:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8002c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c72:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002c74:	4b1c      	ldr	r3, [pc, #112]	@ (8002ce8 <pvPortMalloc+0x24c>)
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	4a1a      	ldr	r2, [pc, #104]	@ (8002ce8 <pvPortMalloc+0x24c>)
 8002c80:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002c82:	4b19      	ldr	r3, [pc, #100]	@ (8002ce8 <pvPortMalloc+0x24c>)
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	4b1c      	ldr	r3, [pc, #112]	@ (8002cf8 <pvPortMalloc+0x25c>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d203      	bcs.n	8002c96 <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002c8e:	4b16      	ldr	r3, [pc, #88]	@ (8002ce8 <pvPortMalloc+0x24c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a19      	ldr	r2, [pc, #100]	@ (8002cf8 <pvPortMalloc+0x25c>)
 8002c94:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8002c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002c9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ca0:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8002ca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8002ca8:	4b14      	ldr	r3, [pc, #80]	@ (8002cfc <pvPortMalloc+0x260>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	3301      	adds	r3, #1
 8002cae:	4a13      	ldr	r2, [pc, #76]	@ (8002cfc <pvPortMalloc+0x260>)
 8002cb0:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002cb2:	f7fe fba5 	bl	8001400 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cb8:	f003 0307 	and.w	r3, r3, #7
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d00b      	beq.n	8002cd8 <pvPortMalloc+0x23c>
    __asm volatile
 8002cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cc4:	f383 8811 	msr	BASEPRI, r3
 8002cc8:	f3bf 8f6f 	isb	sy
 8002ccc:	f3bf 8f4f 	dsb	sy
 8002cd0:	60fb      	str	r3, [r7, #12]
}
 8002cd2:	bf00      	nop
 8002cd4:	bf00      	nop
 8002cd6:	e7fd      	b.n	8002cd4 <pvPortMalloc+0x238>
    return pvReturn;
 8002cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3738      	adds	r7, #56	@ 0x38
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	20012e10 	.word	0x20012e10
 8002ce8:	20012e14 	.word	0x20012e14
 8002cec:	20012e08 	.word	0x20012e08
 8002cf0:	20000208 	.word	0x20000208
 8002cf4:	20012e07 	.word	0x20012e07
 8002cf8:	20012e18 	.word	0x20012e18
 8002cfc:	20012e1c 	.word	0x20012e1c

08002d00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b088      	sub	sp, #32
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d064      	beq.n	8002ddc <vPortFree+0xdc>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8002d12:	2308      	movs	r3, #8
 8002d14:	425b      	negs	r3, r3
 8002d16:	69fa      	ldr	r2, [r7, #28]
 8002d18:	4413      	add	r3, r2
 8002d1a:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8002d20:	69bb      	ldr	r3, [r7, #24]
 8002d22:	4a30      	ldr	r2, [pc, #192]	@ (8002de4 <vPortFree+0xe4>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d305      	bcc.n	8002d34 <vPortFree+0x34>
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	4a2f      	ldr	r2, [pc, #188]	@ (8002de8 <vPortFree+0xe8>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d801      	bhi.n	8002d34 <vPortFree+0x34>
 8002d30:	2301      	movs	r3, #1
 8002d32:	e000      	b.n	8002d36 <vPortFree+0x36>
 8002d34:	2300      	movs	r3, #0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d10b      	bne.n	8002d52 <vPortFree+0x52>
    __asm volatile
 8002d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d3e:	f383 8811 	msr	BASEPRI, r3
 8002d42:	f3bf 8f6f 	isb	sy
 8002d46:	f3bf 8f4f 	dsb	sy
 8002d4a:	617b      	str	r3, [r7, #20]
}
 8002d4c:	bf00      	nop
 8002d4e:	bf00      	nop
 8002d50:	e7fd      	b.n	8002d4e <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	db0b      	blt.n	8002d72 <vPortFree+0x72>
    __asm volatile
 8002d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d5e:	f383 8811 	msr	BASEPRI, r3
 8002d62:	f3bf 8f6f 	isb	sy
 8002d66:	f3bf 8f4f 	dsb	sy
 8002d6a:	613b      	str	r3, [r7, #16]
}
 8002d6c:	bf00      	nop
 8002d6e:	bf00      	nop
 8002d70:	e7fd      	b.n	8002d6e <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d00b      	beq.n	8002d92 <vPortFree+0x92>
    __asm volatile
 8002d7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d7e:	f383 8811 	msr	BASEPRI, r3
 8002d82:	f3bf 8f6f 	isb	sy
 8002d86:	f3bf 8f4f 	dsb	sy
 8002d8a:	60fb      	str	r3, [r7, #12]
}
 8002d8c:	bf00      	nop
 8002d8e:	bf00      	nop
 8002d90:	e7fd      	b.n	8002d8e <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	0fdb      	lsrs	r3, r3, #31
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d01c      	beq.n	8002ddc <vPortFree+0xdc>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d118      	bne.n	8002ddc <vPortFree+0xdc>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8002db6:	f7fe fb15 	bl	80013e4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8002dec <vPortFree+0xec>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	4a09      	ldr	r2, [pc, #36]	@ (8002dec <vPortFree+0xec>)
 8002dc6:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002dc8:	69b8      	ldr	r0, [r7, #24]
 8002dca:	f000 f86d 	bl	8002ea8 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8002dce:	4b08      	ldr	r3, [pc, #32]	@ (8002df0 <vPortFree+0xf0>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	4a06      	ldr	r2, [pc, #24]	@ (8002df0 <vPortFree+0xf0>)
 8002dd6:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8002dd8:	f7fe fb12 	bl	8001400 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8002ddc:	bf00      	nop
 8002dde:	3720      	adds	r7, #32
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	20000208 	.word	0x20000208
 8002de8:	20012e07 	.word	0x20012e07
 8002dec:	20012e14 	.word	0x20012e14
 8002df0:	20012e20 	.word	0x20012e20

08002df4 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8002df4:	b480      	push	{r7}
 8002df6:	b085      	sub	sp, #20
 8002df8:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002dfa:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8002dfe:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8002e00:	4b24      	ldr	r3, [pc, #144]	@ (8002e94 <prvHeapInit+0xa0>)
 8002e02:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f003 0307 	and.w	r3, r3, #7
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00c      	beq.n	8002e28 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	3307      	adds	r3, #7
 8002e12:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f023 0307 	bic.w	r3, r3, #7
 8002e1a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8002e1c:	68ba      	ldr	r2, [r7, #8]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	4a1c      	ldr	r2, [pc, #112]	@ (8002e94 <prvHeapInit+0xa0>)
 8002e24:	4413      	add	r3, r2
 8002e26:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4a1b      	ldr	r2, [pc, #108]	@ (8002e98 <prvHeapInit+0xa4>)
 8002e2c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8002e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8002e98 <prvHeapInit+0xa4>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	4413      	add	r3, r2
 8002e3a:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8002e3c:	2208      	movs	r2, #8
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	1a9b      	subs	r3, r3, r2
 8002e42:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f023 0307 	bic.w	r3, r3, #7
 8002e4a:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	4a13      	ldr	r2, [pc, #76]	@ (8002e9c <prvHeapInit+0xa8>)
 8002e50:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8002e52:	4b12      	ldr	r3, [pc, #72]	@ (8002e9c <prvHeapInit+0xa8>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	2200      	movs	r2, #0
 8002e58:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8002e5a:	4b10      	ldr	r3, [pc, #64]	@ (8002e9c <prvHeapInit+0xa8>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	1ad2      	subs	r2, r2, r3
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8002e70:	4b0a      	ldr	r3, [pc, #40]	@ (8002e9c <prvHeapInit+0xa8>)
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	4a08      	ldr	r2, [pc, #32]	@ (8002ea0 <prvHeapInit+0xac>)
 8002e7e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	4a07      	ldr	r2, [pc, #28]	@ (8002ea4 <prvHeapInit+0xb0>)
 8002e86:	6013      	str	r3, [r2, #0]
}
 8002e88:	bf00      	nop
 8002e8a:	3714      	adds	r7, #20
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr
 8002e94:	20000208 	.word	0x20000208
 8002e98:	20012e08 	.word	0x20012e08
 8002e9c:	20012e10 	.word	0x20012e10
 8002ea0:	20012e18 	.word	0x20012e18
 8002ea4:	20012e14 	.word	0x20012e14

08002ea8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b087      	sub	sp, #28
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8002eb0:	4b36      	ldr	r3, [pc, #216]	@ (8002f8c <prvInsertBlockIntoFreeList+0xe4>)
 8002eb2:	617b      	str	r3, [r7, #20]
 8002eb4:	e002      	b.n	8002ebc <prvInsertBlockIntoFreeList+0x14>
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	617b      	str	r3, [r7, #20]
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d8f7      	bhi.n	8002eb6 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	4a30      	ldr	r2, [pc, #192]	@ (8002f8c <prvInsertBlockIntoFreeList+0xe4>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d018      	beq.n	8002f00 <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	4a2f      	ldr	r2, [pc, #188]	@ (8002f90 <prvInsertBlockIntoFreeList+0xe8>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d305      	bcc.n	8002ee2 <prvInsertBlockIntoFreeList+0x3a>
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	4a2e      	ldr	r2, [pc, #184]	@ (8002f94 <prvInsertBlockIntoFreeList+0xec>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d801      	bhi.n	8002ee2 <prvInsertBlockIntoFreeList+0x3a>
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e000      	b.n	8002ee4 <prvInsertBlockIntoFreeList+0x3c>
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d10b      	bne.n	8002f00 <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8002ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eec:	f383 8811 	msr	BASEPRI, r3
 8002ef0:	f3bf 8f6f 	isb	sy
 8002ef4:	f3bf 8f4f 	dsb	sy
 8002ef8:	60fb      	str	r3, [r7, #12]
}
 8002efa:	bf00      	nop
 8002efc:	bf00      	nop
 8002efe:	e7fd      	b.n	8002efc <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d108      	bne.n	8002f24 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	441a      	add	r2, r3
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	441a      	add	r2, r3
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d118      	bne.n	8002f6a <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	4b16      	ldr	r3, [pc, #88]	@ (8002f98 <prvInsertBlockIntoFreeList+0xf0>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d00d      	beq.n	8002f60 <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	685a      	ldr	r2, [r3, #4]
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	441a      	add	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	e008      	b.n	8002f72 <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8002f60:	4b0d      	ldr	r3, [pc, #52]	@ (8002f98 <prvInsertBlockIntoFreeList+0xf0>)
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	601a      	str	r2, [r3, #0]
 8002f68:	e003      	b.n	8002f72 <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8002f72:	697a      	ldr	r2, [r7, #20]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d002      	beq.n	8002f80 <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002f80:	bf00      	nop
 8002f82:	371c      	adds	r7, #28
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr
 8002f8c:	20012e08 	.word	0x20012e08
 8002f90:	20000208 	.word	0x20000208
 8002f94:	20012e07 	.word	0x20012e07
 8002f98:	20012e10 	.word	0x20012e10

08002f9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002fa2:	f000 fb77 	bl	8003694 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002fa6:	f000 f83d 	bl	8003024 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002faa:	f000 f8cf 	bl	800314c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002fae:	f000 f8a3 	bl	80030f8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  /* the queue is created to hold a maximum of 5 values, each of which is
     large enough to hold a variable of type int32_t */
  xQueue = xQueueCreate( 5, sizeof( int32_t ) );
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	2104      	movs	r1, #4
 8002fb6:	2005      	movs	r0, #5
 8002fb8:	f7fd fbf4 	bl	80007a4 <xQueueGenericCreate>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	4a13      	ldr	r2, [pc, #76]	@ (800300c <main+0x70>)
 8002fc0:	6013      	str	r3, [r2, #0]
  /* Create two instances of the task that will send to the queue.
     The task parameter is used to pass the value that the task will
     write to the queue, so one task will continuously write 100 to the queue,
     while the other task will continuously write 200 to the queue.
     Both tasks are create at priority 1 */
  xTaskCreate( vSenderTask, "Sender 1", 1000, ( void * ) 100, 1, NULL );
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	9301      	str	r3, [sp, #4]
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	9300      	str	r3, [sp, #0]
 8002fca:	2364      	movs	r3, #100	@ 0x64
 8002fcc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002fd0:	490f      	ldr	r1, [pc, #60]	@ (8003010 <main+0x74>)
 8002fd2:	4810      	ldr	r0, [pc, #64]	@ (8003014 <main+0x78>)
 8002fd4:	f7fe f82c 	bl	8001030 <xTaskCreate>
  xTaskCreate( vSenderTask, "Sender 2", 1000, ( void * ) 200, 1, NULL );
 8002fd8:	2300      	movs	r3, #0
 8002fda:	9301      	str	r3, [sp, #4]
 8002fdc:	2301      	movs	r3, #1
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	23c8      	movs	r3, #200	@ 0xc8
 8002fe2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002fe6:	490c      	ldr	r1, [pc, #48]	@ (8003018 <main+0x7c>)
 8002fe8:	480a      	ldr	r0, [pc, #40]	@ (8003014 <main+0x78>)
 8002fea:	f7fe f821 	bl	8001030 <xTaskCreate>

  /* Create the task that will read from the queue.
     The task is create with priority 2, so above the priority of the sender tasks */
  xTaskCreate( vReceiverTask, "Receiver", 1000, NULL, 2, NULL );
 8002fee:	2300      	movs	r3, #0
 8002ff0:	9301      	str	r3, [sp, #4]
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ffc:	4907      	ldr	r1, [pc, #28]	@ (800301c <main+0x80>)
 8002ffe:	4808      	ldr	r0, [pc, #32]	@ (8003020 <main+0x84>)
 8003000:	f7fe f816 	bl	8001030 <xTaskCreate>


  /* start the scheduler so the tasks start executing */
  vTaskStartScheduler();
 8003004:	f7fe f9aa 	bl	800135c <vTaskStartScheduler>

  /* If all is well, main() will not reach here because the scheduler will now
     be running the created tasks.
     If main() does reach here, then there was not enough heap memory to create either
     the idle or timer tasks */
  while (1)
 8003008:	bf00      	nop
 800300a:	e7fd      	b.n	8003008 <main+0x6c>
 800300c:	20012e6c 	.word	0x20012e6c
 8003010:	08005ca8 	.word	0x08005ca8
 8003014:	080032ad 	.word	0x080032ad
 8003018:	08005cb4 	.word	0x08005cb4
 800301c:	08005cc0 	.word	0x08005cc0
 8003020:	080032e9 	.word	0x080032e9

08003024 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b094      	sub	sp, #80	@ 0x50
 8003028:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800302a:	f107 0320 	add.w	r3, r7, #32
 800302e:	2230      	movs	r2, #48	@ 0x30
 8003030:	2100      	movs	r1, #0
 8003032:	4618      	mov	r0, r3
 8003034:	f002 f9a0 	bl	8005378 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003038:	f107 030c 	add.w	r3, r7, #12
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	605a      	str	r2, [r3, #4]
 8003042:	609a      	str	r2, [r3, #8]
 8003044:	60da      	str	r2, [r3, #12]
 8003046:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003048:	2300      	movs	r3, #0
 800304a:	60bb      	str	r3, [r7, #8]
 800304c:	4b28      	ldr	r3, [pc, #160]	@ (80030f0 <SystemClock_Config+0xcc>)
 800304e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003050:	4a27      	ldr	r2, [pc, #156]	@ (80030f0 <SystemClock_Config+0xcc>)
 8003052:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003056:	6413      	str	r3, [r2, #64]	@ 0x40
 8003058:	4b25      	ldr	r3, [pc, #148]	@ (80030f0 <SystemClock_Config+0xcc>)
 800305a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003060:	60bb      	str	r3, [r7, #8]
 8003062:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003064:	2300      	movs	r3, #0
 8003066:	607b      	str	r3, [r7, #4]
 8003068:	4b22      	ldr	r3, [pc, #136]	@ (80030f4 <SystemClock_Config+0xd0>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a21      	ldr	r2, [pc, #132]	@ (80030f4 <SystemClock_Config+0xd0>)
 800306e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003072:	6013      	str	r3, [r2, #0]
 8003074:	4b1f      	ldr	r3, [pc, #124]	@ (80030f4 <SystemClock_Config+0xd0>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800307c:	607b      	str	r3, [r7, #4]
 800307e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003080:	2302      	movs	r3, #2
 8003082:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003084:	2301      	movs	r3, #1
 8003086:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003088:	2310      	movs	r3, #16
 800308a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800308c:	2302      	movs	r3, #2
 800308e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003090:	2300      	movs	r3, #0
 8003092:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003094:	2308      	movs	r3, #8
 8003096:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8003098:	2332      	movs	r3, #50	@ 0x32
 800309a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800309c:	2304      	movs	r3, #4
 800309e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80030a0:	2307      	movs	r3, #7
 80030a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030a4:	f107 0320 	add.w	r3, r7, #32
 80030a8:	4618      	mov	r0, r3
 80030aa:	f000 fdcd 	bl	8003c48 <HAL_RCC_OscConfig>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80030b4:	f000 f964 	bl	8003380 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030b8:	230f      	movs	r3, #15
 80030ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030bc:	2302      	movs	r3, #2
 80030be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80030c4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80030c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80030ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80030d0:	f107 030c 	add.w	r3, r7, #12
 80030d4:	2100      	movs	r1, #0
 80030d6:	4618      	mov	r0, r3
 80030d8:	f001 f82e 	bl	8004138 <HAL_RCC_ClockConfig>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80030e2:	f000 f94d 	bl	8003380 <Error_Handler>
  }
}
 80030e6:	bf00      	nop
 80030e8:	3750      	adds	r7, #80	@ 0x50
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40023800 	.word	0x40023800
 80030f4:	40007000 	.word	0x40007000

080030f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80030fc:	4b11      	ldr	r3, [pc, #68]	@ (8003144 <MX_USART2_UART_Init+0x4c>)
 80030fe:	4a12      	ldr	r2, [pc, #72]	@ (8003148 <MX_USART2_UART_Init+0x50>)
 8003100:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003102:	4b10      	ldr	r3, [pc, #64]	@ (8003144 <MX_USART2_UART_Init+0x4c>)
 8003104:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003108:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800310a:	4b0e      	ldr	r3, [pc, #56]	@ (8003144 <MX_USART2_UART_Init+0x4c>)
 800310c:	2200      	movs	r2, #0
 800310e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003110:	4b0c      	ldr	r3, [pc, #48]	@ (8003144 <MX_USART2_UART_Init+0x4c>)
 8003112:	2200      	movs	r2, #0
 8003114:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003116:	4b0b      	ldr	r3, [pc, #44]	@ (8003144 <MX_USART2_UART_Init+0x4c>)
 8003118:	2200      	movs	r2, #0
 800311a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800311c:	4b09      	ldr	r3, [pc, #36]	@ (8003144 <MX_USART2_UART_Init+0x4c>)
 800311e:	220c      	movs	r2, #12
 8003120:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003122:	4b08      	ldr	r3, [pc, #32]	@ (8003144 <MX_USART2_UART_Init+0x4c>)
 8003124:	2200      	movs	r2, #0
 8003126:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003128:	4b06      	ldr	r3, [pc, #24]	@ (8003144 <MX_USART2_UART_Init+0x4c>)
 800312a:	2200      	movs	r2, #0
 800312c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800312e:	4805      	ldr	r0, [pc, #20]	@ (8003144 <MX_USART2_UART_Init+0x4c>)
 8003130:	f001 fcf6 	bl	8004b20 <HAL_UART_Init>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800313a:	f000 f921 	bl	8003380 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800313e:	bf00      	nop
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	20012e24 	.word	0x20012e24
 8003148:	40004400 	.word	0x40004400

0800314c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b08a      	sub	sp, #40	@ 0x28
 8003150:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003152:	f107 0314 	add.w	r3, r7, #20
 8003156:	2200      	movs	r2, #0
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	605a      	str	r2, [r3, #4]
 800315c:	609a      	str	r2, [r3, #8]
 800315e:	60da      	str	r2, [r3, #12]
 8003160:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003162:	2300      	movs	r3, #0
 8003164:	613b      	str	r3, [r7, #16]
 8003166:	4b3c      	ldr	r3, [pc, #240]	@ (8003258 <MX_GPIO_Init+0x10c>)
 8003168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800316a:	4a3b      	ldr	r2, [pc, #236]	@ (8003258 <MX_GPIO_Init+0x10c>)
 800316c:	f043 0301 	orr.w	r3, r3, #1
 8003170:	6313      	str	r3, [r2, #48]	@ 0x30
 8003172:	4b39      	ldr	r3, [pc, #228]	@ (8003258 <MX_GPIO_Init+0x10c>)
 8003174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	613b      	str	r3, [r7, #16]
 800317c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	60fb      	str	r3, [r7, #12]
 8003182:	4b35      	ldr	r3, [pc, #212]	@ (8003258 <MX_GPIO_Init+0x10c>)
 8003184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003186:	4a34      	ldr	r2, [pc, #208]	@ (8003258 <MX_GPIO_Init+0x10c>)
 8003188:	f043 0302 	orr.w	r3, r3, #2
 800318c:	6313      	str	r3, [r2, #48]	@ 0x30
 800318e:	4b32      	ldr	r3, [pc, #200]	@ (8003258 <MX_GPIO_Init+0x10c>)
 8003190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	60bb      	str	r3, [r7, #8]
 800319e:	4b2e      	ldr	r3, [pc, #184]	@ (8003258 <MX_GPIO_Init+0x10c>)
 80031a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a2:	4a2d      	ldr	r2, [pc, #180]	@ (8003258 <MX_GPIO_Init+0x10c>)
 80031a4:	f043 0308 	orr.w	r3, r3, #8
 80031a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80031aa:	4b2b      	ldr	r3, [pc, #172]	@ (8003258 <MX_GPIO_Init+0x10c>)
 80031ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ae:	f003 0308 	and.w	r3, r3, #8
 80031b2:	60bb      	str	r3, [r7, #8]
 80031b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80031b6:	2300      	movs	r3, #0
 80031b8:	607b      	str	r3, [r7, #4]
 80031ba:	4b27      	ldr	r3, [pc, #156]	@ (8003258 <MX_GPIO_Init+0x10c>)
 80031bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031be:	4a26      	ldr	r2, [pc, #152]	@ (8003258 <MX_GPIO_Init+0x10c>)
 80031c0:	f043 0304 	orr.w	r3, r3, #4
 80031c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80031c6:	4b24      	ldr	r3, [pc, #144]	@ (8003258 <MX_GPIO_Init+0x10c>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ca:	f003 0304 	and.w	r3, r3, #4
 80031ce:	607b      	str	r3, [r7, #4]
 80031d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 80031d2:	2200      	movs	r2, #0
 80031d4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80031d8:	4820      	ldr	r0, [pc, #128]	@ (800325c <MX_GPIO_Init+0x110>)
 80031da:	f000 fd1b 	bl	8003c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80031de:	2301      	movs	r3, #1
 80031e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80031e2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80031e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e8:	2300      	movs	r3, #0
 80031ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80031ec:	f107 0314 	add.w	r3, r7, #20
 80031f0:	4619      	mov	r1, r3
 80031f2:	481b      	ldr	r0, [pc, #108]	@ (8003260 <MX_GPIO_Init+0x114>)
 80031f4:	f000 fb72 	bl	80038dc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80031f8:	2304      	movs	r3, #4
 80031fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031fc:	2300      	movs	r3, #0
 80031fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003200:	2300      	movs	r3, #0
 8003202:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8003204:	f107 0314 	add.w	r3, r7, #20
 8003208:	4619      	mov	r1, r3
 800320a:	4816      	ldr	r0, [pc, #88]	@ (8003264 <MX_GPIO_Init+0x118>)
 800320c:	f000 fb66 	bl	80038dc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8003210:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8003214:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003216:	2301      	movs	r3, #1
 8003218:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800321a:	2300      	movs	r3, #0
 800321c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800321e:	2300      	movs	r3, #0
 8003220:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003222:	f107 0314 	add.w	r3, r7, #20
 8003226:	4619      	mov	r1, r3
 8003228:	480c      	ldr	r0, [pc, #48]	@ (800325c <MX_GPIO_Init+0x110>)
 800322a:	f000 fb57 	bl	80038dc <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_MCK_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin;
 800322e:	2380      	movs	r3, #128	@ 0x80
 8003230:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003232:	2302      	movs	r3, #2
 8003234:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003236:	2300      	movs	r3, #0
 8003238:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800323a:	2300      	movs	r3, #0
 800323c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800323e:	2306      	movs	r3, #6
 8003240:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(I2S3_MCK_GPIO_Port, &GPIO_InitStruct);
 8003242:	f107 0314 	add.w	r3, r7, #20
 8003246:	4619      	mov	r1, r3
 8003248:	4807      	ldr	r0, [pc, #28]	@ (8003268 <MX_GPIO_Init+0x11c>)
 800324a:	f000 fb47 	bl	80038dc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800324e:	bf00      	nop
 8003250:	3728      	adds	r7, #40	@ 0x28
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	40023800 	.word	0x40023800
 800325c:	40020c00 	.word	0x40020c00
 8003260:	40020000 	.word	0x40020000
 8003264:	40020400 	.word	0x40020400
 8003268:	40020800 	.word	0x40020800

0800326c <UART2_Print_Text>:

/* USER CODE BEGIN 4 */
void UART2_Print_Text( UART_HandleTypeDef *huart, const char *text )
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  uint8_t character;

  /* loop through the string until null character found */
  for ( character = 0; text[ character ] != '\0'; character++ )
 8003276:	2300      	movs	r3, #0
 8003278:	73fb      	strb	r3, [r7, #15]
 800327a:	e00b      	b.n	8003294 <UART2_Print_Text+0x28>
  {
    /* transmit current character over UART */
    HAL_UART_Transmit( huart, ( const uint8_t* ) &text[ character ], 1, 5000 );
 800327c:	7bfb      	ldrb	r3, [r7, #15]
 800327e:	683a      	ldr	r2, [r7, #0]
 8003280:	18d1      	adds	r1, r2, r3
 8003282:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003286:	2201      	movs	r2, #1
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f001 fc99 	bl	8004bc0 <HAL_UART_Transmit>
  for ( character = 0; text[ character ] != '\0'; character++ )
 800328e:	7bfb      	ldrb	r3, [r7, #15]
 8003290:	3301      	adds	r3, #1
 8003292:	73fb      	strb	r3, [r7, #15]
 8003294:	7bfb      	ldrb	r3, [r7, #15]
 8003296:	683a      	ldr	r2, [r7, #0]
 8003298:	4413      	add	r3, r2
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d1ed      	bne.n	800327c <UART2_Print_Text+0x10>
  }
}
 80032a0:	bf00      	nop
 80032a2:	bf00      	nop
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
	...

080032ac <vSenderTask>:

static void vSenderTask( void *pvParameters )
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  /* Two instances of this task are created so the value that is sent to the queue
     is passed in via the task parameter - this way each instance can use a different
     value.
     The queue was created to hold values of type int32_t, so cast the parameter to
     the required type */
  lValueToSend = ( int32_t ) pvParameters;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	60bb      	str	r3, [r7, #8]
       The third parameter is the Block time - the time the task should be
       kept in the Blocked state to wait for space to become available on
       the queue should the queue already be full.
       In this case a block time is not specified because the queue should
       never contain more than one item, and therefore never be full. */
    xStatus = xQueueSendToBack( xQueue, &lValueToSend, 0 );
 80032b8:	4b08      	ldr	r3, [pc, #32]	@ (80032dc <vSenderTask+0x30>)
 80032ba:	6818      	ldr	r0, [r3, #0]
 80032bc:	f107 0108 	add.w	r1, r7, #8
 80032c0:	2300      	movs	r3, #0
 80032c2:	2200      	movs	r2, #0
 80032c4:	f7fd fae0 	bl	8000888 <xQueueGenericSend>
 80032c8:	60f8      	str	r0, [r7, #12]

    if ( xStatus != pdPASS )
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d0f3      	beq.n	80032b8 <vSenderTask+0xc>
    {
      /* the send operation could not complete because the queue was full
         - this must be an error as the queue should never contain more
           than one item! */
      UART2_Print_Text( &huart2, "Could not send to the queue\n\r" );
 80032d0:	4903      	ldr	r1, [pc, #12]	@ (80032e0 <vSenderTask+0x34>)
 80032d2:	4804      	ldr	r0, [pc, #16]	@ (80032e4 <vSenderTask+0x38>)
 80032d4:	f7ff ffca 	bl	800326c <UART2_Print_Text>
    xStatus = xQueueSendToBack( xQueue, &lValueToSend, 0 );
 80032d8:	e7ee      	b.n	80032b8 <vSenderTask+0xc>
 80032da:	bf00      	nop
 80032dc:	20012e6c 	.word	0x20012e6c
 80032e0:	08005ccc 	.word	0x08005ccc
 80032e4:	20012e24 	.word	0x20012e24

080032e8 <vReceiverTask>:
    }
  }
}

static void vReceiverTask( void *pvParameters )
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]

  /* declare the variable that will hold the status of xQueueReceive() */
  BaseType_t xStatus;
  
  /* get 100 milliseconds equivalency in tick interrupts */
  const TickType_t xTicksToWait = pdMS_TO_TICKS( 100 );
 80032f0:	2364      	movs	r3, #100	@ 0x64
 80032f2:	617b      	str	r3, [r7, #20]
  /* as per most tasks, this task is implemented in an infinite loop */
  for ( ;; )
  {
    /* this call should always find the queue empty because this task
       will immediately remove any data that is written to the queue */
    if ( uxQueueMessagesWaiting( xQueue ) != 0 )
 80032f4:	4b13      	ldr	r3, [pc, #76]	@ (8003344 <vReceiverTask+0x5c>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7fd fca9 	bl	8000c50 <uxQueueMessagesWaiting>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d003      	beq.n	800330c <vReceiverTask+0x24>
    {
      UART2_Print_Text( &huart2, "Queue should have been empty!\n\r" );
 8003304:	4910      	ldr	r1, [pc, #64]	@ (8003348 <vReceiverTask+0x60>)
 8003306:	4811      	ldr	r0, [pc, #68]	@ (800334c <vReceiverTask+0x64>)
 8003308:	f7ff ffb0 	bl	800326c <UART2_Print_Text>
       variable that has the required size to hold the received data.
       
       The last parameter is the block time - the maximum amount of time
       that the task will remain in the Blocked state to wait for data to
       be available should the queue already be empty */
    xStatus = xQueueReceive( xQueue, &lReceivedValue, xTicksToWait );
 800330c:	4b0d      	ldr	r3, [pc, #52]	@ (8003344 <vReceiverTask+0x5c>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f107 010c 	add.w	r1, r7, #12
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	4618      	mov	r0, r3
 8003318:	f7fd fbb8 	bl	8000a8c <xQueueReceive>
 800331c:	6138      	str	r0, [r7, #16]

    if ( xStatus == pdPASS )
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d10a      	bne.n	800333a <vReceiverTask+0x52>
    {
      /* data was successfully received from the queue,
         print out the received value */
      sprintf( pcReceivedQueue, "Received = %ld\n\r", lReceivedValue );
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	461a      	mov	r2, r3
 8003328:	4909      	ldr	r1, [pc, #36]	@ (8003350 <vReceiverTask+0x68>)
 800332a:	480a      	ldr	r0, [pc, #40]	@ (8003354 <vReceiverTask+0x6c>)
 800332c:	f002 f804 	bl	8005338 <siprintf>
      UART2_Print_Text( &huart2, ( const char * ) pcReceivedQueue );
 8003330:	4908      	ldr	r1, [pc, #32]	@ (8003354 <vReceiverTask+0x6c>)
 8003332:	4806      	ldr	r0, [pc, #24]	@ (800334c <vReceiverTask+0x64>)
 8003334:	f7ff ff9a 	bl	800326c <UART2_Print_Text>
 8003338:	e7dc      	b.n	80032f4 <vReceiverTask+0xc>
    else
    {
      /* Data was not received from the queue even after waiting for 100ms.
        This must be an error as the sending tasks are free running and will
        be continuously writing to the queue */
      UART2_Print_Text( &huart2, "Could not receive from the queue\n\r" );
 800333a:	4907      	ldr	r1, [pc, #28]	@ (8003358 <vReceiverTask+0x70>)
 800333c:	4803      	ldr	r0, [pc, #12]	@ (800334c <vReceiverTask+0x64>)
 800333e:	f7ff ff95 	bl	800326c <UART2_Print_Text>
    if ( uxQueueMessagesWaiting( xQueue ) != 0 )
 8003342:	e7d7      	b.n	80032f4 <vReceiverTask+0xc>
 8003344:	20012e6c 	.word	0x20012e6c
 8003348:	08005cec 	.word	0x08005cec
 800334c:	20012e24 	.word	0x20012e24
 8003350:	08005d0c 	.word	0x08005d0c
 8003354:	20012e70 	.word	0x20012e70
 8003358:	08005d20 	.word	0x08005d20

0800335c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a04      	ldr	r2, [pc, #16]	@ (800337c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d101      	bne.n	8003372 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800336e:	f000 f9b3 	bl	80036d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003372:	bf00      	nop
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	40001000 	.word	0x40001000

08003380 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003384:	b672      	cpsid	i
}
 8003386:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003388:	bf00      	nop
 800338a:	e7fd      	b.n	8003388 <Error_Handler+0x8>

0800338c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800338c:	b480      	push	{r7}
 800338e:	b083      	sub	sp, #12
 8003390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003392:	2300      	movs	r3, #0
 8003394:	607b      	str	r3, [r7, #4]
 8003396:	4b10      	ldr	r3, [pc, #64]	@ (80033d8 <HAL_MspInit+0x4c>)
 8003398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800339a:	4a0f      	ldr	r2, [pc, #60]	@ (80033d8 <HAL_MspInit+0x4c>)
 800339c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80033a2:	4b0d      	ldr	r3, [pc, #52]	@ (80033d8 <HAL_MspInit+0x4c>)
 80033a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033aa:	607b      	str	r3, [r7, #4]
 80033ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80033ae:	2300      	movs	r3, #0
 80033b0:	603b      	str	r3, [r7, #0]
 80033b2:	4b09      	ldr	r3, [pc, #36]	@ (80033d8 <HAL_MspInit+0x4c>)
 80033b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b6:	4a08      	ldr	r2, [pc, #32]	@ (80033d8 <HAL_MspInit+0x4c>)
 80033b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80033be:	4b06      	ldr	r3, [pc, #24]	@ (80033d8 <HAL_MspInit+0x4c>)
 80033c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033c6:	603b      	str	r3, [r7, #0]
 80033c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033ca:	bf00      	nop
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	40023800 	.word	0x40023800

080033dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b08a      	sub	sp, #40	@ 0x28
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e4:	f107 0314 	add.w	r3, r7, #20
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	605a      	str	r2, [r3, #4]
 80033ee:	609a      	str	r2, [r3, #8]
 80033f0:	60da      	str	r2, [r3, #12]
 80033f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a19      	ldr	r2, [pc, #100]	@ (8003460 <HAL_UART_MspInit+0x84>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d12b      	bne.n	8003456 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80033fe:	2300      	movs	r3, #0
 8003400:	613b      	str	r3, [r7, #16]
 8003402:	4b18      	ldr	r3, [pc, #96]	@ (8003464 <HAL_UART_MspInit+0x88>)
 8003404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003406:	4a17      	ldr	r2, [pc, #92]	@ (8003464 <HAL_UART_MspInit+0x88>)
 8003408:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800340c:	6413      	str	r3, [r2, #64]	@ 0x40
 800340e:	4b15      	ldr	r3, [pc, #84]	@ (8003464 <HAL_UART_MspInit+0x88>)
 8003410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003416:	613b      	str	r3, [r7, #16]
 8003418:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800341a:	2300      	movs	r3, #0
 800341c:	60fb      	str	r3, [r7, #12]
 800341e:	4b11      	ldr	r3, [pc, #68]	@ (8003464 <HAL_UART_MspInit+0x88>)
 8003420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003422:	4a10      	ldr	r2, [pc, #64]	@ (8003464 <HAL_UART_MspInit+0x88>)
 8003424:	f043 0301 	orr.w	r3, r3, #1
 8003428:	6313      	str	r3, [r2, #48]	@ 0x30
 800342a:	4b0e      	ldr	r3, [pc, #56]	@ (8003464 <HAL_UART_MspInit+0x88>)
 800342c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	60fb      	str	r3, [r7, #12]
 8003434:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003436:	230c      	movs	r3, #12
 8003438:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800343a:	2302      	movs	r3, #2
 800343c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800343e:	2300      	movs	r3, #0
 8003440:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003442:	2303      	movs	r3, #3
 8003444:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003446:	2307      	movs	r3, #7
 8003448:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800344a:	f107 0314 	add.w	r3, r7, #20
 800344e:	4619      	mov	r1, r3
 8003450:	4805      	ldr	r0, [pc, #20]	@ (8003468 <HAL_UART_MspInit+0x8c>)
 8003452:	f000 fa43 	bl	80038dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003456:	bf00      	nop
 8003458:	3728      	adds	r7, #40	@ 0x28
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	40004400 	.word	0x40004400
 8003464:	40023800 	.word	0x40023800
 8003468:	40020000 	.word	0x40020000

0800346c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b08e      	sub	sp, #56	@ 0x38
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003474:	2300      	movs	r3, #0
 8003476:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003478:	2300      	movs	r3, #0
 800347a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800347c:	2300      	movs	r3, #0
 800347e:	60fb      	str	r3, [r7, #12]
 8003480:	4b33      	ldr	r3, [pc, #204]	@ (8003550 <HAL_InitTick+0xe4>)
 8003482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003484:	4a32      	ldr	r2, [pc, #200]	@ (8003550 <HAL_InitTick+0xe4>)
 8003486:	f043 0310 	orr.w	r3, r3, #16
 800348a:	6413      	str	r3, [r2, #64]	@ 0x40
 800348c:	4b30      	ldr	r3, [pc, #192]	@ (8003550 <HAL_InitTick+0xe4>)
 800348e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003490:	f003 0310 	and.w	r3, r3, #16
 8003494:	60fb      	str	r3, [r7, #12]
 8003496:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003498:	f107 0210 	add.w	r2, r7, #16
 800349c:	f107 0314 	add.w	r3, r7, #20
 80034a0:	4611      	mov	r1, r2
 80034a2:	4618      	mov	r0, r3
 80034a4:	f001 f868 	bl	8004578 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80034a8:	6a3b      	ldr	r3, [r7, #32]
 80034aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80034ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d103      	bne.n	80034ba <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80034b2:	f001 f839 	bl	8004528 <HAL_RCC_GetPCLK1Freq>
 80034b6:	6378      	str	r0, [r7, #52]	@ 0x34
 80034b8:	e004      	b.n	80034c4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80034ba:	f001 f835 	bl	8004528 <HAL_RCC_GetPCLK1Freq>
 80034be:	4603      	mov	r3, r0
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80034c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034c6:	4a23      	ldr	r2, [pc, #140]	@ (8003554 <HAL_InitTick+0xe8>)
 80034c8:	fba2 2303 	umull	r2, r3, r2, r3
 80034cc:	0c9b      	lsrs	r3, r3, #18
 80034ce:	3b01      	subs	r3, #1
 80034d0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80034d2:	4b21      	ldr	r3, [pc, #132]	@ (8003558 <HAL_InitTick+0xec>)
 80034d4:	4a21      	ldr	r2, [pc, #132]	@ (800355c <HAL_InitTick+0xf0>)
 80034d6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80034d8:	4b1f      	ldr	r3, [pc, #124]	@ (8003558 <HAL_InitTick+0xec>)
 80034da:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80034de:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80034e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003558 <HAL_InitTick+0xec>)
 80034e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80034e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003558 <HAL_InitTick+0xec>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003558 <HAL_InitTick+0xec>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034f2:	4b19      	ldr	r3, [pc, #100]	@ (8003558 <HAL_InitTick+0xec>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80034f8:	4817      	ldr	r0, [pc, #92]	@ (8003558 <HAL_InitTick+0xec>)
 80034fa:	f001 f86f 	bl	80045dc <HAL_TIM_Base_Init>
 80034fe:	4603      	mov	r3, r0
 8003500:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003504:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003508:	2b00      	cmp	r3, #0
 800350a:	d11b      	bne.n	8003544 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800350c:	4812      	ldr	r0, [pc, #72]	@ (8003558 <HAL_InitTick+0xec>)
 800350e:	f001 f8bf 	bl	8004690 <HAL_TIM_Base_Start_IT>
 8003512:	4603      	mov	r3, r0
 8003514:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003518:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800351c:	2b00      	cmp	r3, #0
 800351e:	d111      	bne.n	8003544 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003520:	2036      	movs	r0, #54	@ 0x36
 8003522:	f000 f9cd 	bl	80038c0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2b0f      	cmp	r3, #15
 800352a:	d808      	bhi.n	800353e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800352c:	2200      	movs	r2, #0
 800352e:	6879      	ldr	r1, [r7, #4]
 8003530:	2036      	movs	r0, #54	@ 0x36
 8003532:	f000 f9a9 	bl	8003888 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003536:	4a0a      	ldr	r2, [pc, #40]	@ (8003560 <HAL_InitTick+0xf4>)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6013      	str	r3, [r2, #0]
 800353c:	e002      	b.n	8003544 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003544:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003548:	4618      	mov	r0, r3
 800354a:	3738      	adds	r7, #56	@ 0x38
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40023800 	.word	0x40023800
 8003554:	431bde83 	.word	0x431bde83
 8003558:	20012e84 	.word	0x20012e84
 800355c:	40001000 	.word	0x40001000
 8003560:	2000000c 	.word	0x2000000c

08003564 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003564:	b480      	push	{r7}
 8003566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003568:	bf00      	nop
 800356a:	e7fd      	b.n	8003568 <NMI_Handler+0x4>

0800356c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800356c:	b480      	push	{r7}
 800356e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003570:	bf00      	nop
 8003572:	e7fd      	b.n	8003570 <HardFault_Handler+0x4>

08003574 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003574:	b480      	push	{r7}
 8003576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003578:	bf00      	nop
 800357a:	e7fd      	b.n	8003578 <MemManage_Handler+0x4>

0800357c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003580:	bf00      	nop
 8003582:	e7fd      	b.n	8003580 <BusFault_Handler+0x4>

08003584 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003584:	b480      	push	{r7}
 8003586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003588:	bf00      	nop
 800358a:	e7fd      	b.n	8003588 <UsageFault_Handler+0x4>

0800358c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800358c:	b480      	push	{r7}
 800358e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003590:	bf00      	nop
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
	...

0800359c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80035a0:	4802      	ldr	r0, [pc, #8]	@ (80035ac <TIM6_DAC_IRQHandler+0x10>)
 80035a2:	f001 f8e5 	bl	8004770 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80035a6:	bf00      	nop
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	20012e84 	.word	0x20012e84

080035b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035b8:	4a14      	ldr	r2, [pc, #80]	@ (800360c <_sbrk+0x5c>)
 80035ba:	4b15      	ldr	r3, [pc, #84]	@ (8003610 <_sbrk+0x60>)
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035c4:	4b13      	ldr	r3, [pc, #76]	@ (8003614 <_sbrk+0x64>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d102      	bne.n	80035d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035cc:	4b11      	ldr	r3, [pc, #68]	@ (8003614 <_sbrk+0x64>)
 80035ce:	4a12      	ldr	r2, [pc, #72]	@ (8003618 <_sbrk+0x68>)
 80035d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035d2:	4b10      	ldr	r3, [pc, #64]	@ (8003614 <_sbrk+0x64>)
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4413      	add	r3, r2
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d207      	bcs.n	80035f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035e0:	f001 fed2 	bl	8005388 <__errno>
 80035e4:	4603      	mov	r3, r0
 80035e6:	220c      	movs	r2, #12
 80035e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035ea:	f04f 33ff 	mov.w	r3, #4294967295
 80035ee:	e009      	b.n	8003604 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035f0:	4b08      	ldr	r3, [pc, #32]	@ (8003614 <_sbrk+0x64>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035f6:	4b07      	ldr	r3, [pc, #28]	@ (8003614 <_sbrk+0x64>)
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4413      	add	r3, r2
 80035fe:	4a05      	ldr	r2, [pc, #20]	@ (8003614 <_sbrk+0x64>)
 8003600:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003602:	68fb      	ldr	r3, [r7, #12]
}
 8003604:	4618      	mov	r0, r3
 8003606:	3718      	adds	r7, #24
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	20020000 	.word	0x20020000
 8003610:	00000400 	.word	0x00000400
 8003614:	20012ecc 	.word	0x20012ecc
 8003618:	20013020 	.word	0x20013020

0800361c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800361c:	b480      	push	{r7}
 800361e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003620:	4b06      	ldr	r3, [pc, #24]	@ (800363c <SystemInit+0x20>)
 8003622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003626:	4a05      	ldr	r2, [pc, #20]	@ (800363c <SystemInit+0x20>)
 8003628:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800362c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003630:	bf00      	nop
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	e000ed00 	.word	0xe000ed00

08003640 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003640:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003678 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003644:	f7ff ffea 	bl	800361c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003648:	480c      	ldr	r0, [pc, #48]	@ (800367c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800364a:	490d      	ldr	r1, [pc, #52]	@ (8003680 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800364c:	4a0d      	ldr	r2, [pc, #52]	@ (8003684 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800364e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003650:	e002      	b.n	8003658 <LoopCopyDataInit>

08003652 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003652:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003654:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003656:	3304      	adds	r3, #4

08003658 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003658:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800365a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800365c:	d3f9      	bcc.n	8003652 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800365e:	4a0a      	ldr	r2, [pc, #40]	@ (8003688 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003660:	4c0a      	ldr	r4, [pc, #40]	@ (800368c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003662:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003664:	e001      	b.n	800366a <LoopFillZerobss>

08003666 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003666:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003668:	3204      	adds	r2, #4

0800366a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800366a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800366c:	d3fb      	bcc.n	8003666 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800366e:	f001 fe91 	bl	8005394 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003672:	f7ff fc93 	bl	8002f9c <main>
  bx  lr    
 8003676:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003678:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800367c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003680:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8003684:	08005da0 	.word	0x08005da0
  ldr r2, =_sbss
 8003688:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 800368c:	2001301c 	.word	0x2001301c

08003690 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003690:	e7fe      	b.n	8003690 <ADC_IRQHandler>
	...

08003694 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003698:	4b0e      	ldr	r3, [pc, #56]	@ (80036d4 <HAL_Init+0x40>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a0d      	ldr	r2, [pc, #52]	@ (80036d4 <HAL_Init+0x40>)
 800369e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80036a4:	4b0b      	ldr	r3, [pc, #44]	@ (80036d4 <HAL_Init+0x40>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a0a      	ldr	r2, [pc, #40]	@ (80036d4 <HAL_Init+0x40>)
 80036aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036b0:	4b08      	ldr	r3, [pc, #32]	@ (80036d4 <HAL_Init+0x40>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a07      	ldr	r2, [pc, #28]	@ (80036d4 <HAL_Init+0x40>)
 80036b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036bc:	2003      	movs	r0, #3
 80036be:	f000 f8d8 	bl	8003872 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036c2:	2000      	movs	r0, #0
 80036c4:	f7ff fed2 	bl	800346c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036c8:	f7ff fe60 	bl	800338c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	40023c00 	.word	0x40023c00

080036d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036dc:	4b06      	ldr	r3, [pc, #24]	@ (80036f8 <HAL_IncTick+0x20>)
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	461a      	mov	r2, r3
 80036e2:	4b06      	ldr	r3, [pc, #24]	@ (80036fc <HAL_IncTick+0x24>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4413      	add	r3, r2
 80036e8:	4a04      	ldr	r2, [pc, #16]	@ (80036fc <HAL_IncTick+0x24>)
 80036ea:	6013      	str	r3, [r2, #0]
}
 80036ec:	bf00      	nop
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	20000010 	.word	0x20000010
 80036fc:	20012ed0 	.word	0x20012ed0

08003700 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
  return uwTick;
 8003704:	4b03      	ldr	r3, [pc, #12]	@ (8003714 <HAL_GetTick+0x14>)
 8003706:	681b      	ldr	r3, [r3, #0]
}
 8003708:	4618      	mov	r0, r3
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	20012ed0 	.word	0x20012ed0

08003718 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f003 0307 	and.w	r3, r3, #7
 8003726:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003728:	4b0c      	ldr	r3, [pc, #48]	@ (800375c <__NVIC_SetPriorityGrouping+0x44>)
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800372e:	68ba      	ldr	r2, [r7, #8]
 8003730:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003734:	4013      	ands	r3, r2
 8003736:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003740:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003744:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003748:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800374a:	4a04      	ldr	r2, [pc, #16]	@ (800375c <__NVIC_SetPriorityGrouping+0x44>)
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	60d3      	str	r3, [r2, #12]
}
 8003750:	bf00      	nop
 8003752:	3714      	adds	r7, #20
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr
 800375c:	e000ed00 	.word	0xe000ed00

08003760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003764:	4b04      	ldr	r3, [pc, #16]	@ (8003778 <__NVIC_GetPriorityGrouping+0x18>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	0a1b      	lsrs	r3, r3, #8
 800376a:	f003 0307 	and.w	r3, r3, #7
}
 800376e:	4618      	mov	r0, r3
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr
 8003778:	e000ed00 	.word	0xe000ed00

0800377c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	4603      	mov	r3, r0
 8003784:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378a:	2b00      	cmp	r3, #0
 800378c:	db0b      	blt.n	80037a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800378e:	79fb      	ldrb	r3, [r7, #7]
 8003790:	f003 021f 	and.w	r2, r3, #31
 8003794:	4907      	ldr	r1, [pc, #28]	@ (80037b4 <__NVIC_EnableIRQ+0x38>)
 8003796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800379a:	095b      	lsrs	r3, r3, #5
 800379c:	2001      	movs	r0, #1
 800379e:	fa00 f202 	lsl.w	r2, r0, r2
 80037a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80037a6:	bf00      	nop
 80037a8:	370c      	adds	r7, #12
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	e000e100 	.word	0xe000e100

080037b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	4603      	mov	r3, r0
 80037c0:	6039      	str	r1, [r7, #0]
 80037c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	db0a      	blt.n	80037e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	b2da      	uxtb	r2, r3
 80037d0:	490c      	ldr	r1, [pc, #48]	@ (8003804 <__NVIC_SetPriority+0x4c>)
 80037d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d6:	0112      	lsls	r2, r2, #4
 80037d8:	b2d2      	uxtb	r2, r2
 80037da:	440b      	add	r3, r1
 80037dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037e0:	e00a      	b.n	80037f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	b2da      	uxtb	r2, r3
 80037e6:	4908      	ldr	r1, [pc, #32]	@ (8003808 <__NVIC_SetPriority+0x50>)
 80037e8:	79fb      	ldrb	r3, [r7, #7]
 80037ea:	f003 030f 	and.w	r3, r3, #15
 80037ee:	3b04      	subs	r3, #4
 80037f0:	0112      	lsls	r2, r2, #4
 80037f2:	b2d2      	uxtb	r2, r2
 80037f4:	440b      	add	r3, r1
 80037f6:	761a      	strb	r2, [r3, #24]
}
 80037f8:	bf00      	nop
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr
 8003804:	e000e100 	.word	0xe000e100
 8003808:	e000ed00 	.word	0xe000ed00

0800380c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800380c:	b480      	push	{r7}
 800380e:	b089      	sub	sp, #36	@ 0x24
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f003 0307 	and.w	r3, r3, #7
 800381e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	f1c3 0307 	rsb	r3, r3, #7
 8003826:	2b04      	cmp	r3, #4
 8003828:	bf28      	it	cs
 800382a:	2304      	movcs	r3, #4
 800382c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	3304      	adds	r3, #4
 8003832:	2b06      	cmp	r3, #6
 8003834:	d902      	bls.n	800383c <NVIC_EncodePriority+0x30>
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	3b03      	subs	r3, #3
 800383a:	e000      	b.n	800383e <NVIC_EncodePriority+0x32>
 800383c:	2300      	movs	r3, #0
 800383e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003840:	f04f 32ff 	mov.w	r2, #4294967295
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	fa02 f303 	lsl.w	r3, r2, r3
 800384a:	43da      	mvns	r2, r3
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	401a      	ands	r2, r3
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003854:	f04f 31ff 	mov.w	r1, #4294967295
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	fa01 f303 	lsl.w	r3, r1, r3
 800385e:	43d9      	mvns	r1, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003864:	4313      	orrs	r3, r2
         );
}
 8003866:	4618      	mov	r0, r3
 8003868:	3724      	adds	r7, #36	@ 0x24
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr

08003872 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003872:	b580      	push	{r7, lr}
 8003874:	b082      	sub	sp, #8
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f7ff ff4c 	bl	8003718 <__NVIC_SetPriorityGrouping>
}
 8003880:	bf00      	nop
 8003882:	3708      	adds	r7, #8
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003888:	b580      	push	{r7, lr}
 800388a:	b086      	sub	sp, #24
 800388c:	af00      	add	r7, sp, #0
 800388e:	4603      	mov	r3, r0
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]
 8003894:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003896:	2300      	movs	r3, #0
 8003898:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800389a:	f7ff ff61 	bl	8003760 <__NVIC_GetPriorityGrouping>
 800389e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	68b9      	ldr	r1, [r7, #8]
 80038a4:	6978      	ldr	r0, [r7, #20]
 80038a6:	f7ff ffb1 	bl	800380c <NVIC_EncodePriority>
 80038aa:	4602      	mov	r2, r0
 80038ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038b0:	4611      	mov	r1, r2
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7ff ff80 	bl	80037b8 <__NVIC_SetPriority>
}
 80038b8:	bf00      	nop
 80038ba:	3718      	adds	r7, #24
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}

080038c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	4603      	mov	r3, r0
 80038c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7ff ff54 	bl	800377c <__NVIC_EnableIRQ>
}
 80038d4:	bf00      	nop
 80038d6:	3708      	adds	r7, #8
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038dc:	b480      	push	{r7}
 80038de:	b089      	sub	sp, #36	@ 0x24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038ea:	2300      	movs	r3, #0
 80038ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038f2:	2300      	movs	r3, #0
 80038f4:	61fb      	str	r3, [r7, #28]
 80038f6:	e16b      	b.n	8003bd0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038f8:	2201      	movs	r2, #1
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003900:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	697a      	ldr	r2, [r7, #20]
 8003908:	4013      	ands	r3, r2
 800390a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	429a      	cmp	r2, r3
 8003912:	f040 815a 	bne.w	8003bca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f003 0303 	and.w	r3, r3, #3
 800391e:	2b01      	cmp	r3, #1
 8003920:	d005      	beq.n	800392e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800392a:	2b02      	cmp	r3, #2
 800392c:	d130      	bne.n	8003990 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	005b      	lsls	r3, r3, #1
 8003938:	2203      	movs	r2, #3
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	43db      	mvns	r3, r3
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	4013      	ands	r3, r2
 8003944:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	68da      	ldr	r2, [r3, #12]
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	005b      	lsls	r3, r3, #1
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	69ba      	ldr	r2, [r7, #24]
 8003954:	4313      	orrs	r3, r2
 8003956:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003964:	2201      	movs	r2, #1
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	fa02 f303 	lsl.w	r3, r2, r3
 800396c:	43db      	mvns	r3, r3
 800396e:	69ba      	ldr	r2, [r7, #24]
 8003970:	4013      	ands	r3, r2
 8003972:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	091b      	lsrs	r3, r3, #4
 800397a:	f003 0201 	and.w	r2, r3, #1
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	fa02 f303 	lsl.w	r3, r2, r3
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	4313      	orrs	r3, r2
 8003988:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f003 0303 	and.w	r3, r3, #3
 8003998:	2b03      	cmp	r3, #3
 800399a:	d017      	beq.n	80039cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	005b      	lsls	r3, r3, #1
 80039a6:	2203      	movs	r2, #3
 80039a8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ac:	43db      	mvns	r3, r3
 80039ae:	69ba      	ldr	r2, [r7, #24]
 80039b0:	4013      	ands	r3, r2
 80039b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	689a      	ldr	r2, [r3, #8]
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	005b      	lsls	r3, r3, #1
 80039bc:	fa02 f303 	lsl.w	r3, r2, r3
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	4313      	orrs	r3, r2
 80039c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f003 0303 	and.w	r3, r3, #3
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d123      	bne.n	8003a20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	08da      	lsrs	r2, r3, #3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	3208      	adds	r2, #8
 80039e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	f003 0307 	and.w	r3, r3, #7
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	220f      	movs	r2, #15
 80039f0:	fa02 f303 	lsl.w	r3, r2, r3
 80039f4:	43db      	mvns	r3, r3
 80039f6:	69ba      	ldr	r2, [r7, #24]
 80039f8:	4013      	ands	r3, r2
 80039fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	691a      	ldr	r2, [r3, #16]
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	08da      	lsrs	r2, r3, #3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	3208      	adds	r2, #8
 8003a1a:	69b9      	ldr	r1, [r7, #24]
 8003a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	2203      	movs	r2, #3
 8003a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a30:	43db      	mvns	r3, r3
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	4013      	ands	r3, r2
 8003a36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f003 0203 	and.w	r2, r3, #3
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	fa02 f303 	lsl.w	r3, r2, r3
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f000 80b4 	beq.w	8003bca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a62:	2300      	movs	r3, #0
 8003a64:	60fb      	str	r3, [r7, #12]
 8003a66:	4b60      	ldr	r3, [pc, #384]	@ (8003be8 <HAL_GPIO_Init+0x30c>)
 8003a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a6a:	4a5f      	ldr	r2, [pc, #380]	@ (8003be8 <HAL_GPIO_Init+0x30c>)
 8003a6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a70:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a72:	4b5d      	ldr	r3, [pc, #372]	@ (8003be8 <HAL_GPIO_Init+0x30c>)
 8003a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a7a:	60fb      	str	r3, [r7, #12]
 8003a7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a7e:	4a5b      	ldr	r2, [pc, #364]	@ (8003bec <HAL_GPIO_Init+0x310>)
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	089b      	lsrs	r3, r3, #2
 8003a84:	3302      	adds	r3, #2
 8003a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	f003 0303 	and.w	r3, r3, #3
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	220f      	movs	r2, #15
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	43db      	mvns	r3, r3
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a52      	ldr	r2, [pc, #328]	@ (8003bf0 <HAL_GPIO_Init+0x314>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d02b      	beq.n	8003b02 <HAL_GPIO_Init+0x226>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a51      	ldr	r2, [pc, #324]	@ (8003bf4 <HAL_GPIO_Init+0x318>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d025      	beq.n	8003afe <HAL_GPIO_Init+0x222>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a50      	ldr	r2, [pc, #320]	@ (8003bf8 <HAL_GPIO_Init+0x31c>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d01f      	beq.n	8003afa <HAL_GPIO_Init+0x21e>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a4f      	ldr	r2, [pc, #316]	@ (8003bfc <HAL_GPIO_Init+0x320>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d019      	beq.n	8003af6 <HAL_GPIO_Init+0x21a>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a4e      	ldr	r2, [pc, #312]	@ (8003c00 <HAL_GPIO_Init+0x324>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d013      	beq.n	8003af2 <HAL_GPIO_Init+0x216>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a4d      	ldr	r2, [pc, #308]	@ (8003c04 <HAL_GPIO_Init+0x328>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d00d      	beq.n	8003aee <HAL_GPIO_Init+0x212>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a4c      	ldr	r2, [pc, #304]	@ (8003c08 <HAL_GPIO_Init+0x32c>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d007      	beq.n	8003aea <HAL_GPIO_Init+0x20e>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a4b      	ldr	r2, [pc, #300]	@ (8003c0c <HAL_GPIO_Init+0x330>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d101      	bne.n	8003ae6 <HAL_GPIO_Init+0x20a>
 8003ae2:	2307      	movs	r3, #7
 8003ae4:	e00e      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003ae6:	2308      	movs	r3, #8
 8003ae8:	e00c      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003aea:	2306      	movs	r3, #6
 8003aec:	e00a      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003aee:	2305      	movs	r3, #5
 8003af0:	e008      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003af2:	2304      	movs	r3, #4
 8003af4:	e006      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003af6:	2303      	movs	r3, #3
 8003af8:	e004      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003afa:	2302      	movs	r3, #2
 8003afc:	e002      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003afe:	2301      	movs	r3, #1
 8003b00:	e000      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003b02:	2300      	movs	r3, #0
 8003b04:	69fa      	ldr	r2, [r7, #28]
 8003b06:	f002 0203 	and.w	r2, r2, #3
 8003b0a:	0092      	lsls	r2, r2, #2
 8003b0c:	4093      	lsls	r3, r2
 8003b0e:	69ba      	ldr	r2, [r7, #24]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b14:	4935      	ldr	r1, [pc, #212]	@ (8003bec <HAL_GPIO_Init+0x310>)
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	089b      	lsrs	r3, r3, #2
 8003b1a:	3302      	adds	r3, #2
 8003b1c:	69ba      	ldr	r2, [r7, #24]
 8003b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b22:	4b3b      	ldr	r3, [pc, #236]	@ (8003c10 <HAL_GPIO_Init+0x334>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	43db      	mvns	r3, r3
 8003b2c:	69ba      	ldr	r2, [r7, #24]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d003      	beq.n	8003b46 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b46:	4a32      	ldr	r2, [pc, #200]	@ (8003c10 <HAL_GPIO_Init+0x334>)
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b4c:	4b30      	ldr	r3, [pc, #192]	@ (8003c10 <HAL_GPIO_Init+0x334>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	43db      	mvns	r3, r3
 8003b56:	69ba      	ldr	r2, [r7, #24]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d003      	beq.n	8003b70 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003b68:	69ba      	ldr	r2, [r7, #24]
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b70:	4a27      	ldr	r2, [pc, #156]	@ (8003c10 <HAL_GPIO_Init+0x334>)
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b76:	4b26      	ldr	r3, [pc, #152]	@ (8003c10 <HAL_GPIO_Init+0x334>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	43db      	mvns	r3, r3
 8003b80:	69ba      	ldr	r2, [r7, #24]
 8003b82:	4013      	ands	r3, r2
 8003b84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d003      	beq.n	8003b9a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b9a:	4a1d      	ldr	r2, [pc, #116]	@ (8003c10 <HAL_GPIO_Init+0x334>)
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c10 <HAL_GPIO_Init+0x334>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	4013      	ands	r3, r2
 8003bae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003bbc:	69ba      	ldr	r2, [r7, #24]
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bc4:	4a12      	ldr	r2, [pc, #72]	@ (8003c10 <HAL_GPIO_Init+0x334>)
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	3301      	adds	r3, #1
 8003bce:	61fb      	str	r3, [r7, #28]
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	2b0f      	cmp	r3, #15
 8003bd4:	f67f ae90 	bls.w	80038f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bd8:	bf00      	nop
 8003bda:	bf00      	nop
 8003bdc:	3724      	adds	r7, #36	@ 0x24
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	40023800 	.word	0x40023800
 8003bec:	40013800 	.word	0x40013800
 8003bf0:	40020000 	.word	0x40020000
 8003bf4:	40020400 	.word	0x40020400
 8003bf8:	40020800 	.word	0x40020800
 8003bfc:	40020c00 	.word	0x40020c00
 8003c00:	40021000 	.word	0x40021000
 8003c04:	40021400 	.word	0x40021400
 8003c08:	40021800 	.word	0x40021800
 8003c0c:	40021c00 	.word	0x40021c00
 8003c10:	40013c00 	.word	0x40013c00

08003c14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	807b      	strh	r3, [r7, #2]
 8003c20:	4613      	mov	r3, r2
 8003c22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c24:	787b      	ldrb	r3, [r7, #1]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d003      	beq.n	8003c32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c2a:	887a      	ldrh	r2, [r7, #2]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c30:	e003      	b.n	8003c3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c32:	887b      	ldrh	r3, [r7, #2]
 8003c34:	041a      	lsls	r2, r3, #16
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	619a      	str	r2, [r3, #24]
}
 8003c3a:	bf00      	nop
 8003c3c:	370c      	adds	r7, #12
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
	...

08003c48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e267      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0301 	and.w	r3, r3, #1
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d075      	beq.n	8003d52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c66:	4b88      	ldr	r3, [pc, #544]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f003 030c 	and.w	r3, r3, #12
 8003c6e:	2b04      	cmp	r3, #4
 8003c70:	d00c      	beq.n	8003c8c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c72:	4b85      	ldr	r3, [pc, #532]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c7a:	2b08      	cmp	r3, #8
 8003c7c:	d112      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c7e:	4b82      	ldr	r3, [pc, #520]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c8a:	d10b      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c8c:	4b7e      	ldr	r3, [pc, #504]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d05b      	beq.n	8003d50 <HAL_RCC_OscConfig+0x108>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d157      	bne.n	8003d50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e242      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cac:	d106      	bne.n	8003cbc <HAL_RCC_OscConfig+0x74>
 8003cae:	4b76      	ldr	r3, [pc, #472]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a75      	ldr	r2, [pc, #468]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cb8:	6013      	str	r3, [r2, #0]
 8003cba:	e01d      	b.n	8003cf8 <HAL_RCC_OscConfig+0xb0>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cc4:	d10c      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x98>
 8003cc6:	4b70      	ldr	r3, [pc, #448]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a6f      	ldr	r2, [pc, #444]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003ccc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cd0:	6013      	str	r3, [r2, #0]
 8003cd2:	4b6d      	ldr	r3, [pc, #436]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a6c      	ldr	r2, [pc, #432]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cdc:	6013      	str	r3, [r2, #0]
 8003cde:	e00b      	b.n	8003cf8 <HAL_RCC_OscConfig+0xb0>
 8003ce0:	4b69      	ldr	r3, [pc, #420]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a68      	ldr	r2, [pc, #416]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003ce6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cea:	6013      	str	r3, [r2, #0]
 8003cec:	4b66      	ldr	r3, [pc, #408]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a65      	ldr	r2, [pc, #404]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cf2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003cf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d013      	beq.n	8003d28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d00:	f7ff fcfe 	bl	8003700 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d08:	f7ff fcfa 	bl	8003700 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b64      	cmp	r3, #100	@ 0x64
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e207      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d1a:	4b5b      	ldr	r3, [pc, #364]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d0f0      	beq.n	8003d08 <HAL_RCC_OscConfig+0xc0>
 8003d26:	e014      	b.n	8003d52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d28:	f7ff fcea 	bl	8003700 <HAL_GetTick>
 8003d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d2e:	e008      	b.n	8003d42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d30:	f7ff fce6 	bl	8003700 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	2b64      	cmp	r3, #100	@ 0x64
 8003d3c:	d901      	bls.n	8003d42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e1f3      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d42:	4b51      	ldr	r3, [pc, #324]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1f0      	bne.n	8003d30 <HAL_RCC_OscConfig+0xe8>
 8003d4e:	e000      	b.n	8003d52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d063      	beq.n	8003e26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d5e:	4b4a      	ldr	r3, [pc, #296]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f003 030c 	and.w	r3, r3, #12
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00b      	beq.n	8003d82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d6a:	4b47      	ldr	r3, [pc, #284]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d72:	2b08      	cmp	r3, #8
 8003d74:	d11c      	bne.n	8003db0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d76:	4b44      	ldr	r3, [pc, #272]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d116      	bne.n	8003db0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d82:	4b41      	ldr	r3, [pc, #260]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0302 	and.w	r3, r3, #2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d005      	beq.n	8003d9a <HAL_RCC_OscConfig+0x152>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d001      	beq.n	8003d9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e1c7      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d9a:	4b3b      	ldr	r3, [pc, #236]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	00db      	lsls	r3, r3, #3
 8003da8:	4937      	ldr	r1, [pc, #220]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dae:	e03a      	b.n	8003e26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d020      	beq.n	8003dfa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003db8:	4b34      	ldr	r3, [pc, #208]	@ (8003e8c <HAL_RCC_OscConfig+0x244>)
 8003dba:	2201      	movs	r2, #1
 8003dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dbe:	f7ff fc9f 	bl	8003700 <HAL_GetTick>
 8003dc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc4:	e008      	b.n	8003dd8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dc6:	f7ff fc9b 	bl	8003700 <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e1a8      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d0f0      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003de4:	4b28      	ldr	r3, [pc, #160]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	00db      	lsls	r3, r3, #3
 8003df2:	4925      	ldr	r1, [pc, #148]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	600b      	str	r3, [r1, #0]
 8003df8:	e015      	b.n	8003e26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dfa:	4b24      	ldr	r3, [pc, #144]	@ (8003e8c <HAL_RCC_OscConfig+0x244>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e00:	f7ff fc7e 	bl	8003700 <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e06:	e008      	b.n	8003e1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e08:	f7ff fc7a 	bl	8003700 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e187      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e1a:	4b1b      	ldr	r3, [pc, #108]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1f0      	bne.n	8003e08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0308 	and.w	r3, r3, #8
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d036      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d016      	beq.n	8003e68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e3a:	4b15      	ldr	r3, [pc, #84]	@ (8003e90 <HAL_RCC_OscConfig+0x248>)
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e40:	f7ff fc5e 	bl	8003700 <HAL_GetTick>
 8003e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e46:	e008      	b.n	8003e5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e48:	f7ff fc5a 	bl	8003700 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e167      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003e5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d0f0      	beq.n	8003e48 <HAL_RCC_OscConfig+0x200>
 8003e66:	e01b      	b.n	8003ea0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e68:	4b09      	ldr	r3, [pc, #36]	@ (8003e90 <HAL_RCC_OscConfig+0x248>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e6e:	f7ff fc47 	bl	8003700 <HAL_GetTick>
 8003e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e74:	e00e      	b.n	8003e94 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e76:	f7ff fc43 	bl	8003700 <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d907      	bls.n	8003e94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e150      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
 8003e88:	40023800 	.word	0x40023800
 8003e8c:	42470000 	.word	0x42470000
 8003e90:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e94:	4b88      	ldr	r3, [pc, #544]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003e96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e98:	f003 0302 	and.w	r3, r3, #2
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1ea      	bne.n	8003e76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0304 	and.w	r3, r3, #4
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 8097 	beq.w	8003fdc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eb2:	4b81      	ldr	r3, [pc, #516]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10f      	bne.n	8003ede <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	60bb      	str	r3, [r7, #8]
 8003ec2:	4b7d      	ldr	r3, [pc, #500]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec6:	4a7c      	ldr	r2, [pc, #496]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003ec8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ecc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ece:	4b7a      	ldr	r3, [pc, #488]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ed6:	60bb      	str	r3, [r7, #8]
 8003ed8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003eda:	2301      	movs	r3, #1
 8003edc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ede:	4b77      	ldr	r3, [pc, #476]	@ (80040bc <HAL_RCC_OscConfig+0x474>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d118      	bne.n	8003f1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eea:	4b74      	ldr	r3, [pc, #464]	@ (80040bc <HAL_RCC_OscConfig+0x474>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a73      	ldr	r2, [pc, #460]	@ (80040bc <HAL_RCC_OscConfig+0x474>)
 8003ef0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ef4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ef6:	f7ff fc03 	bl	8003700 <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003efc:	e008      	b.n	8003f10 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003efe:	f7ff fbff 	bl	8003700 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e10c      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f10:	4b6a      	ldr	r3, [pc, #424]	@ (80040bc <HAL_RCC_OscConfig+0x474>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d0f0      	beq.n	8003efe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d106      	bne.n	8003f32 <HAL_RCC_OscConfig+0x2ea>
 8003f24:	4b64      	ldr	r3, [pc, #400]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f28:	4a63      	ldr	r2, [pc, #396]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f2a:	f043 0301 	orr.w	r3, r3, #1
 8003f2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f30:	e01c      	b.n	8003f6c <HAL_RCC_OscConfig+0x324>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	2b05      	cmp	r3, #5
 8003f38:	d10c      	bne.n	8003f54 <HAL_RCC_OscConfig+0x30c>
 8003f3a:	4b5f      	ldr	r3, [pc, #380]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f3e:	4a5e      	ldr	r2, [pc, #376]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f40:	f043 0304 	orr.w	r3, r3, #4
 8003f44:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f46:	4b5c      	ldr	r3, [pc, #368]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f4a:	4a5b      	ldr	r2, [pc, #364]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f4c:	f043 0301 	orr.w	r3, r3, #1
 8003f50:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f52:	e00b      	b.n	8003f6c <HAL_RCC_OscConfig+0x324>
 8003f54:	4b58      	ldr	r3, [pc, #352]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f58:	4a57      	ldr	r2, [pc, #348]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f5a:	f023 0301 	bic.w	r3, r3, #1
 8003f5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f60:	4b55      	ldr	r3, [pc, #340]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f64:	4a54      	ldr	r2, [pc, #336]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f66:	f023 0304 	bic.w	r3, r3, #4
 8003f6a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d015      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f74:	f7ff fbc4 	bl	8003700 <HAL_GetTick>
 8003f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f7a:	e00a      	b.n	8003f92 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f7c:	f7ff fbc0 	bl	8003700 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e0cb      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f92:	4b49      	ldr	r3, [pc, #292]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d0ee      	beq.n	8003f7c <HAL_RCC_OscConfig+0x334>
 8003f9e:	e014      	b.n	8003fca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fa0:	f7ff fbae 	bl	8003700 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fa6:	e00a      	b.n	8003fbe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fa8:	f7ff fbaa 	bl	8003700 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e0b5      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fbe:	4b3e      	ldr	r3, [pc, #248]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1ee      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fca:	7dfb      	ldrb	r3, [r7, #23]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d105      	bne.n	8003fdc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fd0:	4b39      	ldr	r3, [pc, #228]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd4:	4a38      	ldr	r2, [pc, #224]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003fd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fda:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	699b      	ldr	r3, [r3, #24]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 80a1 	beq.w	8004128 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fe6:	4b34      	ldr	r3, [pc, #208]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f003 030c 	and.w	r3, r3, #12
 8003fee:	2b08      	cmp	r3, #8
 8003ff0:	d05c      	beq.n	80040ac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d141      	bne.n	800407e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ffa:	4b31      	ldr	r3, [pc, #196]	@ (80040c0 <HAL_RCC_OscConfig+0x478>)
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004000:	f7ff fb7e 	bl	8003700 <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004006:	e008      	b.n	800401a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004008:	f7ff fb7a 	bl	8003700 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b02      	cmp	r3, #2
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e087      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800401a:	4b27      	ldr	r3, [pc, #156]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1f0      	bne.n	8004008 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	69da      	ldr	r2, [r3, #28]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	431a      	orrs	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004034:	019b      	lsls	r3, r3, #6
 8004036:	431a      	orrs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800403c:	085b      	lsrs	r3, r3, #1
 800403e:	3b01      	subs	r3, #1
 8004040:	041b      	lsls	r3, r3, #16
 8004042:	431a      	orrs	r2, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004048:	061b      	lsls	r3, r3, #24
 800404a:	491b      	ldr	r1, [pc, #108]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 800404c:	4313      	orrs	r3, r2
 800404e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004050:	4b1b      	ldr	r3, [pc, #108]	@ (80040c0 <HAL_RCC_OscConfig+0x478>)
 8004052:	2201      	movs	r2, #1
 8004054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004056:	f7ff fb53 	bl	8003700 <HAL_GetTick>
 800405a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800405c:	e008      	b.n	8004070 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800405e:	f7ff fb4f 	bl	8003700 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b02      	cmp	r3, #2
 800406a:	d901      	bls.n	8004070 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e05c      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004070:	4b11      	ldr	r3, [pc, #68]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d0f0      	beq.n	800405e <HAL_RCC_OscConfig+0x416>
 800407c:	e054      	b.n	8004128 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800407e:	4b10      	ldr	r3, [pc, #64]	@ (80040c0 <HAL_RCC_OscConfig+0x478>)
 8004080:	2200      	movs	r2, #0
 8004082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004084:	f7ff fb3c 	bl	8003700 <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800408a:	e008      	b.n	800409e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800408c:	f7ff fb38 	bl	8003700 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b02      	cmp	r3, #2
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e045      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800409e:	4b06      	ldr	r3, [pc, #24]	@ (80040b8 <HAL_RCC_OscConfig+0x470>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d1f0      	bne.n	800408c <HAL_RCC_OscConfig+0x444>
 80040aa:	e03d      	b.n	8004128 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	699b      	ldr	r3, [r3, #24]
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d107      	bne.n	80040c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e038      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
 80040b8:	40023800 	.word	0x40023800
 80040bc:	40007000 	.word	0x40007000
 80040c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004134 <HAL_RCC_OscConfig+0x4ec>)
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d028      	beq.n	8004124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040dc:	429a      	cmp	r2, r3
 80040de:	d121      	bne.n	8004124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d11a      	bne.n	8004124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80040f4:	4013      	ands	r3, r2
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80040fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d111      	bne.n	8004124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410a:	085b      	lsrs	r3, r3, #1
 800410c:	3b01      	subs	r3, #1
 800410e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004110:	429a      	cmp	r2, r3
 8004112:	d107      	bne.n	8004124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800411e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004120:	429a      	cmp	r2, r3
 8004122:	d001      	beq.n	8004128 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e000      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3718      	adds	r7, #24
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	40023800 	.word	0x40023800

08004138 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e0cc      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800414c:	4b68      	ldr	r3, [pc, #416]	@ (80042f0 <HAL_RCC_ClockConfig+0x1b8>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0307 	and.w	r3, r3, #7
 8004154:	683a      	ldr	r2, [r7, #0]
 8004156:	429a      	cmp	r2, r3
 8004158:	d90c      	bls.n	8004174 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800415a:	4b65      	ldr	r3, [pc, #404]	@ (80042f0 <HAL_RCC_ClockConfig+0x1b8>)
 800415c:	683a      	ldr	r2, [r7, #0]
 800415e:	b2d2      	uxtb	r2, r2
 8004160:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004162:	4b63      	ldr	r3, [pc, #396]	@ (80042f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0307 	and.w	r3, r3, #7
 800416a:	683a      	ldr	r2, [r7, #0]
 800416c:	429a      	cmp	r2, r3
 800416e:	d001      	beq.n	8004174 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e0b8      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0302 	and.w	r3, r3, #2
 800417c:	2b00      	cmp	r3, #0
 800417e:	d020      	beq.n	80041c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	2b00      	cmp	r3, #0
 800418a:	d005      	beq.n	8004198 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800418c:	4b59      	ldr	r3, [pc, #356]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	4a58      	ldr	r2, [pc, #352]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004192:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004196:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0308 	and.w	r3, r3, #8
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d005      	beq.n	80041b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041a4:	4b53      	ldr	r3, [pc, #332]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	4a52      	ldr	r2, [pc, #328]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80041ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041b0:	4b50      	ldr	r3, [pc, #320]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	494d      	ldr	r1, [pc, #308]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041be:	4313      	orrs	r3, r2
 80041c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d044      	beq.n	8004258 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d107      	bne.n	80041e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041d6:	4b47      	ldr	r3, [pc, #284]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d119      	bne.n	8004216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e07f      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d003      	beq.n	80041f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041f2:	2b03      	cmp	r3, #3
 80041f4:	d107      	bne.n	8004206 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041f6:	4b3f      	ldr	r3, [pc, #252]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d109      	bne.n	8004216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e06f      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004206:	4b3b      	ldr	r3, [pc, #236]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d101      	bne.n	8004216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e067      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004216:	4b37      	ldr	r3, [pc, #220]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f023 0203 	bic.w	r2, r3, #3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	4934      	ldr	r1, [pc, #208]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004224:	4313      	orrs	r3, r2
 8004226:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004228:	f7ff fa6a 	bl	8003700 <HAL_GetTick>
 800422c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800422e:	e00a      	b.n	8004246 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004230:	f7ff fa66 	bl	8003700 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800423e:	4293      	cmp	r3, r2
 8004240:	d901      	bls.n	8004246 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e04f      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004246:	4b2b      	ldr	r3, [pc, #172]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	f003 020c 	and.w	r2, r3, #12
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	429a      	cmp	r2, r3
 8004256:	d1eb      	bne.n	8004230 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004258:	4b25      	ldr	r3, [pc, #148]	@ (80042f0 <HAL_RCC_ClockConfig+0x1b8>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0307 	and.w	r3, r3, #7
 8004260:	683a      	ldr	r2, [r7, #0]
 8004262:	429a      	cmp	r2, r3
 8004264:	d20c      	bcs.n	8004280 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004266:	4b22      	ldr	r3, [pc, #136]	@ (80042f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004268:	683a      	ldr	r2, [r7, #0]
 800426a:	b2d2      	uxtb	r2, r2
 800426c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800426e:	4b20      	ldr	r3, [pc, #128]	@ (80042f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0307 	and.w	r3, r3, #7
 8004276:	683a      	ldr	r2, [r7, #0]
 8004278:	429a      	cmp	r2, r3
 800427a:	d001      	beq.n	8004280 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e032      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0304 	and.w	r3, r3, #4
 8004288:	2b00      	cmp	r3, #0
 800428a:	d008      	beq.n	800429e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800428c:	4b19      	ldr	r3, [pc, #100]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	4916      	ldr	r1, [pc, #88]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 800429a:	4313      	orrs	r3, r2
 800429c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 0308 	and.w	r3, r3, #8
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d009      	beq.n	80042be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042aa:	4b12      	ldr	r3, [pc, #72]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	691b      	ldr	r3, [r3, #16]
 80042b6:	00db      	lsls	r3, r3, #3
 80042b8:	490e      	ldr	r1, [pc, #56]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80042be:	f000 f821 	bl	8004304 <HAL_RCC_GetSysClockFreq>
 80042c2:	4602      	mov	r2, r0
 80042c4:	4b0b      	ldr	r3, [pc, #44]	@ (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	091b      	lsrs	r3, r3, #4
 80042ca:	f003 030f 	and.w	r3, r3, #15
 80042ce:	490a      	ldr	r1, [pc, #40]	@ (80042f8 <HAL_RCC_ClockConfig+0x1c0>)
 80042d0:	5ccb      	ldrb	r3, [r1, r3]
 80042d2:	fa22 f303 	lsr.w	r3, r2, r3
 80042d6:	4a09      	ldr	r2, [pc, #36]	@ (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 80042d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80042da:	4b09      	ldr	r3, [pc, #36]	@ (8004300 <HAL_RCC_ClockConfig+0x1c8>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4618      	mov	r0, r3
 80042e0:	f7ff f8c4 	bl	800346c <HAL_InitTick>

  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	40023c00 	.word	0x40023c00
 80042f4:	40023800 	.word	0x40023800
 80042f8:	08005d44 	.word	0x08005d44
 80042fc:	20000008 	.word	0x20000008
 8004300:	2000000c 	.word	0x2000000c

08004304 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004308:	b094      	sub	sp, #80	@ 0x50
 800430a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800430c:	2300      	movs	r3, #0
 800430e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004310:	2300      	movs	r3, #0
 8004312:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004314:	2300      	movs	r3, #0
 8004316:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800431c:	4b79      	ldr	r3, [pc, #484]	@ (8004504 <HAL_RCC_GetSysClockFreq+0x200>)
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f003 030c 	and.w	r3, r3, #12
 8004324:	2b08      	cmp	r3, #8
 8004326:	d00d      	beq.n	8004344 <HAL_RCC_GetSysClockFreq+0x40>
 8004328:	2b08      	cmp	r3, #8
 800432a:	f200 80e1 	bhi.w	80044f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800432e:	2b00      	cmp	r3, #0
 8004330:	d002      	beq.n	8004338 <HAL_RCC_GetSysClockFreq+0x34>
 8004332:	2b04      	cmp	r3, #4
 8004334:	d003      	beq.n	800433e <HAL_RCC_GetSysClockFreq+0x3a>
 8004336:	e0db      	b.n	80044f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004338:	4b73      	ldr	r3, [pc, #460]	@ (8004508 <HAL_RCC_GetSysClockFreq+0x204>)
 800433a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 800433c:	e0db      	b.n	80044f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800433e:	4b73      	ldr	r3, [pc, #460]	@ (800450c <HAL_RCC_GetSysClockFreq+0x208>)
 8004340:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004342:	e0d8      	b.n	80044f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004344:	4b6f      	ldr	r3, [pc, #444]	@ (8004504 <HAL_RCC_GetSysClockFreq+0x200>)
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800434c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800434e:	4b6d      	ldr	r3, [pc, #436]	@ (8004504 <HAL_RCC_GetSysClockFreq+0x200>)
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d063      	beq.n	8004422 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800435a:	4b6a      	ldr	r3, [pc, #424]	@ (8004504 <HAL_RCC_GetSysClockFreq+0x200>)
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	099b      	lsrs	r3, r3, #6
 8004360:	2200      	movs	r2, #0
 8004362:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004364:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004368:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800436c:	633b      	str	r3, [r7, #48]	@ 0x30
 800436e:	2300      	movs	r3, #0
 8004370:	637b      	str	r3, [r7, #52]	@ 0x34
 8004372:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004376:	4622      	mov	r2, r4
 8004378:	462b      	mov	r3, r5
 800437a:	f04f 0000 	mov.w	r0, #0
 800437e:	f04f 0100 	mov.w	r1, #0
 8004382:	0159      	lsls	r1, r3, #5
 8004384:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004388:	0150      	lsls	r0, r2, #5
 800438a:	4602      	mov	r2, r0
 800438c:	460b      	mov	r3, r1
 800438e:	4621      	mov	r1, r4
 8004390:	1a51      	subs	r1, r2, r1
 8004392:	6139      	str	r1, [r7, #16]
 8004394:	4629      	mov	r1, r5
 8004396:	eb63 0301 	sbc.w	r3, r3, r1
 800439a:	617b      	str	r3, [r7, #20]
 800439c:	f04f 0200 	mov.w	r2, #0
 80043a0:	f04f 0300 	mov.w	r3, #0
 80043a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043a8:	4659      	mov	r1, fp
 80043aa:	018b      	lsls	r3, r1, #6
 80043ac:	4651      	mov	r1, sl
 80043ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043b2:	4651      	mov	r1, sl
 80043b4:	018a      	lsls	r2, r1, #6
 80043b6:	4651      	mov	r1, sl
 80043b8:	ebb2 0801 	subs.w	r8, r2, r1
 80043bc:	4659      	mov	r1, fp
 80043be:	eb63 0901 	sbc.w	r9, r3, r1
 80043c2:	f04f 0200 	mov.w	r2, #0
 80043c6:	f04f 0300 	mov.w	r3, #0
 80043ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043d6:	4690      	mov	r8, r2
 80043d8:	4699      	mov	r9, r3
 80043da:	4623      	mov	r3, r4
 80043dc:	eb18 0303 	adds.w	r3, r8, r3
 80043e0:	60bb      	str	r3, [r7, #8]
 80043e2:	462b      	mov	r3, r5
 80043e4:	eb49 0303 	adc.w	r3, r9, r3
 80043e8:	60fb      	str	r3, [r7, #12]
 80043ea:	f04f 0200 	mov.w	r2, #0
 80043ee:	f04f 0300 	mov.w	r3, #0
 80043f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80043f6:	4629      	mov	r1, r5
 80043f8:	024b      	lsls	r3, r1, #9
 80043fa:	4621      	mov	r1, r4
 80043fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004400:	4621      	mov	r1, r4
 8004402:	024a      	lsls	r2, r1, #9
 8004404:	4610      	mov	r0, r2
 8004406:	4619      	mov	r1, r3
 8004408:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800440a:	2200      	movs	r2, #0
 800440c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800440e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004410:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004414:	f7fb ff2c 	bl	8000270 <__aeabi_uldivmod>
 8004418:	4602      	mov	r2, r0
 800441a:	460b      	mov	r3, r1
 800441c:	4613      	mov	r3, r2
 800441e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004420:	e058      	b.n	80044d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004422:	4b38      	ldr	r3, [pc, #224]	@ (8004504 <HAL_RCC_GetSysClockFreq+0x200>)
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	099b      	lsrs	r3, r3, #6
 8004428:	2200      	movs	r2, #0
 800442a:	4618      	mov	r0, r3
 800442c:	4611      	mov	r1, r2
 800442e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004432:	623b      	str	r3, [r7, #32]
 8004434:	2300      	movs	r3, #0
 8004436:	627b      	str	r3, [r7, #36]	@ 0x24
 8004438:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800443c:	4642      	mov	r2, r8
 800443e:	464b      	mov	r3, r9
 8004440:	f04f 0000 	mov.w	r0, #0
 8004444:	f04f 0100 	mov.w	r1, #0
 8004448:	0159      	lsls	r1, r3, #5
 800444a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800444e:	0150      	lsls	r0, r2, #5
 8004450:	4602      	mov	r2, r0
 8004452:	460b      	mov	r3, r1
 8004454:	4641      	mov	r1, r8
 8004456:	ebb2 0a01 	subs.w	sl, r2, r1
 800445a:	4649      	mov	r1, r9
 800445c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004460:	f04f 0200 	mov.w	r2, #0
 8004464:	f04f 0300 	mov.w	r3, #0
 8004468:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800446c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004470:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004474:	ebb2 040a 	subs.w	r4, r2, sl
 8004478:	eb63 050b 	sbc.w	r5, r3, fp
 800447c:	f04f 0200 	mov.w	r2, #0
 8004480:	f04f 0300 	mov.w	r3, #0
 8004484:	00eb      	lsls	r3, r5, #3
 8004486:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800448a:	00e2      	lsls	r2, r4, #3
 800448c:	4614      	mov	r4, r2
 800448e:	461d      	mov	r5, r3
 8004490:	4643      	mov	r3, r8
 8004492:	18e3      	adds	r3, r4, r3
 8004494:	603b      	str	r3, [r7, #0]
 8004496:	464b      	mov	r3, r9
 8004498:	eb45 0303 	adc.w	r3, r5, r3
 800449c:	607b      	str	r3, [r7, #4]
 800449e:	f04f 0200 	mov.w	r2, #0
 80044a2:	f04f 0300 	mov.w	r3, #0
 80044a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044aa:	4629      	mov	r1, r5
 80044ac:	028b      	lsls	r3, r1, #10
 80044ae:	4621      	mov	r1, r4
 80044b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044b4:	4621      	mov	r1, r4
 80044b6:	028a      	lsls	r2, r1, #10
 80044b8:	4610      	mov	r0, r2
 80044ba:	4619      	mov	r1, r3
 80044bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044be:	2200      	movs	r2, #0
 80044c0:	61bb      	str	r3, [r7, #24]
 80044c2:	61fa      	str	r2, [r7, #28]
 80044c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044c8:	f7fb fed2 	bl	8000270 <__aeabi_uldivmod>
 80044cc:	4602      	mov	r2, r0
 80044ce:	460b      	mov	r3, r1
 80044d0:	4613      	mov	r3, r2
 80044d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80044d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004504 <HAL_RCC_GetSysClockFreq+0x200>)
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	0c1b      	lsrs	r3, r3, #16
 80044da:	f003 0303 	and.w	r3, r3, #3
 80044de:	3301      	adds	r3, #1
 80044e0:	005b      	lsls	r3, r3, #1
 80044e2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80044e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044ee:	e002      	b.n	80044f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80044f0:	4b05      	ldr	r3, [pc, #20]	@ (8004508 <HAL_RCC_GetSysClockFreq+0x204>)
 80044f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3750      	adds	r7, #80	@ 0x50
 80044fc:	46bd      	mov	sp, r7
 80044fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004502:	bf00      	nop
 8004504:	40023800 	.word	0x40023800
 8004508:	00f42400 	.word	0x00f42400
 800450c:	007a1200 	.word	0x007a1200

08004510 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004510:	b480      	push	{r7}
 8004512:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004514:	4b03      	ldr	r3, [pc, #12]	@ (8004524 <HAL_RCC_GetHCLKFreq+0x14>)
 8004516:	681b      	ldr	r3, [r3, #0]
}
 8004518:	4618      	mov	r0, r3
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	20000008 	.word	0x20000008

08004528 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800452c:	f7ff fff0 	bl	8004510 <HAL_RCC_GetHCLKFreq>
 8004530:	4602      	mov	r2, r0
 8004532:	4b05      	ldr	r3, [pc, #20]	@ (8004548 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	0a9b      	lsrs	r3, r3, #10
 8004538:	f003 0307 	and.w	r3, r3, #7
 800453c:	4903      	ldr	r1, [pc, #12]	@ (800454c <HAL_RCC_GetPCLK1Freq+0x24>)
 800453e:	5ccb      	ldrb	r3, [r1, r3]
 8004540:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004544:	4618      	mov	r0, r3
 8004546:	bd80      	pop	{r7, pc}
 8004548:	40023800 	.word	0x40023800
 800454c:	08005d54 	.word	0x08005d54

08004550 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004554:	f7ff ffdc 	bl	8004510 <HAL_RCC_GetHCLKFreq>
 8004558:	4602      	mov	r2, r0
 800455a:	4b05      	ldr	r3, [pc, #20]	@ (8004570 <HAL_RCC_GetPCLK2Freq+0x20>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	0b5b      	lsrs	r3, r3, #13
 8004560:	f003 0307 	and.w	r3, r3, #7
 8004564:	4903      	ldr	r1, [pc, #12]	@ (8004574 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004566:	5ccb      	ldrb	r3, [r1, r3]
 8004568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800456c:	4618      	mov	r0, r3
 800456e:	bd80      	pop	{r7, pc}
 8004570:	40023800 	.word	0x40023800
 8004574:	08005d54 	.word	0x08005d54

08004578 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	220f      	movs	r2, #15
 8004586:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004588:	4b12      	ldr	r3, [pc, #72]	@ (80045d4 <HAL_RCC_GetClockConfig+0x5c>)
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f003 0203 	and.w	r2, r3, #3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004594:	4b0f      	ldr	r3, [pc, #60]	@ (80045d4 <HAL_RCC_GetClockConfig+0x5c>)
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80045a0:	4b0c      	ldr	r3, [pc, #48]	@ (80045d4 <HAL_RCC_GetClockConfig+0x5c>)
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80045ac:	4b09      	ldr	r3, [pc, #36]	@ (80045d4 <HAL_RCC_GetClockConfig+0x5c>)
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	08db      	lsrs	r3, r3, #3
 80045b2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80045ba:	4b07      	ldr	r3, [pc, #28]	@ (80045d8 <HAL_RCC_GetClockConfig+0x60>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0207 	and.w	r2, r3, #7
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	601a      	str	r2, [r3, #0]
}
 80045c6:	bf00      	nop
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	40023800 	.word	0x40023800
 80045d8:	40023c00 	.word	0x40023c00

080045dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e041      	b.n	8004672 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d106      	bne.n	8004608 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 f839 	bl	800467a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2202      	movs	r2, #2
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	3304      	adds	r3, #4
 8004618:	4619      	mov	r1, r3
 800461a:	4610      	mov	r0, r2
 800461c:	f000 f9c0 	bl	80049a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3708      	adds	r7, #8
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004682:	bf00      	nop
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
	...

08004690 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d001      	beq.n	80046a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e04e      	b.n	8004746 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2202      	movs	r2, #2
 80046ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68da      	ldr	r2, [r3, #12]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f042 0201 	orr.w	r2, r2, #1
 80046be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a23      	ldr	r2, [pc, #140]	@ (8004754 <HAL_TIM_Base_Start_IT+0xc4>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d022      	beq.n	8004710 <HAL_TIM_Base_Start_IT+0x80>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046d2:	d01d      	beq.n	8004710 <HAL_TIM_Base_Start_IT+0x80>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a1f      	ldr	r2, [pc, #124]	@ (8004758 <HAL_TIM_Base_Start_IT+0xc8>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d018      	beq.n	8004710 <HAL_TIM_Base_Start_IT+0x80>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a1e      	ldr	r2, [pc, #120]	@ (800475c <HAL_TIM_Base_Start_IT+0xcc>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d013      	beq.n	8004710 <HAL_TIM_Base_Start_IT+0x80>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a1c      	ldr	r2, [pc, #112]	@ (8004760 <HAL_TIM_Base_Start_IT+0xd0>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d00e      	beq.n	8004710 <HAL_TIM_Base_Start_IT+0x80>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a1b      	ldr	r2, [pc, #108]	@ (8004764 <HAL_TIM_Base_Start_IT+0xd4>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d009      	beq.n	8004710 <HAL_TIM_Base_Start_IT+0x80>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a19      	ldr	r2, [pc, #100]	@ (8004768 <HAL_TIM_Base_Start_IT+0xd8>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d004      	beq.n	8004710 <HAL_TIM_Base_Start_IT+0x80>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a18      	ldr	r2, [pc, #96]	@ (800476c <HAL_TIM_Base_Start_IT+0xdc>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d111      	bne.n	8004734 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f003 0307 	and.w	r3, r3, #7
 800471a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2b06      	cmp	r3, #6
 8004720:	d010      	beq.n	8004744 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f042 0201 	orr.w	r2, r2, #1
 8004730:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004732:	e007      	b.n	8004744 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f042 0201 	orr.w	r2, r2, #1
 8004742:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3714      	adds	r7, #20
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	40010000 	.word	0x40010000
 8004758:	40000400 	.word	0x40000400
 800475c:	40000800 	.word	0x40000800
 8004760:	40000c00 	.word	0x40000c00
 8004764:	40010400 	.word	0x40010400
 8004768:	40014000 	.word	0x40014000
 800476c:	40001800 	.word	0x40001800

08004770 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	f003 0302 	and.w	r3, r3, #2
 800478e:	2b00      	cmp	r3, #0
 8004790:	d020      	beq.n	80047d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	f003 0302 	and.w	r3, r3, #2
 8004798:	2b00      	cmp	r3, #0
 800479a:	d01b      	beq.n	80047d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f06f 0202 	mvn.w	r2, #2
 80047a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	f003 0303 	and.w	r3, r3, #3
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d003      	beq.n	80047c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f000 f8d2 	bl	8004964 <HAL_TIM_IC_CaptureCallback>
 80047c0:	e005      	b.n	80047ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 f8c4 	bl	8004950 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f000 f8d5 	bl	8004978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	f003 0304 	and.w	r3, r3, #4
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d020      	beq.n	8004820 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f003 0304 	and.w	r3, r3, #4
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d01b      	beq.n	8004820 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f06f 0204 	mvn.w	r2, #4
 80047f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2202      	movs	r2, #2
 80047f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	699b      	ldr	r3, [r3, #24]
 80047fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004802:	2b00      	cmp	r3, #0
 8004804:	d003      	beq.n	800480e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 f8ac 	bl	8004964 <HAL_TIM_IC_CaptureCallback>
 800480c:	e005      	b.n	800481a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 f89e 	bl	8004950 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f000 f8af 	bl	8004978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	f003 0308 	and.w	r3, r3, #8
 8004826:	2b00      	cmp	r3, #0
 8004828:	d020      	beq.n	800486c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f003 0308 	and.w	r3, r3, #8
 8004830:	2b00      	cmp	r3, #0
 8004832:	d01b      	beq.n	800486c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f06f 0208 	mvn.w	r2, #8
 800483c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2204      	movs	r2, #4
 8004842:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	69db      	ldr	r3, [r3, #28]
 800484a:	f003 0303 	and.w	r3, r3, #3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d003      	beq.n	800485a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f000 f886 	bl	8004964 <HAL_TIM_IC_CaptureCallback>
 8004858:	e005      	b.n	8004866 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 f878 	bl	8004950 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f000 f889 	bl	8004978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	f003 0310 	and.w	r3, r3, #16
 8004872:	2b00      	cmp	r3, #0
 8004874:	d020      	beq.n	80048b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f003 0310 	and.w	r3, r3, #16
 800487c:	2b00      	cmp	r3, #0
 800487e:	d01b      	beq.n	80048b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f06f 0210 	mvn.w	r2, #16
 8004888:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2208      	movs	r2, #8
 800488e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	69db      	ldr	r3, [r3, #28]
 8004896:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800489a:	2b00      	cmp	r3, #0
 800489c:	d003      	beq.n	80048a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f000 f860 	bl	8004964 <HAL_TIM_IC_CaptureCallback>
 80048a4:	e005      	b.n	80048b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 f852 	bl	8004950 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 f863 	bl	8004978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	f003 0301 	and.w	r3, r3, #1
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d00c      	beq.n	80048dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f003 0301 	and.w	r3, r3, #1
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d007      	beq.n	80048dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f06f 0201 	mvn.w	r2, #1
 80048d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f7fe fd40 	bl	800335c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00c      	beq.n	8004900 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d007      	beq.n	8004900 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80048f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 f906 	bl	8004b0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00c      	beq.n	8004924 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004910:	2b00      	cmp	r3, #0
 8004912:	d007      	beq.n	8004924 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800491c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 f834 	bl	800498c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	f003 0320 	and.w	r3, r3, #32
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00c      	beq.n	8004948 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f003 0320 	and.w	r3, r3, #32
 8004934:	2b00      	cmp	r3, #0
 8004936:	d007      	beq.n	8004948 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f06f 0220 	mvn.w	r2, #32
 8004940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f8d8 	bl	8004af8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004948:	bf00      	nop
 800494a:	3710      	adds	r7, #16
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004958:	bf00      	nop
 800495a:	370c      	adds	r7, #12
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr

08004964 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800496c:	bf00      	nop
 800496e:	370c      	adds	r7, #12
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr

08004978 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004994:	bf00      	nop
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr

080049a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a46      	ldr	r2, [pc, #280]	@ (8004acc <TIM_Base_SetConfig+0x12c>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d013      	beq.n	80049e0 <TIM_Base_SetConfig+0x40>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049be:	d00f      	beq.n	80049e0 <TIM_Base_SetConfig+0x40>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a43      	ldr	r2, [pc, #268]	@ (8004ad0 <TIM_Base_SetConfig+0x130>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d00b      	beq.n	80049e0 <TIM_Base_SetConfig+0x40>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4a42      	ldr	r2, [pc, #264]	@ (8004ad4 <TIM_Base_SetConfig+0x134>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d007      	beq.n	80049e0 <TIM_Base_SetConfig+0x40>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a41      	ldr	r2, [pc, #260]	@ (8004ad8 <TIM_Base_SetConfig+0x138>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d003      	beq.n	80049e0 <TIM_Base_SetConfig+0x40>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a40      	ldr	r2, [pc, #256]	@ (8004adc <TIM_Base_SetConfig+0x13c>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d108      	bne.n	80049f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	68fa      	ldr	r2, [r7, #12]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a35      	ldr	r2, [pc, #212]	@ (8004acc <TIM_Base_SetConfig+0x12c>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d02b      	beq.n	8004a52 <TIM_Base_SetConfig+0xb2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a00:	d027      	beq.n	8004a52 <TIM_Base_SetConfig+0xb2>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a32      	ldr	r2, [pc, #200]	@ (8004ad0 <TIM_Base_SetConfig+0x130>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d023      	beq.n	8004a52 <TIM_Base_SetConfig+0xb2>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a31      	ldr	r2, [pc, #196]	@ (8004ad4 <TIM_Base_SetConfig+0x134>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d01f      	beq.n	8004a52 <TIM_Base_SetConfig+0xb2>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a30      	ldr	r2, [pc, #192]	@ (8004ad8 <TIM_Base_SetConfig+0x138>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d01b      	beq.n	8004a52 <TIM_Base_SetConfig+0xb2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a2f      	ldr	r2, [pc, #188]	@ (8004adc <TIM_Base_SetConfig+0x13c>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d017      	beq.n	8004a52 <TIM_Base_SetConfig+0xb2>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a2e      	ldr	r2, [pc, #184]	@ (8004ae0 <TIM_Base_SetConfig+0x140>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d013      	beq.n	8004a52 <TIM_Base_SetConfig+0xb2>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a2d      	ldr	r2, [pc, #180]	@ (8004ae4 <TIM_Base_SetConfig+0x144>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d00f      	beq.n	8004a52 <TIM_Base_SetConfig+0xb2>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a2c      	ldr	r2, [pc, #176]	@ (8004ae8 <TIM_Base_SetConfig+0x148>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d00b      	beq.n	8004a52 <TIM_Base_SetConfig+0xb2>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a2b      	ldr	r2, [pc, #172]	@ (8004aec <TIM_Base_SetConfig+0x14c>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d007      	beq.n	8004a52 <TIM_Base_SetConfig+0xb2>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a2a      	ldr	r2, [pc, #168]	@ (8004af0 <TIM_Base_SetConfig+0x150>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d003      	beq.n	8004a52 <TIM_Base_SetConfig+0xb2>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a29      	ldr	r2, [pc, #164]	@ (8004af4 <TIM_Base_SetConfig+0x154>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d108      	bne.n	8004a64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	695b      	ldr	r3, [r3, #20]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	68fa      	ldr	r2, [r7, #12]
 8004a76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	689a      	ldr	r2, [r3, #8]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a10      	ldr	r2, [pc, #64]	@ (8004acc <TIM_Base_SetConfig+0x12c>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d003      	beq.n	8004a98 <TIM_Base_SetConfig+0xf8>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a12      	ldr	r2, [pc, #72]	@ (8004adc <TIM_Base_SetConfig+0x13c>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d103      	bne.n	8004aa0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	691a      	ldr	r2, [r3, #16]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	f003 0301 	and.w	r3, r3, #1
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d105      	bne.n	8004abe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	f023 0201 	bic.w	r2, r3, #1
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	611a      	str	r2, [r3, #16]
  }
}
 8004abe:	bf00      	nop
 8004ac0:	3714      	adds	r7, #20
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	40010000 	.word	0x40010000
 8004ad0:	40000400 	.word	0x40000400
 8004ad4:	40000800 	.word	0x40000800
 8004ad8:	40000c00 	.word	0x40000c00
 8004adc:	40010400 	.word	0x40010400
 8004ae0:	40014000 	.word	0x40014000
 8004ae4:	40014400 	.word	0x40014400
 8004ae8:	40014800 	.word	0x40014800
 8004aec:	40001800 	.word	0x40001800
 8004af0:	40001c00 	.word	0x40001c00
 8004af4:	40002000 	.word	0x40002000

08004af8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b00:	bf00      	nop
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b082      	sub	sp, #8
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d101      	bne.n	8004b32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e042      	b.n	8004bb8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d106      	bne.n	8004b4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7fe fc48 	bl	80033dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2224      	movs	r2, #36	@ 0x24
 8004b50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68da      	ldr	r2, [r3, #12]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f000 f973 	bl	8004e50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	691a      	ldr	r2, [r3, #16]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	695a      	ldr	r2, [r3, #20]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	68da      	ldr	r2, [r3, #12]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2220      	movs	r2, #32
 8004ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2220      	movs	r2, #32
 8004bac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004bb6:	2300      	movs	r3, #0
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3708      	adds	r7, #8
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b08a      	sub	sp, #40	@ 0x28
 8004bc4:	af02      	add	r7, sp, #8
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	603b      	str	r3, [r7, #0]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	2b20      	cmp	r3, #32
 8004bde:	d175      	bne.n	8004ccc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d002      	beq.n	8004bec <HAL_UART_Transmit+0x2c>
 8004be6:	88fb      	ldrh	r3, [r7, #6]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d101      	bne.n	8004bf0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e06e      	b.n	8004cce <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2221      	movs	r2, #33	@ 0x21
 8004bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bfe:	f7fe fd7f 	bl	8003700 <HAL_GetTick>
 8004c02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	88fa      	ldrh	r2, [r7, #6]
 8004c08:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	88fa      	ldrh	r2, [r7, #6]
 8004c0e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c18:	d108      	bne.n	8004c2c <HAL_UART_Transmit+0x6c>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	691b      	ldr	r3, [r3, #16]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d104      	bne.n	8004c2c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c22:	2300      	movs	r3, #0
 8004c24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	61bb      	str	r3, [r7, #24]
 8004c2a:	e003      	b.n	8004c34 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c30:	2300      	movs	r3, #0
 8004c32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c34:	e02e      	b.n	8004c94 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	9300      	str	r3, [sp, #0]
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	2180      	movs	r1, #128	@ 0x80
 8004c40:	68f8      	ldr	r0, [r7, #12]
 8004c42:	f000 f848 	bl	8004cd6 <UART_WaitOnFlagUntilTimeout>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d005      	beq.n	8004c58 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2220      	movs	r2, #32
 8004c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e03a      	b.n	8004cce <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10b      	bne.n	8004c76 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c5e:	69bb      	ldr	r3, [r7, #24]
 8004c60:	881b      	ldrh	r3, [r3, #0]
 8004c62:	461a      	mov	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c6c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	3302      	adds	r3, #2
 8004c72:	61bb      	str	r3, [r7, #24]
 8004c74:	e007      	b.n	8004c86 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c76:	69fb      	ldr	r3, [r7, #28]
 8004c78:	781a      	ldrb	r2, [r3, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	3301      	adds	r3, #1
 8004c84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	3b01      	subs	r3, #1
 8004c8e:	b29a      	uxth	r2, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d1cb      	bne.n	8004c36 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	9300      	str	r3, [sp, #0]
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	2140      	movs	r1, #64	@ 0x40
 8004ca8:	68f8      	ldr	r0, [r7, #12]
 8004caa:	f000 f814 	bl	8004cd6 <UART_WaitOnFlagUntilTimeout>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d005      	beq.n	8004cc0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2220      	movs	r2, #32
 8004cb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004cbc:	2303      	movs	r3, #3
 8004cbe:	e006      	b.n	8004cce <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2220      	movs	r2, #32
 8004cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	e000      	b.n	8004cce <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004ccc:	2302      	movs	r3, #2
  }
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3720      	adds	r7, #32
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b086      	sub	sp, #24
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	60f8      	str	r0, [r7, #12]
 8004cde:	60b9      	str	r1, [r7, #8]
 8004ce0:	603b      	str	r3, [r7, #0]
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ce6:	e03b      	b.n	8004d60 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ce8:	6a3b      	ldr	r3, [r7, #32]
 8004cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cee:	d037      	beq.n	8004d60 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cf0:	f7fe fd06 	bl	8003700 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	6a3a      	ldr	r2, [r7, #32]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d302      	bcc.n	8004d06 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d00:	6a3b      	ldr	r3, [r7, #32]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d101      	bne.n	8004d0a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e03a      	b.n	8004d80 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	f003 0304 	and.w	r3, r3, #4
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d023      	beq.n	8004d60 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	2b80      	cmp	r3, #128	@ 0x80
 8004d1c:	d020      	beq.n	8004d60 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	2b40      	cmp	r3, #64	@ 0x40
 8004d22:	d01d      	beq.n	8004d60 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0308 	and.w	r3, r3, #8
 8004d2e:	2b08      	cmp	r3, #8
 8004d30:	d116      	bne.n	8004d60 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004d32:	2300      	movs	r3, #0
 8004d34:	617b      	str	r3, [r7, #20]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	617b      	str	r3, [r7, #20]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	617b      	str	r3, [r7, #20]
 8004d46:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f000 f81d 	bl	8004d88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2208      	movs	r2, #8
 8004d52:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e00f      	b.n	8004d80 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	4013      	ands	r3, r2
 8004d6a:	68ba      	ldr	r2, [r7, #8]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	bf0c      	ite	eq
 8004d70:	2301      	moveq	r3, #1
 8004d72:	2300      	movne	r3, #0
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	461a      	mov	r2, r3
 8004d78:	79fb      	ldrb	r3, [r7, #7]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d0b4      	beq.n	8004ce8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3718      	adds	r7, #24
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b095      	sub	sp, #84	@ 0x54
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	330c      	adds	r3, #12
 8004d96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d9a:	e853 3f00 	ldrex	r3, [r3]
 8004d9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004da6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	330c      	adds	r3, #12
 8004dae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004db0:	643a      	str	r2, [r7, #64]	@ 0x40
 8004db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004db6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004db8:	e841 2300 	strex	r3, r2, [r1]
 8004dbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004dbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d1e5      	bne.n	8004d90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	3314      	adds	r3, #20
 8004dca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dcc:	6a3b      	ldr	r3, [r7, #32]
 8004dce:	e853 3f00 	ldrex	r3, [r3]
 8004dd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	f023 0301 	bic.w	r3, r3, #1
 8004dda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	3314      	adds	r3, #20
 8004de2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004de4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004de6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004dea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004dec:	e841 2300 	strex	r3, r2, [r1]
 8004df0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d1e5      	bne.n	8004dc4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d119      	bne.n	8004e34 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	330c      	adds	r3, #12
 8004e06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	e853 3f00 	ldrex	r3, [r3]
 8004e0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	f023 0310 	bic.w	r3, r3, #16
 8004e16:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	330c      	adds	r3, #12
 8004e1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e20:	61ba      	str	r2, [r7, #24]
 8004e22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e24:	6979      	ldr	r1, [r7, #20]
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	e841 2300 	strex	r3, r2, [r1]
 8004e2c:	613b      	str	r3, [r7, #16]
   return(result);
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d1e5      	bne.n	8004e00 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2220      	movs	r2, #32
 8004e38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004e42:	bf00      	nop
 8004e44:	3754      	adds	r7, #84	@ 0x54
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr
	...

08004e50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e54:	b0c0      	sub	sp, #256	@ 0x100
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e6c:	68d9      	ldr	r1, [r3, #12]
 8004e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	ea40 0301 	orr.w	r3, r0, r1
 8004e78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e7e:	689a      	ldr	r2, [r3, #8]
 8004e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e84:	691b      	ldr	r3, [r3, #16]
 8004e86:	431a      	orrs	r2, r3
 8004e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	431a      	orrs	r2, r3
 8004e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e94:	69db      	ldr	r3, [r3, #28]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004ea8:	f021 010c 	bic.w	r1, r1, #12
 8004eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004eb6:	430b      	orrs	r3, r1
 8004eb8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eca:	6999      	ldr	r1, [r3, #24]
 8004ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	ea40 0301 	orr.w	r3, r0, r1
 8004ed6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	4b8f      	ldr	r3, [pc, #572]	@ (800511c <UART_SetConfig+0x2cc>)
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d005      	beq.n	8004ef0 <UART_SetConfig+0xa0>
 8004ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	4b8d      	ldr	r3, [pc, #564]	@ (8005120 <UART_SetConfig+0x2d0>)
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d104      	bne.n	8004efa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ef0:	f7ff fb2e 	bl	8004550 <HAL_RCC_GetPCLK2Freq>
 8004ef4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004ef8:	e003      	b.n	8004f02 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004efa:	f7ff fb15 	bl	8004528 <HAL_RCC_GetPCLK1Freq>
 8004efe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f06:	69db      	ldr	r3, [r3, #28]
 8004f08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f0c:	f040 810c 	bne.w	8005128 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f14:	2200      	movs	r2, #0
 8004f16:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004f1a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004f1e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004f22:	4622      	mov	r2, r4
 8004f24:	462b      	mov	r3, r5
 8004f26:	1891      	adds	r1, r2, r2
 8004f28:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004f2a:	415b      	adcs	r3, r3
 8004f2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f2e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004f32:	4621      	mov	r1, r4
 8004f34:	eb12 0801 	adds.w	r8, r2, r1
 8004f38:	4629      	mov	r1, r5
 8004f3a:	eb43 0901 	adc.w	r9, r3, r1
 8004f3e:	f04f 0200 	mov.w	r2, #0
 8004f42:	f04f 0300 	mov.w	r3, #0
 8004f46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f52:	4690      	mov	r8, r2
 8004f54:	4699      	mov	r9, r3
 8004f56:	4623      	mov	r3, r4
 8004f58:	eb18 0303 	adds.w	r3, r8, r3
 8004f5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004f60:	462b      	mov	r3, r5
 8004f62:	eb49 0303 	adc.w	r3, r9, r3
 8004f66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004f6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004f76:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004f7a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004f7e:	460b      	mov	r3, r1
 8004f80:	18db      	adds	r3, r3, r3
 8004f82:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f84:	4613      	mov	r3, r2
 8004f86:	eb42 0303 	adc.w	r3, r2, r3
 8004f8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f8c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004f90:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004f94:	f7fb f96c 	bl	8000270 <__aeabi_uldivmod>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	460b      	mov	r3, r1
 8004f9c:	4b61      	ldr	r3, [pc, #388]	@ (8005124 <UART_SetConfig+0x2d4>)
 8004f9e:	fba3 2302 	umull	r2, r3, r3, r2
 8004fa2:	095b      	lsrs	r3, r3, #5
 8004fa4:	011c      	lsls	r4, r3, #4
 8004fa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004faa:	2200      	movs	r2, #0
 8004fac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004fb0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004fb4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004fb8:	4642      	mov	r2, r8
 8004fba:	464b      	mov	r3, r9
 8004fbc:	1891      	adds	r1, r2, r2
 8004fbe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004fc0:	415b      	adcs	r3, r3
 8004fc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fc4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004fc8:	4641      	mov	r1, r8
 8004fca:	eb12 0a01 	adds.w	sl, r2, r1
 8004fce:	4649      	mov	r1, r9
 8004fd0:	eb43 0b01 	adc.w	fp, r3, r1
 8004fd4:	f04f 0200 	mov.w	r2, #0
 8004fd8:	f04f 0300 	mov.w	r3, #0
 8004fdc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004fe0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004fe4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004fe8:	4692      	mov	sl, r2
 8004fea:	469b      	mov	fp, r3
 8004fec:	4643      	mov	r3, r8
 8004fee:	eb1a 0303 	adds.w	r3, sl, r3
 8004ff2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ff6:	464b      	mov	r3, r9
 8004ff8:	eb4b 0303 	adc.w	r3, fp, r3
 8004ffc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800500c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005010:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005014:	460b      	mov	r3, r1
 8005016:	18db      	adds	r3, r3, r3
 8005018:	643b      	str	r3, [r7, #64]	@ 0x40
 800501a:	4613      	mov	r3, r2
 800501c:	eb42 0303 	adc.w	r3, r2, r3
 8005020:	647b      	str	r3, [r7, #68]	@ 0x44
 8005022:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005026:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800502a:	f7fb f921 	bl	8000270 <__aeabi_uldivmod>
 800502e:	4602      	mov	r2, r0
 8005030:	460b      	mov	r3, r1
 8005032:	4611      	mov	r1, r2
 8005034:	4b3b      	ldr	r3, [pc, #236]	@ (8005124 <UART_SetConfig+0x2d4>)
 8005036:	fba3 2301 	umull	r2, r3, r3, r1
 800503a:	095b      	lsrs	r3, r3, #5
 800503c:	2264      	movs	r2, #100	@ 0x64
 800503e:	fb02 f303 	mul.w	r3, r2, r3
 8005042:	1acb      	subs	r3, r1, r3
 8005044:	00db      	lsls	r3, r3, #3
 8005046:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800504a:	4b36      	ldr	r3, [pc, #216]	@ (8005124 <UART_SetConfig+0x2d4>)
 800504c:	fba3 2302 	umull	r2, r3, r3, r2
 8005050:	095b      	lsrs	r3, r3, #5
 8005052:	005b      	lsls	r3, r3, #1
 8005054:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005058:	441c      	add	r4, r3
 800505a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800505e:	2200      	movs	r2, #0
 8005060:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005064:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005068:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800506c:	4642      	mov	r2, r8
 800506e:	464b      	mov	r3, r9
 8005070:	1891      	adds	r1, r2, r2
 8005072:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005074:	415b      	adcs	r3, r3
 8005076:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005078:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800507c:	4641      	mov	r1, r8
 800507e:	1851      	adds	r1, r2, r1
 8005080:	6339      	str	r1, [r7, #48]	@ 0x30
 8005082:	4649      	mov	r1, r9
 8005084:	414b      	adcs	r3, r1
 8005086:	637b      	str	r3, [r7, #52]	@ 0x34
 8005088:	f04f 0200 	mov.w	r2, #0
 800508c:	f04f 0300 	mov.w	r3, #0
 8005090:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005094:	4659      	mov	r1, fp
 8005096:	00cb      	lsls	r3, r1, #3
 8005098:	4651      	mov	r1, sl
 800509a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800509e:	4651      	mov	r1, sl
 80050a0:	00ca      	lsls	r2, r1, #3
 80050a2:	4610      	mov	r0, r2
 80050a4:	4619      	mov	r1, r3
 80050a6:	4603      	mov	r3, r0
 80050a8:	4642      	mov	r2, r8
 80050aa:	189b      	adds	r3, r3, r2
 80050ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80050b0:	464b      	mov	r3, r9
 80050b2:	460a      	mov	r2, r1
 80050b4:	eb42 0303 	adc.w	r3, r2, r3
 80050b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80050bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80050c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80050cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80050d0:	460b      	mov	r3, r1
 80050d2:	18db      	adds	r3, r3, r3
 80050d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80050d6:	4613      	mov	r3, r2
 80050d8:	eb42 0303 	adc.w	r3, r2, r3
 80050dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80050e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80050e6:	f7fb f8c3 	bl	8000270 <__aeabi_uldivmod>
 80050ea:	4602      	mov	r2, r0
 80050ec:	460b      	mov	r3, r1
 80050ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005124 <UART_SetConfig+0x2d4>)
 80050f0:	fba3 1302 	umull	r1, r3, r3, r2
 80050f4:	095b      	lsrs	r3, r3, #5
 80050f6:	2164      	movs	r1, #100	@ 0x64
 80050f8:	fb01 f303 	mul.w	r3, r1, r3
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	00db      	lsls	r3, r3, #3
 8005100:	3332      	adds	r3, #50	@ 0x32
 8005102:	4a08      	ldr	r2, [pc, #32]	@ (8005124 <UART_SetConfig+0x2d4>)
 8005104:	fba2 2303 	umull	r2, r3, r2, r3
 8005108:	095b      	lsrs	r3, r3, #5
 800510a:	f003 0207 	and.w	r2, r3, #7
 800510e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4422      	add	r2, r4
 8005116:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005118:	e106      	b.n	8005328 <UART_SetConfig+0x4d8>
 800511a:	bf00      	nop
 800511c:	40011000 	.word	0x40011000
 8005120:	40011400 	.word	0x40011400
 8005124:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005128:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800512c:	2200      	movs	r2, #0
 800512e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005132:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005136:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800513a:	4642      	mov	r2, r8
 800513c:	464b      	mov	r3, r9
 800513e:	1891      	adds	r1, r2, r2
 8005140:	6239      	str	r1, [r7, #32]
 8005142:	415b      	adcs	r3, r3
 8005144:	627b      	str	r3, [r7, #36]	@ 0x24
 8005146:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800514a:	4641      	mov	r1, r8
 800514c:	1854      	adds	r4, r2, r1
 800514e:	4649      	mov	r1, r9
 8005150:	eb43 0501 	adc.w	r5, r3, r1
 8005154:	f04f 0200 	mov.w	r2, #0
 8005158:	f04f 0300 	mov.w	r3, #0
 800515c:	00eb      	lsls	r3, r5, #3
 800515e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005162:	00e2      	lsls	r2, r4, #3
 8005164:	4614      	mov	r4, r2
 8005166:	461d      	mov	r5, r3
 8005168:	4643      	mov	r3, r8
 800516a:	18e3      	adds	r3, r4, r3
 800516c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005170:	464b      	mov	r3, r9
 8005172:	eb45 0303 	adc.w	r3, r5, r3
 8005176:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800517a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005186:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800518a:	f04f 0200 	mov.w	r2, #0
 800518e:	f04f 0300 	mov.w	r3, #0
 8005192:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005196:	4629      	mov	r1, r5
 8005198:	008b      	lsls	r3, r1, #2
 800519a:	4621      	mov	r1, r4
 800519c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051a0:	4621      	mov	r1, r4
 80051a2:	008a      	lsls	r2, r1, #2
 80051a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80051a8:	f7fb f862 	bl	8000270 <__aeabi_uldivmod>
 80051ac:	4602      	mov	r2, r0
 80051ae:	460b      	mov	r3, r1
 80051b0:	4b60      	ldr	r3, [pc, #384]	@ (8005334 <UART_SetConfig+0x4e4>)
 80051b2:	fba3 2302 	umull	r2, r3, r3, r2
 80051b6:	095b      	lsrs	r3, r3, #5
 80051b8:	011c      	lsls	r4, r3, #4
 80051ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051be:	2200      	movs	r2, #0
 80051c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80051c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80051c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80051cc:	4642      	mov	r2, r8
 80051ce:	464b      	mov	r3, r9
 80051d0:	1891      	adds	r1, r2, r2
 80051d2:	61b9      	str	r1, [r7, #24]
 80051d4:	415b      	adcs	r3, r3
 80051d6:	61fb      	str	r3, [r7, #28]
 80051d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051dc:	4641      	mov	r1, r8
 80051de:	1851      	adds	r1, r2, r1
 80051e0:	6139      	str	r1, [r7, #16]
 80051e2:	4649      	mov	r1, r9
 80051e4:	414b      	adcs	r3, r1
 80051e6:	617b      	str	r3, [r7, #20]
 80051e8:	f04f 0200 	mov.w	r2, #0
 80051ec:	f04f 0300 	mov.w	r3, #0
 80051f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051f4:	4659      	mov	r1, fp
 80051f6:	00cb      	lsls	r3, r1, #3
 80051f8:	4651      	mov	r1, sl
 80051fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051fe:	4651      	mov	r1, sl
 8005200:	00ca      	lsls	r2, r1, #3
 8005202:	4610      	mov	r0, r2
 8005204:	4619      	mov	r1, r3
 8005206:	4603      	mov	r3, r0
 8005208:	4642      	mov	r2, r8
 800520a:	189b      	adds	r3, r3, r2
 800520c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005210:	464b      	mov	r3, r9
 8005212:	460a      	mov	r2, r1
 8005214:	eb42 0303 	adc.w	r3, r2, r3
 8005218:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800521c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005226:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005228:	f04f 0200 	mov.w	r2, #0
 800522c:	f04f 0300 	mov.w	r3, #0
 8005230:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005234:	4649      	mov	r1, r9
 8005236:	008b      	lsls	r3, r1, #2
 8005238:	4641      	mov	r1, r8
 800523a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800523e:	4641      	mov	r1, r8
 8005240:	008a      	lsls	r2, r1, #2
 8005242:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005246:	f7fb f813 	bl	8000270 <__aeabi_uldivmod>
 800524a:	4602      	mov	r2, r0
 800524c:	460b      	mov	r3, r1
 800524e:	4611      	mov	r1, r2
 8005250:	4b38      	ldr	r3, [pc, #224]	@ (8005334 <UART_SetConfig+0x4e4>)
 8005252:	fba3 2301 	umull	r2, r3, r3, r1
 8005256:	095b      	lsrs	r3, r3, #5
 8005258:	2264      	movs	r2, #100	@ 0x64
 800525a:	fb02 f303 	mul.w	r3, r2, r3
 800525e:	1acb      	subs	r3, r1, r3
 8005260:	011b      	lsls	r3, r3, #4
 8005262:	3332      	adds	r3, #50	@ 0x32
 8005264:	4a33      	ldr	r2, [pc, #204]	@ (8005334 <UART_SetConfig+0x4e4>)
 8005266:	fba2 2303 	umull	r2, r3, r2, r3
 800526a:	095b      	lsrs	r3, r3, #5
 800526c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005270:	441c      	add	r4, r3
 8005272:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005276:	2200      	movs	r2, #0
 8005278:	673b      	str	r3, [r7, #112]	@ 0x70
 800527a:	677a      	str	r2, [r7, #116]	@ 0x74
 800527c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005280:	4642      	mov	r2, r8
 8005282:	464b      	mov	r3, r9
 8005284:	1891      	adds	r1, r2, r2
 8005286:	60b9      	str	r1, [r7, #8]
 8005288:	415b      	adcs	r3, r3
 800528a:	60fb      	str	r3, [r7, #12]
 800528c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005290:	4641      	mov	r1, r8
 8005292:	1851      	adds	r1, r2, r1
 8005294:	6039      	str	r1, [r7, #0]
 8005296:	4649      	mov	r1, r9
 8005298:	414b      	adcs	r3, r1
 800529a:	607b      	str	r3, [r7, #4]
 800529c:	f04f 0200 	mov.w	r2, #0
 80052a0:	f04f 0300 	mov.w	r3, #0
 80052a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80052a8:	4659      	mov	r1, fp
 80052aa:	00cb      	lsls	r3, r1, #3
 80052ac:	4651      	mov	r1, sl
 80052ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052b2:	4651      	mov	r1, sl
 80052b4:	00ca      	lsls	r2, r1, #3
 80052b6:	4610      	mov	r0, r2
 80052b8:	4619      	mov	r1, r3
 80052ba:	4603      	mov	r3, r0
 80052bc:	4642      	mov	r2, r8
 80052be:	189b      	adds	r3, r3, r2
 80052c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80052c2:	464b      	mov	r3, r9
 80052c4:	460a      	mov	r2, r1
 80052c6:	eb42 0303 	adc.w	r3, r2, r3
 80052ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80052cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80052d6:	667a      	str	r2, [r7, #100]	@ 0x64
 80052d8:	f04f 0200 	mov.w	r2, #0
 80052dc:	f04f 0300 	mov.w	r3, #0
 80052e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80052e4:	4649      	mov	r1, r9
 80052e6:	008b      	lsls	r3, r1, #2
 80052e8:	4641      	mov	r1, r8
 80052ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052ee:	4641      	mov	r1, r8
 80052f0:	008a      	lsls	r2, r1, #2
 80052f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80052f6:	f7fa ffbb 	bl	8000270 <__aeabi_uldivmod>
 80052fa:	4602      	mov	r2, r0
 80052fc:	460b      	mov	r3, r1
 80052fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005334 <UART_SetConfig+0x4e4>)
 8005300:	fba3 1302 	umull	r1, r3, r3, r2
 8005304:	095b      	lsrs	r3, r3, #5
 8005306:	2164      	movs	r1, #100	@ 0x64
 8005308:	fb01 f303 	mul.w	r3, r1, r3
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	011b      	lsls	r3, r3, #4
 8005310:	3332      	adds	r3, #50	@ 0x32
 8005312:	4a08      	ldr	r2, [pc, #32]	@ (8005334 <UART_SetConfig+0x4e4>)
 8005314:	fba2 2303 	umull	r2, r3, r2, r3
 8005318:	095b      	lsrs	r3, r3, #5
 800531a:	f003 020f 	and.w	r2, r3, #15
 800531e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4422      	add	r2, r4
 8005326:	609a      	str	r2, [r3, #8]
}
 8005328:	bf00      	nop
 800532a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800532e:	46bd      	mov	sp, r7
 8005330:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005334:	51eb851f 	.word	0x51eb851f

08005338 <siprintf>:
 8005338:	b40e      	push	{r1, r2, r3}
 800533a:	b500      	push	{lr}
 800533c:	b09c      	sub	sp, #112	@ 0x70
 800533e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005340:	9002      	str	r0, [sp, #8]
 8005342:	9006      	str	r0, [sp, #24]
 8005344:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005348:	4809      	ldr	r0, [pc, #36]	@ (8005370 <siprintf+0x38>)
 800534a:	9107      	str	r1, [sp, #28]
 800534c:	9104      	str	r1, [sp, #16]
 800534e:	4909      	ldr	r1, [pc, #36]	@ (8005374 <siprintf+0x3c>)
 8005350:	f853 2b04 	ldr.w	r2, [r3], #4
 8005354:	9105      	str	r1, [sp, #20]
 8005356:	6800      	ldr	r0, [r0, #0]
 8005358:	9301      	str	r3, [sp, #4]
 800535a:	a902      	add	r1, sp, #8
 800535c:	f000 f9a2 	bl	80056a4 <_svfiprintf_r>
 8005360:	9b02      	ldr	r3, [sp, #8]
 8005362:	2200      	movs	r2, #0
 8005364:	701a      	strb	r2, [r3, #0]
 8005366:	b01c      	add	sp, #112	@ 0x70
 8005368:	f85d eb04 	ldr.w	lr, [sp], #4
 800536c:	b003      	add	sp, #12
 800536e:	4770      	bx	lr
 8005370:	20000014 	.word	0x20000014
 8005374:	ffff0208 	.word	0xffff0208

08005378 <memset>:
 8005378:	4402      	add	r2, r0
 800537a:	4603      	mov	r3, r0
 800537c:	4293      	cmp	r3, r2
 800537e:	d100      	bne.n	8005382 <memset+0xa>
 8005380:	4770      	bx	lr
 8005382:	f803 1b01 	strb.w	r1, [r3], #1
 8005386:	e7f9      	b.n	800537c <memset+0x4>

08005388 <__errno>:
 8005388:	4b01      	ldr	r3, [pc, #4]	@ (8005390 <__errno+0x8>)
 800538a:	6818      	ldr	r0, [r3, #0]
 800538c:	4770      	bx	lr
 800538e:	bf00      	nop
 8005390:	20000014 	.word	0x20000014

08005394 <__libc_init_array>:
 8005394:	b570      	push	{r4, r5, r6, lr}
 8005396:	4d0d      	ldr	r5, [pc, #52]	@ (80053cc <__libc_init_array+0x38>)
 8005398:	4c0d      	ldr	r4, [pc, #52]	@ (80053d0 <__libc_init_array+0x3c>)
 800539a:	1b64      	subs	r4, r4, r5
 800539c:	10a4      	asrs	r4, r4, #2
 800539e:	2600      	movs	r6, #0
 80053a0:	42a6      	cmp	r6, r4
 80053a2:	d109      	bne.n	80053b8 <__libc_init_array+0x24>
 80053a4:	4d0b      	ldr	r5, [pc, #44]	@ (80053d4 <__libc_init_array+0x40>)
 80053a6:	4c0c      	ldr	r4, [pc, #48]	@ (80053d8 <__libc_init_array+0x44>)
 80053a8:	f000 fc66 	bl	8005c78 <_init>
 80053ac:	1b64      	subs	r4, r4, r5
 80053ae:	10a4      	asrs	r4, r4, #2
 80053b0:	2600      	movs	r6, #0
 80053b2:	42a6      	cmp	r6, r4
 80053b4:	d105      	bne.n	80053c2 <__libc_init_array+0x2e>
 80053b6:	bd70      	pop	{r4, r5, r6, pc}
 80053b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80053bc:	4798      	blx	r3
 80053be:	3601      	adds	r6, #1
 80053c0:	e7ee      	b.n	80053a0 <__libc_init_array+0xc>
 80053c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80053c6:	4798      	blx	r3
 80053c8:	3601      	adds	r6, #1
 80053ca:	e7f2      	b.n	80053b2 <__libc_init_array+0x1e>
 80053cc:	08005d98 	.word	0x08005d98
 80053d0:	08005d98 	.word	0x08005d98
 80053d4:	08005d98 	.word	0x08005d98
 80053d8:	08005d9c 	.word	0x08005d9c

080053dc <__retarget_lock_acquire_recursive>:
 80053dc:	4770      	bx	lr

080053de <__retarget_lock_release_recursive>:
 80053de:	4770      	bx	lr

080053e0 <memcpy>:
 80053e0:	440a      	add	r2, r1
 80053e2:	4291      	cmp	r1, r2
 80053e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80053e8:	d100      	bne.n	80053ec <memcpy+0xc>
 80053ea:	4770      	bx	lr
 80053ec:	b510      	push	{r4, lr}
 80053ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053f6:	4291      	cmp	r1, r2
 80053f8:	d1f9      	bne.n	80053ee <memcpy+0xe>
 80053fa:	bd10      	pop	{r4, pc}

080053fc <_free_r>:
 80053fc:	b538      	push	{r3, r4, r5, lr}
 80053fe:	4605      	mov	r5, r0
 8005400:	2900      	cmp	r1, #0
 8005402:	d041      	beq.n	8005488 <_free_r+0x8c>
 8005404:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005408:	1f0c      	subs	r4, r1, #4
 800540a:	2b00      	cmp	r3, #0
 800540c:	bfb8      	it	lt
 800540e:	18e4      	addlt	r4, r4, r3
 8005410:	f000 f8e0 	bl	80055d4 <__malloc_lock>
 8005414:	4a1d      	ldr	r2, [pc, #116]	@ (800548c <_free_r+0x90>)
 8005416:	6813      	ldr	r3, [r2, #0]
 8005418:	b933      	cbnz	r3, 8005428 <_free_r+0x2c>
 800541a:	6063      	str	r3, [r4, #4]
 800541c:	6014      	str	r4, [r2, #0]
 800541e:	4628      	mov	r0, r5
 8005420:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005424:	f000 b8dc 	b.w	80055e0 <__malloc_unlock>
 8005428:	42a3      	cmp	r3, r4
 800542a:	d908      	bls.n	800543e <_free_r+0x42>
 800542c:	6820      	ldr	r0, [r4, #0]
 800542e:	1821      	adds	r1, r4, r0
 8005430:	428b      	cmp	r3, r1
 8005432:	bf01      	itttt	eq
 8005434:	6819      	ldreq	r1, [r3, #0]
 8005436:	685b      	ldreq	r3, [r3, #4]
 8005438:	1809      	addeq	r1, r1, r0
 800543a:	6021      	streq	r1, [r4, #0]
 800543c:	e7ed      	b.n	800541a <_free_r+0x1e>
 800543e:	461a      	mov	r2, r3
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	b10b      	cbz	r3, 8005448 <_free_r+0x4c>
 8005444:	42a3      	cmp	r3, r4
 8005446:	d9fa      	bls.n	800543e <_free_r+0x42>
 8005448:	6811      	ldr	r1, [r2, #0]
 800544a:	1850      	adds	r0, r2, r1
 800544c:	42a0      	cmp	r0, r4
 800544e:	d10b      	bne.n	8005468 <_free_r+0x6c>
 8005450:	6820      	ldr	r0, [r4, #0]
 8005452:	4401      	add	r1, r0
 8005454:	1850      	adds	r0, r2, r1
 8005456:	4283      	cmp	r3, r0
 8005458:	6011      	str	r1, [r2, #0]
 800545a:	d1e0      	bne.n	800541e <_free_r+0x22>
 800545c:	6818      	ldr	r0, [r3, #0]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	6053      	str	r3, [r2, #4]
 8005462:	4408      	add	r0, r1
 8005464:	6010      	str	r0, [r2, #0]
 8005466:	e7da      	b.n	800541e <_free_r+0x22>
 8005468:	d902      	bls.n	8005470 <_free_r+0x74>
 800546a:	230c      	movs	r3, #12
 800546c:	602b      	str	r3, [r5, #0]
 800546e:	e7d6      	b.n	800541e <_free_r+0x22>
 8005470:	6820      	ldr	r0, [r4, #0]
 8005472:	1821      	adds	r1, r4, r0
 8005474:	428b      	cmp	r3, r1
 8005476:	bf04      	itt	eq
 8005478:	6819      	ldreq	r1, [r3, #0]
 800547a:	685b      	ldreq	r3, [r3, #4]
 800547c:	6063      	str	r3, [r4, #4]
 800547e:	bf04      	itt	eq
 8005480:	1809      	addeq	r1, r1, r0
 8005482:	6021      	streq	r1, [r4, #0]
 8005484:	6054      	str	r4, [r2, #4]
 8005486:	e7ca      	b.n	800541e <_free_r+0x22>
 8005488:	bd38      	pop	{r3, r4, r5, pc}
 800548a:	bf00      	nop
 800548c:	20013018 	.word	0x20013018

08005490 <sbrk_aligned>:
 8005490:	b570      	push	{r4, r5, r6, lr}
 8005492:	4e0f      	ldr	r6, [pc, #60]	@ (80054d0 <sbrk_aligned+0x40>)
 8005494:	460c      	mov	r4, r1
 8005496:	6831      	ldr	r1, [r6, #0]
 8005498:	4605      	mov	r5, r0
 800549a:	b911      	cbnz	r1, 80054a2 <sbrk_aligned+0x12>
 800549c:	f000 fba6 	bl	8005bec <_sbrk_r>
 80054a0:	6030      	str	r0, [r6, #0]
 80054a2:	4621      	mov	r1, r4
 80054a4:	4628      	mov	r0, r5
 80054a6:	f000 fba1 	bl	8005bec <_sbrk_r>
 80054aa:	1c43      	adds	r3, r0, #1
 80054ac:	d103      	bne.n	80054b6 <sbrk_aligned+0x26>
 80054ae:	f04f 34ff 	mov.w	r4, #4294967295
 80054b2:	4620      	mov	r0, r4
 80054b4:	bd70      	pop	{r4, r5, r6, pc}
 80054b6:	1cc4      	adds	r4, r0, #3
 80054b8:	f024 0403 	bic.w	r4, r4, #3
 80054bc:	42a0      	cmp	r0, r4
 80054be:	d0f8      	beq.n	80054b2 <sbrk_aligned+0x22>
 80054c0:	1a21      	subs	r1, r4, r0
 80054c2:	4628      	mov	r0, r5
 80054c4:	f000 fb92 	bl	8005bec <_sbrk_r>
 80054c8:	3001      	adds	r0, #1
 80054ca:	d1f2      	bne.n	80054b2 <sbrk_aligned+0x22>
 80054cc:	e7ef      	b.n	80054ae <sbrk_aligned+0x1e>
 80054ce:	bf00      	nop
 80054d0:	20013014 	.word	0x20013014

080054d4 <_malloc_r>:
 80054d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054d8:	1ccd      	adds	r5, r1, #3
 80054da:	f025 0503 	bic.w	r5, r5, #3
 80054de:	3508      	adds	r5, #8
 80054e0:	2d0c      	cmp	r5, #12
 80054e2:	bf38      	it	cc
 80054e4:	250c      	movcc	r5, #12
 80054e6:	2d00      	cmp	r5, #0
 80054e8:	4606      	mov	r6, r0
 80054ea:	db01      	blt.n	80054f0 <_malloc_r+0x1c>
 80054ec:	42a9      	cmp	r1, r5
 80054ee:	d904      	bls.n	80054fa <_malloc_r+0x26>
 80054f0:	230c      	movs	r3, #12
 80054f2:	6033      	str	r3, [r6, #0]
 80054f4:	2000      	movs	r0, #0
 80054f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80055d0 <_malloc_r+0xfc>
 80054fe:	f000 f869 	bl	80055d4 <__malloc_lock>
 8005502:	f8d8 3000 	ldr.w	r3, [r8]
 8005506:	461c      	mov	r4, r3
 8005508:	bb44      	cbnz	r4, 800555c <_malloc_r+0x88>
 800550a:	4629      	mov	r1, r5
 800550c:	4630      	mov	r0, r6
 800550e:	f7ff ffbf 	bl	8005490 <sbrk_aligned>
 8005512:	1c43      	adds	r3, r0, #1
 8005514:	4604      	mov	r4, r0
 8005516:	d158      	bne.n	80055ca <_malloc_r+0xf6>
 8005518:	f8d8 4000 	ldr.w	r4, [r8]
 800551c:	4627      	mov	r7, r4
 800551e:	2f00      	cmp	r7, #0
 8005520:	d143      	bne.n	80055aa <_malloc_r+0xd6>
 8005522:	2c00      	cmp	r4, #0
 8005524:	d04b      	beq.n	80055be <_malloc_r+0xea>
 8005526:	6823      	ldr	r3, [r4, #0]
 8005528:	4639      	mov	r1, r7
 800552a:	4630      	mov	r0, r6
 800552c:	eb04 0903 	add.w	r9, r4, r3
 8005530:	f000 fb5c 	bl	8005bec <_sbrk_r>
 8005534:	4581      	cmp	r9, r0
 8005536:	d142      	bne.n	80055be <_malloc_r+0xea>
 8005538:	6821      	ldr	r1, [r4, #0]
 800553a:	1a6d      	subs	r5, r5, r1
 800553c:	4629      	mov	r1, r5
 800553e:	4630      	mov	r0, r6
 8005540:	f7ff ffa6 	bl	8005490 <sbrk_aligned>
 8005544:	3001      	adds	r0, #1
 8005546:	d03a      	beq.n	80055be <_malloc_r+0xea>
 8005548:	6823      	ldr	r3, [r4, #0]
 800554a:	442b      	add	r3, r5
 800554c:	6023      	str	r3, [r4, #0]
 800554e:	f8d8 3000 	ldr.w	r3, [r8]
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	bb62      	cbnz	r2, 80055b0 <_malloc_r+0xdc>
 8005556:	f8c8 7000 	str.w	r7, [r8]
 800555a:	e00f      	b.n	800557c <_malloc_r+0xa8>
 800555c:	6822      	ldr	r2, [r4, #0]
 800555e:	1b52      	subs	r2, r2, r5
 8005560:	d420      	bmi.n	80055a4 <_malloc_r+0xd0>
 8005562:	2a0b      	cmp	r2, #11
 8005564:	d917      	bls.n	8005596 <_malloc_r+0xc2>
 8005566:	1961      	adds	r1, r4, r5
 8005568:	42a3      	cmp	r3, r4
 800556a:	6025      	str	r5, [r4, #0]
 800556c:	bf18      	it	ne
 800556e:	6059      	strne	r1, [r3, #4]
 8005570:	6863      	ldr	r3, [r4, #4]
 8005572:	bf08      	it	eq
 8005574:	f8c8 1000 	streq.w	r1, [r8]
 8005578:	5162      	str	r2, [r4, r5]
 800557a:	604b      	str	r3, [r1, #4]
 800557c:	4630      	mov	r0, r6
 800557e:	f000 f82f 	bl	80055e0 <__malloc_unlock>
 8005582:	f104 000b 	add.w	r0, r4, #11
 8005586:	1d23      	adds	r3, r4, #4
 8005588:	f020 0007 	bic.w	r0, r0, #7
 800558c:	1ac2      	subs	r2, r0, r3
 800558e:	bf1c      	itt	ne
 8005590:	1a1b      	subne	r3, r3, r0
 8005592:	50a3      	strne	r3, [r4, r2]
 8005594:	e7af      	b.n	80054f6 <_malloc_r+0x22>
 8005596:	6862      	ldr	r2, [r4, #4]
 8005598:	42a3      	cmp	r3, r4
 800559a:	bf0c      	ite	eq
 800559c:	f8c8 2000 	streq.w	r2, [r8]
 80055a0:	605a      	strne	r2, [r3, #4]
 80055a2:	e7eb      	b.n	800557c <_malloc_r+0xa8>
 80055a4:	4623      	mov	r3, r4
 80055a6:	6864      	ldr	r4, [r4, #4]
 80055a8:	e7ae      	b.n	8005508 <_malloc_r+0x34>
 80055aa:	463c      	mov	r4, r7
 80055ac:	687f      	ldr	r7, [r7, #4]
 80055ae:	e7b6      	b.n	800551e <_malloc_r+0x4a>
 80055b0:	461a      	mov	r2, r3
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	42a3      	cmp	r3, r4
 80055b6:	d1fb      	bne.n	80055b0 <_malloc_r+0xdc>
 80055b8:	2300      	movs	r3, #0
 80055ba:	6053      	str	r3, [r2, #4]
 80055bc:	e7de      	b.n	800557c <_malloc_r+0xa8>
 80055be:	230c      	movs	r3, #12
 80055c0:	6033      	str	r3, [r6, #0]
 80055c2:	4630      	mov	r0, r6
 80055c4:	f000 f80c 	bl	80055e0 <__malloc_unlock>
 80055c8:	e794      	b.n	80054f4 <_malloc_r+0x20>
 80055ca:	6005      	str	r5, [r0, #0]
 80055cc:	e7d6      	b.n	800557c <_malloc_r+0xa8>
 80055ce:	bf00      	nop
 80055d0:	20013018 	.word	0x20013018

080055d4 <__malloc_lock>:
 80055d4:	4801      	ldr	r0, [pc, #4]	@ (80055dc <__malloc_lock+0x8>)
 80055d6:	f7ff bf01 	b.w	80053dc <__retarget_lock_acquire_recursive>
 80055da:	bf00      	nop
 80055dc:	20013010 	.word	0x20013010

080055e0 <__malloc_unlock>:
 80055e0:	4801      	ldr	r0, [pc, #4]	@ (80055e8 <__malloc_unlock+0x8>)
 80055e2:	f7ff befc 	b.w	80053de <__retarget_lock_release_recursive>
 80055e6:	bf00      	nop
 80055e8:	20013010 	.word	0x20013010

080055ec <__ssputs_r>:
 80055ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055f0:	688e      	ldr	r6, [r1, #8]
 80055f2:	461f      	mov	r7, r3
 80055f4:	42be      	cmp	r6, r7
 80055f6:	680b      	ldr	r3, [r1, #0]
 80055f8:	4682      	mov	sl, r0
 80055fa:	460c      	mov	r4, r1
 80055fc:	4690      	mov	r8, r2
 80055fe:	d82d      	bhi.n	800565c <__ssputs_r+0x70>
 8005600:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005604:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005608:	d026      	beq.n	8005658 <__ssputs_r+0x6c>
 800560a:	6965      	ldr	r5, [r4, #20]
 800560c:	6909      	ldr	r1, [r1, #16]
 800560e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005612:	eba3 0901 	sub.w	r9, r3, r1
 8005616:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800561a:	1c7b      	adds	r3, r7, #1
 800561c:	444b      	add	r3, r9
 800561e:	106d      	asrs	r5, r5, #1
 8005620:	429d      	cmp	r5, r3
 8005622:	bf38      	it	cc
 8005624:	461d      	movcc	r5, r3
 8005626:	0553      	lsls	r3, r2, #21
 8005628:	d527      	bpl.n	800567a <__ssputs_r+0x8e>
 800562a:	4629      	mov	r1, r5
 800562c:	f7ff ff52 	bl	80054d4 <_malloc_r>
 8005630:	4606      	mov	r6, r0
 8005632:	b360      	cbz	r0, 800568e <__ssputs_r+0xa2>
 8005634:	6921      	ldr	r1, [r4, #16]
 8005636:	464a      	mov	r2, r9
 8005638:	f7ff fed2 	bl	80053e0 <memcpy>
 800563c:	89a3      	ldrh	r3, [r4, #12]
 800563e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005642:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005646:	81a3      	strh	r3, [r4, #12]
 8005648:	6126      	str	r6, [r4, #16]
 800564a:	6165      	str	r5, [r4, #20]
 800564c:	444e      	add	r6, r9
 800564e:	eba5 0509 	sub.w	r5, r5, r9
 8005652:	6026      	str	r6, [r4, #0]
 8005654:	60a5      	str	r5, [r4, #8]
 8005656:	463e      	mov	r6, r7
 8005658:	42be      	cmp	r6, r7
 800565a:	d900      	bls.n	800565e <__ssputs_r+0x72>
 800565c:	463e      	mov	r6, r7
 800565e:	6820      	ldr	r0, [r4, #0]
 8005660:	4632      	mov	r2, r6
 8005662:	4641      	mov	r1, r8
 8005664:	f000 faa8 	bl	8005bb8 <memmove>
 8005668:	68a3      	ldr	r3, [r4, #8]
 800566a:	1b9b      	subs	r3, r3, r6
 800566c:	60a3      	str	r3, [r4, #8]
 800566e:	6823      	ldr	r3, [r4, #0]
 8005670:	4433      	add	r3, r6
 8005672:	6023      	str	r3, [r4, #0]
 8005674:	2000      	movs	r0, #0
 8005676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800567a:	462a      	mov	r2, r5
 800567c:	f000 fac6 	bl	8005c0c <_realloc_r>
 8005680:	4606      	mov	r6, r0
 8005682:	2800      	cmp	r0, #0
 8005684:	d1e0      	bne.n	8005648 <__ssputs_r+0x5c>
 8005686:	6921      	ldr	r1, [r4, #16]
 8005688:	4650      	mov	r0, sl
 800568a:	f7ff feb7 	bl	80053fc <_free_r>
 800568e:	230c      	movs	r3, #12
 8005690:	f8ca 3000 	str.w	r3, [sl]
 8005694:	89a3      	ldrh	r3, [r4, #12]
 8005696:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800569a:	81a3      	strh	r3, [r4, #12]
 800569c:	f04f 30ff 	mov.w	r0, #4294967295
 80056a0:	e7e9      	b.n	8005676 <__ssputs_r+0x8a>
	...

080056a4 <_svfiprintf_r>:
 80056a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056a8:	4698      	mov	r8, r3
 80056aa:	898b      	ldrh	r3, [r1, #12]
 80056ac:	061b      	lsls	r3, r3, #24
 80056ae:	b09d      	sub	sp, #116	@ 0x74
 80056b0:	4607      	mov	r7, r0
 80056b2:	460d      	mov	r5, r1
 80056b4:	4614      	mov	r4, r2
 80056b6:	d510      	bpl.n	80056da <_svfiprintf_r+0x36>
 80056b8:	690b      	ldr	r3, [r1, #16]
 80056ba:	b973      	cbnz	r3, 80056da <_svfiprintf_r+0x36>
 80056bc:	2140      	movs	r1, #64	@ 0x40
 80056be:	f7ff ff09 	bl	80054d4 <_malloc_r>
 80056c2:	6028      	str	r0, [r5, #0]
 80056c4:	6128      	str	r0, [r5, #16]
 80056c6:	b930      	cbnz	r0, 80056d6 <_svfiprintf_r+0x32>
 80056c8:	230c      	movs	r3, #12
 80056ca:	603b      	str	r3, [r7, #0]
 80056cc:	f04f 30ff 	mov.w	r0, #4294967295
 80056d0:	b01d      	add	sp, #116	@ 0x74
 80056d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056d6:	2340      	movs	r3, #64	@ 0x40
 80056d8:	616b      	str	r3, [r5, #20]
 80056da:	2300      	movs	r3, #0
 80056dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80056de:	2320      	movs	r3, #32
 80056e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80056e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80056e8:	2330      	movs	r3, #48	@ 0x30
 80056ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005888 <_svfiprintf_r+0x1e4>
 80056ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80056f2:	f04f 0901 	mov.w	r9, #1
 80056f6:	4623      	mov	r3, r4
 80056f8:	469a      	mov	sl, r3
 80056fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056fe:	b10a      	cbz	r2, 8005704 <_svfiprintf_r+0x60>
 8005700:	2a25      	cmp	r2, #37	@ 0x25
 8005702:	d1f9      	bne.n	80056f8 <_svfiprintf_r+0x54>
 8005704:	ebba 0b04 	subs.w	fp, sl, r4
 8005708:	d00b      	beq.n	8005722 <_svfiprintf_r+0x7e>
 800570a:	465b      	mov	r3, fp
 800570c:	4622      	mov	r2, r4
 800570e:	4629      	mov	r1, r5
 8005710:	4638      	mov	r0, r7
 8005712:	f7ff ff6b 	bl	80055ec <__ssputs_r>
 8005716:	3001      	adds	r0, #1
 8005718:	f000 80a7 	beq.w	800586a <_svfiprintf_r+0x1c6>
 800571c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800571e:	445a      	add	r2, fp
 8005720:	9209      	str	r2, [sp, #36]	@ 0x24
 8005722:	f89a 3000 	ldrb.w	r3, [sl]
 8005726:	2b00      	cmp	r3, #0
 8005728:	f000 809f 	beq.w	800586a <_svfiprintf_r+0x1c6>
 800572c:	2300      	movs	r3, #0
 800572e:	f04f 32ff 	mov.w	r2, #4294967295
 8005732:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005736:	f10a 0a01 	add.w	sl, sl, #1
 800573a:	9304      	str	r3, [sp, #16]
 800573c:	9307      	str	r3, [sp, #28]
 800573e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005742:	931a      	str	r3, [sp, #104]	@ 0x68
 8005744:	4654      	mov	r4, sl
 8005746:	2205      	movs	r2, #5
 8005748:	f814 1b01 	ldrb.w	r1, [r4], #1
 800574c:	484e      	ldr	r0, [pc, #312]	@ (8005888 <_svfiprintf_r+0x1e4>)
 800574e:	f7fa fd3f 	bl	80001d0 <memchr>
 8005752:	9a04      	ldr	r2, [sp, #16]
 8005754:	b9d8      	cbnz	r0, 800578e <_svfiprintf_r+0xea>
 8005756:	06d0      	lsls	r0, r2, #27
 8005758:	bf44      	itt	mi
 800575a:	2320      	movmi	r3, #32
 800575c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005760:	0711      	lsls	r1, r2, #28
 8005762:	bf44      	itt	mi
 8005764:	232b      	movmi	r3, #43	@ 0x2b
 8005766:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800576a:	f89a 3000 	ldrb.w	r3, [sl]
 800576e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005770:	d015      	beq.n	800579e <_svfiprintf_r+0xfa>
 8005772:	9a07      	ldr	r2, [sp, #28]
 8005774:	4654      	mov	r4, sl
 8005776:	2000      	movs	r0, #0
 8005778:	f04f 0c0a 	mov.w	ip, #10
 800577c:	4621      	mov	r1, r4
 800577e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005782:	3b30      	subs	r3, #48	@ 0x30
 8005784:	2b09      	cmp	r3, #9
 8005786:	d94b      	bls.n	8005820 <_svfiprintf_r+0x17c>
 8005788:	b1b0      	cbz	r0, 80057b8 <_svfiprintf_r+0x114>
 800578a:	9207      	str	r2, [sp, #28]
 800578c:	e014      	b.n	80057b8 <_svfiprintf_r+0x114>
 800578e:	eba0 0308 	sub.w	r3, r0, r8
 8005792:	fa09 f303 	lsl.w	r3, r9, r3
 8005796:	4313      	orrs	r3, r2
 8005798:	9304      	str	r3, [sp, #16]
 800579a:	46a2      	mov	sl, r4
 800579c:	e7d2      	b.n	8005744 <_svfiprintf_r+0xa0>
 800579e:	9b03      	ldr	r3, [sp, #12]
 80057a0:	1d19      	adds	r1, r3, #4
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	9103      	str	r1, [sp, #12]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	bfbb      	ittet	lt
 80057aa:	425b      	neglt	r3, r3
 80057ac:	f042 0202 	orrlt.w	r2, r2, #2
 80057b0:	9307      	strge	r3, [sp, #28]
 80057b2:	9307      	strlt	r3, [sp, #28]
 80057b4:	bfb8      	it	lt
 80057b6:	9204      	strlt	r2, [sp, #16]
 80057b8:	7823      	ldrb	r3, [r4, #0]
 80057ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80057bc:	d10a      	bne.n	80057d4 <_svfiprintf_r+0x130>
 80057be:	7863      	ldrb	r3, [r4, #1]
 80057c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80057c2:	d132      	bne.n	800582a <_svfiprintf_r+0x186>
 80057c4:	9b03      	ldr	r3, [sp, #12]
 80057c6:	1d1a      	adds	r2, r3, #4
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	9203      	str	r2, [sp, #12]
 80057cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80057d0:	3402      	adds	r4, #2
 80057d2:	9305      	str	r3, [sp, #20]
 80057d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005898 <_svfiprintf_r+0x1f4>
 80057d8:	7821      	ldrb	r1, [r4, #0]
 80057da:	2203      	movs	r2, #3
 80057dc:	4650      	mov	r0, sl
 80057de:	f7fa fcf7 	bl	80001d0 <memchr>
 80057e2:	b138      	cbz	r0, 80057f4 <_svfiprintf_r+0x150>
 80057e4:	9b04      	ldr	r3, [sp, #16]
 80057e6:	eba0 000a 	sub.w	r0, r0, sl
 80057ea:	2240      	movs	r2, #64	@ 0x40
 80057ec:	4082      	lsls	r2, r0
 80057ee:	4313      	orrs	r3, r2
 80057f0:	3401      	adds	r4, #1
 80057f2:	9304      	str	r3, [sp, #16]
 80057f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057f8:	4824      	ldr	r0, [pc, #144]	@ (800588c <_svfiprintf_r+0x1e8>)
 80057fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80057fe:	2206      	movs	r2, #6
 8005800:	f7fa fce6 	bl	80001d0 <memchr>
 8005804:	2800      	cmp	r0, #0
 8005806:	d036      	beq.n	8005876 <_svfiprintf_r+0x1d2>
 8005808:	4b21      	ldr	r3, [pc, #132]	@ (8005890 <_svfiprintf_r+0x1ec>)
 800580a:	bb1b      	cbnz	r3, 8005854 <_svfiprintf_r+0x1b0>
 800580c:	9b03      	ldr	r3, [sp, #12]
 800580e:	3307      	adds	r3, #7
 8005810:	f023 0307 	bic.w	r3, r3, #7
 8005814:	3308      	adds	r3, #8
 8005816:	9303      	str	r3, [sp, #12]
 8005818:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800581a:	4433      	add	r3, r6
 800581c:	9309      	str	r3, [sp, #36]	@ 0x24
 800581e:	e76a      	b.n	80056f6 <_svfiprintf_r+0x52>
 8005820:	fb0c 3202 	mla	r2, ip, r2, r3
 8005824:	460c      	mov	r4, r1
 8005826:	2001      	movs	r0, #1
 8005828:	e7a8      	b.n	800577c <_svfiprintf_r+0xd8>
 800582a:	2300      	movs	r3, #0
 800582c:	3401      	adds	r4, #1
 800582e:	9305      	str	r3, [sp, #20]
 8005830:	4619      	mov	r1, r3
 8005832:	f04f 0c0a 	mov.w	ip, #10
 8005836:	4620      	mov	r0, r4
 8005838:	f810 2b01 	ldrb.w	r2, [r0], #1
 800583c:	3a30      	subs	r2, #48	@ 0x30
 800583e:	2a09      	cmp	r2, #9
 8005840:	d903      	bls.n	800584a <_svfiprintf_r+0x1a6>
 8005842:	2b00      	cmp	r3, #0
 8005844:	d0c6      	beq.n	80057d4 <_svfiprintf_r+0x130>
 8005846:	9105      	str	r1, [sp, #20]
 8005848:	e7c4      	b.n	80057d4 <_svfiprintf_r+0x130>
 800584a:	fb0c 2101 	mla	r1, ip, r1, r2
 800584e:	4604      	mov	r4, r0
 8005850:	2301      	movs	r3, #1
 8005852:	e7f0      	b.n	8005836 <_svfiprintf_r+0x192>
 8005854:	ab03      	add	r3, sp, #12
 8005856:	9300      	str	r3, [sp, #0]
 8005858:	462a      	mov	r2, r5
 800585a:	4b0e      	ldr	r3, [pc, #56]	@ (8005894 <_svfiprintf_r+0x1f0>)
 800585c:	a904      	add	r1, sp, #16
 800585e:	4638      	mov	r0, r7
 8005860:	f3af 8000 	nop.w
 8005864:	1c42      	adds	r2, r0, #1
 8005866:	4606      	mov	r6, r0
 8005868:	d1d6      	bne.n	8005818 <_svfiprintf_r+0x174>
 800586a:	89ab      	ldrh	r3, [r5, #12]
 800586c:	065b      	lsls	r3, r3, #25
 800586e:	f53f af2d 	bmi.w	80056cc <_svfiprintf_r+0x28>
 8005872:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005874:	e72c      	b.n	80056d0 <_svfiprintf_r+0x2c>
 8005876:	ab03      	add	r3, sp, #12
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	462a      	mov	r2, r5
 800587c:	4b05      	ldr	r3, [pc, #20]	@ (8005894 <_svfiprintf_r+0x1f0>)
 800587e:	a904      	add	r1, sp, #16
 8005880:	4638      	mov	r0, r7
 8005882:	f000 f879 	bl	8005978 <_printf_i>
 8005886:	e7ed      	b.n	8005864 <_svfiprintf_r+0x1c0>
 8005888:	08005d5c 	.word	0x08005d5c
 800588c:	08005d66 	.word	0x08005d66
 8005890:	00000000 	.word	0x00000000
 8005894:	080055ed 	.word	0x080055ed
 8005898:	08005d62 	.word	0x08005d62

0800589c <_printf_common>:
 800589c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058a0:	4616      	mov	r6, r2
 80058a2:	4698      	mov	r8, r3
 80058a4:	688a      	ldr	r2, [r1, #8]
 80058a6:	690b      	ldr	r3, [r1, #16]
 80058a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80058ac:	4293      	cmp	r3, r2
 80058ae:	bfb8      	it	lt
 80058b0:	4613      	movlt	r3, r2
 80058b2:	6033      	str	r3, [r6, #0]
 80058b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80058b8:	4607      	mov	r7, r0
 80058ba:	460c      	mov	r4, r1
 80058bc:	b10a      	cbz	r2, 80058c2 <_printf_common+0x26>
 80058be:	3301      	adds	r3, #1
 80058c0:	6033      	str	r3, [r6, #0]
 80058c2:	6823      	ldr	r3, [r4, #0]
 80058c4:	0699      	lsls	r1, r3, #26
 80058c6:	bf42      	ittt	mi
 80058c8:	6833      	ldrmi	r3, [r6, #0]
 80058ca:	3302      	addmi	r3, #2
 80058cc:	6033      	strmi	r3, [r6, #0]
 80058ce:	6825      	ldr	r5, [r4, #0]
 80058d0:	f015 0506 	ands.w	r5, r5, #6
 80058d4:	d106      	bne.n	80058e4 <_printf_common+0x48>
 80058d6:	f104 0a19 	add.w	sl, r4, #25
 80058da:	68e3      	ldr	r3, [r4, #12]
 80058dc:	6832      	ldr	r2, [r6, #0]
 80058de:	1a9b      	subs	r3, r3, r2
 80058e0:	42ab      	cmp	r3, r5
 80058e2:	dc26      	bgt.n	8005932 <_printf_common+0x96>
 80058e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058e8:	6822      	ldr	r2, [r4, #0]
 80058ea:	3b00      	subs	r3, #0
 80058ec:	bf18      	it	ne
 80058ee:	2301      	movne	r3, #1
 80058f0:	0692      	lsls	r2, r2, #26
 80058f2:	d42b      	bmi.n	800594c <_printf_common+0xb0>
 80058f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058f8:	4641      	mov	r1, r8
 80058fa:	4638      	mov	r0, r7
 80058fc:	47c8      	blx	r9
 80058fe:	3001      	adds	r0, #1
 8005900:	d01e      	beq.n	8005940 <_printf_common+0xa4>
 8005902:	6823      	ldr	r3, [r4, #0]
 8005904:	6922      	ldr	r2, [r4, #16]
 8005906:	f003 0306 	and.w	r3, r3, #6
 800590a:	2b04      	cmp	r3, #4
 800590c:	bf02      	ittt	eq
 800590e:	68e5      	ldreq	r5, [r4, #12]
 8005910:	6833      	ldreq	r3, [r6, #0]
 8005912:	1aed      	subeq	r5, r5, r3
 8005914:	68a3      	ldr	r3, [r4, #8]
 8005916:	bf0c      	ite	eq
 8005918:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800591c:	2500      	movne	r5, #0
 800591e:	4293      	cmp	r3, r2
 8005920:	bfc4      	itt	gt
 8005922:	1a9b      	subgt	r3, r3, r2
 8005924:	18ed      	addgt	r5, r5, r3
 8005926:	2600      	movs	r6, #0
 8005928:	341a      	adds	r4, #26
 800592a:	42b5      	cmp	r5, r6
 800592c:	d11a      	bne.n	8005964 <_printf_common+0xc8>
 800592e:	2000      	movs	r0, #0
 8005930:	e008      	b.n	8005944 <_printf_common+0xa8>
 8005932:	2301      	movs	r3, #1
 8005934:	4652      	mov	r2, sl
 8005936:	4641      	mov	r1, r8
 8005938:	4638      	mov	r0, r7
 800593a:	47c8      	blx	r9
 800593c:	3001      	adds	r0, #1
 800593e:	d103      	bne.n	8005948 <_printf_common+0xac>
 8005940:	f04f 30ff 	mov.w	r0, #4294967295
 8005944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005948:	3501      	adds	r5, #1
 800594a:	e7c6      	b.n	80058da <_printf_common+0x3e>
 800594c:	18e1      	adds	r1, r4, r3
 800594e:	1c5a      	adds	r2, r3, #1
 8005950:	2030      	movs	r0, #48	@ 0x30
 8005952:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005956:	4422      	add	r2, r4
 8005958:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800595c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005960:	3302      	adds	r3, #2
 8005962:	e7c7      	b.n	80058f4 <_printf_common+0x58>
 8005964:	2301      	movs	r3, #1
 8005966:	4622      	mov	r2, r4
 8005968:	4641      	mov	r1, r8
 800596a:	4638      	mov	r0, r7
 800596c:	47c8      	blx	r9
 800596e:	3001      	adds	r0, #1
 8005970:	d0e6      	beq.n	8005940 <_printf_common+0xa4>
 8005972:	3601      	adds	r6, #1
 8005974:	e7d9      	b.n	800592a <_printf_common+0x8e>
	...

08005978 <_printf_i>:
 8005978:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800597c:	7e0f      	ldrb	r7, [r1, #24]
 800597e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005980:	2f78      	cmp	r7, #120	@ 0x78
 8005982:	4691      	mov	r9, r2
 8005984:	4680      	mov	r8, r0
 8005986:	460c      	mov	r4, r1
 8005988:	469a      	mov	sl, r3
 800598a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800598e:	d807      	bhi.n	80059a0 <_printf_i+0x28>
 8005990:	2f62      	cmp	r7, #98	@ 0x62
 8005992:	d80a      	bhi.n	80059aa <_printf_i+0x32>
 8005994:	2f00      	cmp	r7, #0
 8005996:	f000 80d2 	beq.w	8005b3e <_printf_i+0x1c6>
 800599a:	2f58      	cmp	r7, #88	@ 0x58
 800599c:	f000 80b9 	beq.w	8005b12 <_printf_i+0x19a>
 80059a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80059a8:	e03a      	b.n	8005a20 <_printf_i+0xa8>
 80059aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80059ae:	2b15      	cmp	r3, #21
 80059b0:	d8f6      	bhi.n	80059a0 <_printf_i+0x28>
 80059b2:	a101      	add	r1, pc, #4	@ (adr r1, 80059b8 <_printf_i+0x40>)
 80059b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059b8:	08005a11 	.word	0x08005a11
 80059bc:	08005a25 	.word	0x08005a25
 80059c0:	080059a1 	.word	0x080059a1
 80059c4:	080059a1 	.word	0x080059a1
 80059c8:	080059a1 	.word	0x080059a1
 80059cc:	080059a1 	.word	0x080059a1
 80059d0:	08005a25 	.word	0x08005a25
 80059d4:	080059a1 	.word	0x080059a1
 80059d8:	080059a1 	.word	0x080059a1
 80059dc:	080059a1 	.word	0x080059a1
 80059e0:	080059a1 	.word	0x080059a1
 80059e4:	08005b25 	.word	0x08005b25
 80059e8:	08005a4f 	.word	0x08005a4f
 80059ec:	08005adf 	.word	0x08005adf
 80059f0:	080059a1 	.word	0x080059a1
 80059f4:	080059a1 	.word	0x080059a1
 80059f8:	08005b47 	.word	0x08005b47
 80059fc:	080059a1 	.word	0x080059a1
 8005a00:	08005a4f 	.word	0x08005a4f
 8005a04:	080059a1 	.word	0x080059a1
 8005a08:	080059a1 	.word	0x080059a1
 8005a0c:	08005ae7 	.word	0x08005ae7
 8005a10:	6833      	ldr	r3, [r6, #0]
 8005a12:	1d1a      	adds	r2, r3, #4
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	6032      	str	r2, [r6, #0]
 8005a18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a20:	2301      	movs	r3, #1
 8005a22:	e09d      	b.n	8005b60 <_printf_i+0x1e8>
 8005a24:	6833      	ldr	r3, [r6, #0]
 8005a26:	6820      	ldr	r0, [r4, #0]
 8005a28:	1d19      	adds	r1, r3, #4
 8005a2a:	6031      	str	r1, [r6, #0]
 8005a2c:	0606      	lsls	r6, r0, #24
 8005a2e:	d501      	bpl.n	8005a34 <_printf_i+0xbc>
 8005a30:	681d      	ldr	r5, [r3, #0]
 8005a32:	e003      	b.n	8005a3c <_printf_i+0xc4>
 8005a34:	0645      	lsls	r5, r0, #25
 8005a36:	d5fb      	bpl.n	8005a30 <_printf_i+0xb8>
 8005a38:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a3c:	2d00      	cmp	r5, #0
 8005a3e:	da03      	bge.n	8005a48 <_printf_i+0xd0>
 8005a40:	232d      	movs	r3, #45	@ 0x2d
 8005a42:	426d      	negs	r5, r5
 8005a44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a48:	4859      	ldr	r0, [pc, #356]	@ (8005bb0 <_printf_i+0x238>)
 8005a4a:	230a      	movs	r3, #10
 8005a4c:	e011      	b.n	8005a72 <_printf_i+0xfa>
 8005a4e:	6821      	ldr	r1, [r4, #0]
 8005a50:	6833      	ldr	r3, [r6, #0]
 8005a52:	0608      	lsls	r0, r1, #24
 8005a54:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a58:	d402      	bmi.n	8005a60 <_printf_i+0xe8>
 8005a5a:	0649      	lsls	r1, r1, #25
 8005a5c:	bf48      	it	mi
 8005a5e:	b2ad      	uxthmi	r5, r5
 8005a60:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a62:	4853      	ldr	r0, [pc, #332]	@ (8005bb0 <_printf_i+0x238>)
 8005a64:	6033      	str	r3, [r6, #0]
 8005a66:	bf14      	ite	ne
 8005a68:	230a      	movne	r3, #10
 8005a6a:	2308      	moveq	r3, #8
 8005a6c:	2100      	movs	r1, #0
 8005a6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a72:	6866      	ldr	r6, [r4, #4]
 8005a74:	60a6      	str	r6, [r4, #8]
 8005a76:	2e00      	cmp	r6, #0
 8005a78:	bfa2      	ittt	ge
 8005a7a:	6821      	ldrge	r1, [r4, #0]
 8005a7c:	f021 0104 	bicge.w	r1, r1, #4
 8005a80:	6021      	strge	r1, [r4, #0]
 8005a82:	b90d      	cbnz	r5, 8005a88 <_printf_i+0x110>
 8005a84:	2e00      	cmp	r6, #0
 8005a86:	d04b      	beq.n	8005b20 <_printf_i+0x1a8>
 8005a88:	4616      	mov	r6, r2
 8005a8a:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a8e:	fb03 5711 	mls	r7, r3, r1, r5
 8005a92:	5dc7      	ldrb	r7, [r0, r7]
 8005a94:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a98:	462f      	mov	r7, r5
 8005a9a:	42bb      	cmp	r3, r7
 8005a9c:	460d      	mov	r5, r1
 8005a9e:	d9f4      	bls.n	8005a8a <_printf_i+0x112>
 8005aa0:	2b08      	cmp	r3, #8
 8005aa2:	d10b      	bne.n	8005abc <_printf_i+0x144>
 8005aa4:	6823      	ldr	r3, [r4, #0]
 8005aa6:	07df      	lsls	r7, r3, #31
 8005aa8:	d508      	bpl.n	8005abc <_printf_i+0x144>
 8005aaa:	6923      	ldr	r3, [r4, #16]
 8005aac:	6861      	ldr	r1, [r4, #4]
 8005aae:	4299      	cmp	r1, r3
 8005ab0:	bfde      	ittt	le
 8005ab2:	2330      	movle	r3, #48	@ 0x30
 8005ab4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005ab8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005abc:	1b92      	subs	r2, r2, r6
 8005abe:	6122      	str	r2, [r4, #16]
 8005ac0:	f8cd a000 	str.w	sl, [sp]
 8005ac4:	464b      	mov	r3, r9
 8005ac6:	aa03      	add	r2, sp, #12
 8005ac8:	4621      	mov	r1, r4
 8005aca:	4640      	mov	r0, r8
 8005acc:	f7ff fee6 	bl	800589c <_printf_common>
 8005ad0:	3001      	adds	r0, #1
 8005ad2:	d14a      	bne.n	8005b6a <_printf_i+0x1f2>
 8005ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad8:	b004      	add	sp, #16
 8005ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ade:	6823      	ldr	r3, [r4, #0]
 8005ae0:	f043 0320 	orr.w	r3, r3, #32
 8005ae4:	6023      	str	r3, [r4, #0]
 8005ae6:	4833      	ldr	r0, [pc, #204]	@ (8005bb4 <_printf_i+0x23c>)
 8005ae8:	2778      	movs	r7, #120	@ 0x78
 8005aea:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005aee:	6823      	ldr	r3, [r4, #0]
 8005af0:	6831      	ldr	r1, [r6, #0]
 8005af2:	061f      	lsls	r7, r3, #24
 8005af4:	f851 5b04 	ldr.w	r5, [r1], #4
 8005af8:	d402      	bmi.n	8005b00 <_printf_i+0x188>
 8005afa:	065f      	lsls	r7, r3, #25
 8005afc:	bf48      	it	mi
 8005afe:	b2ad      	uxthmi	r5, r5
 8005b00:	6031      	str	r1, [r6, #0]
 8005b02:	07d9      	lsls	r1, r3, #31
 8005b04:	bf44      	itt	mi
 8005b06:	f043 0320 	orrmi.w	r3, r3, #32
 8005b0a:	6023      	strmi	r3, [r4, #0]
 8005b0c:	b11d      	cbz	r5, 8005b16 <_printf_i+0x19e>
 8005b0e:	2310      	movs	r3, #16
 8005b10:	e7ac      	b.n	8005a6c <_printf_i+0xf4>
 8005b12:	4827      	ldr	r0, [pc, #156]	@ (8005bb0 <_printf_i+0x238>)
 8005b14:	e7e9      	b.n	8005aea <_printf_i+0x172>
 8005b16:	6823      	ldr	r3, [r4, #0]
 8005b18:	f023 0320 	bic.w	r3, r3, #32
 8005b1c:	6023      	str	r3, [r4, #0]
 8005b1e:	e7f6      	b.n	8005b0e <_printf_i+0x196>
 8005b20:	4616      	mov	r6, r2
 8005b22:	e7bd      	b.n	8005aa0 <_printf_i+0x128>
 8005b24:	6833      	ldr	r3, [r6, #0]
 8005b26:	6825      	ldr	r5, [r4, #0]
 8005b28:	6961      	ldr	r1, [r4, #20]
 8005b2a:	1d18      	adds	r0, r3, #4
 8005b2c:	6030      	str	r0, [r6, #0]
 8005b2e:	062e      	lsls	r6, r5, #24
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	d501      	bpl.n	8005b38 <_printf_i+0x1c0>
 8005b34:	6019      	str	r1, [r3, #0]
 8005b36:	e002      	b.n	8005b3e <_printf_i+0x1c6>
 8005b38:	0668      	lsls	r0, r5, #25
 8005b3a:	d5fb      	bpl.n	8005b34 <_printf_i+0x1bc>
 8005b3c:	8019      	strh	r1, [r3, #0]
 8005b3e:	2300      	movs	r3, #0
 8005b40:	6123      	str	r3, [r4, #16]
 8005b42:	4616      	mov	r6, r2
 8005b44:	e7bc      	b.n	8005ac0 <_printf_i+0x148>
 8005b46:	6833      	ldr	r3, [r6, #0]
 8005b48:	1d1a      	adds	r2, r3, #4
 8005b4a:	6032      	str	r2, [r6, #0]
 8005b4c:	681e      	ldr	r6, [r3, #0]
 8005b4e:	6862      	ldr	r2, [r4, #4]
 8005b50:	2100      	movs	r1, #0
 8005b52:	4630      	mov	r0, r6
 8005b54:	f7fa fb3c 	bl	80001d0 <memchr>
 8005b58:	b108      	cbz	r0, 8005b5e <_printf_i+0x1e6>
 8005b5a:	1b80      	subs	r0, r0, r6
 8005b5c:	6060      	str	r0, [r4, #4]
 8005b5e:	6863      	ldr	r3, [r4, #4]
 8005b60:	6123      	str	r3, [r4, #16]
 8005b62:	2300      	movs	r3, #0
 8005b64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b68:	e7aa      	b.n	8005ac0 <_printf_i+0x148>
 8005b6a:	6923      	ldr	r3, [r4, #16]
 8005b6c:	4632      	mov	r2, r6
 8005b6e:	4649      	mov	r1, r9
 8005b70:	4640      	mov	r0, r8
 8005b72:	47d0      	blx	sl
 8005b74:	3001      	adds	r0, #1
 8005b76:	d0ad      	beq.n	8005ad4 <_printf_i+0x15c>
 8005b78:	6823      	ldr	r3, [r4, #0]
 8005b7a:	079b      	lsls	r3, r3, #30
 8005b7c:	d413      	bmi.n	8005ba6 <_printf_i+0x22e>
 8005b7e:	68e0      	ldr	r0, [r4, #12]
 8005b80:	9b03      	ldr	r3, [sp, #12]
 8005b82:	4298      	cmp	r0, r3
 8005b84:	bfb8      	it	lt
 8005b86:	4618      	movlt	r0, r3
 8005b88:	e7a6      	b.n	8005ad8 <_printf_i+0x160>
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	4632      	mov	r2, r6
 8005b8e:	4649      	mov	r1, r9
 8005b90:	4640      	mov	r0, r8
 8005b92:	47d0      	blx	sl
 8005b94:	3001      	adds	r0, #1
 8005b96:	d09d      	beq.n	8005ad4 <_printf_i+0x15c>
 8005b98:	3501      	adds	r5, #1
 8005b9a:	68e3      	ldr	r3, [r4, #12]
 8005b9c:	9903      	ldr	r1, [sp, #12]
 8005b9e:	1a5b      	subs	r3, r3, r1
 8005ba0:	42ab      	cmp	r3, r5
 8005ba2:	dcf2      	bgt.n	8005b8a <_printf_i+0x212>
 8005ba4:	e7eb      	b.n	8005b7e <_printf_i+0x206>
 8005ba6:	2500      	movs	r5, #0
 8005ba8:	f104 0619 	add.w	r6, r4, #25
 8005bac:	e7f5      	b.n	8005b9a <_printf_i+0x222>
 8005bae:	bf00      	nop
 8005bb0:	08005d6d 	.word	0x08005d6d
 8005bb4:	08005d7e 	.word	0x08005d7e

08005bb8 <memmove>:
 8005bb8:	4288      	cmp	r0, r1
 8005bba:	b510      	push	{r4, lr}
 8005bbc:	eb01 0402 	add.w	r4, r1, r2
 8005bc0:	d902      	bls.n	8005bc8 <memmove+0x10>
 8005bc2:	4284      	cmp	r4, r0
 8005bc4:	4623      	mov	r3, r4
 8005bc6:	d807      	bhi.n	8005bd8 <memmove+0x20>
 8005bc8:	1e43      	subs	r3, r0, #1
 8005bca:	42a1      	cmp	r1, r4
 8005bcc:	d008      	beq.n	8005be0 <memmove+0x28>
 8005bce:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005bd6:	e7f8      	b.n	8005bca <memmove+0x12>
 8005bd8:	4402      	add	r2, r0
 8005bda:	4601      	mov	r1, r0
 8005bdc:	428a      	cmp	r2, r1
 8005bde:	d100      	bne.n	8005be2 <memmove+0x2a>
 8005be0:	bd10      	pop	{r4, pc}
 8005be2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005be6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005bea:	e7f7      	b.n	8005bdc <memmove+0x24>

08005bec <_sbrk_r>:
 8005bec:	b538      	push	{r3, r4, r5, lr}
 8005bee:	4d06      	ldr	r5, [pc, #24]	@ (8005c08 <_sbrk_r+0x1c>)
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	4604      	mov	r4, r0
 8005bf4:	4608      	mov	r0, r1
 8005bf6:	602b      	str	r3, [r5, #0]
 8005bf8:	f7fd fcda 	bl	80035b0 <_sbrk>
 8005bfc:	1c43      	adds	r3, r0, #1
 8005bfe:	d102      	bne.n	8005c06 <_sbrk_r+0x1a>
 8005c00:	682b      	ldr	r3, [r5, #0]
 8005c02:	b103      	cbz	r3, 8005c06 <_sbrk_r+0x1a>
 8005c04:	6023      	str	r3, [r4, #0]
 8005c06:	bd38      	pop	{r3, r4, r5, pc}
 8005c08:	2001300c 	.word	0x2001300c

08005c0c <_realloc_r>:
 8005c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c10:	4680      	mov	r8, r0
 8005c12:	4615      	mov	r5, r2
 8005c14:	460c      	mov	r4, r1
 8005c16:	b921      	cbnz	r1, 8005c22 <_realloc_r+0x16>
 8005c18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c1c:	4611      	mov	r1, r2
 8005c1e:	f7ff bc59 	b.w	80054d4 <_malloc_r>
 8005c22:	b92a      	cbnz	r2, 8005c30 <_realloc_r+0x24>
 8005c24:	f7ff fbea 	bl	80053fc <_free_r>
 8005c28:	2400      	movs	r4, #0
 8005c2a:	4620      	mov	r0, r4
 8005c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c30:	f000 f81a 	bl	8005c68 <_malloc_usable_size_r>
 8005c34:	4285      	cmp	r5, r0
 8005c36:	4606      	mov	r6, r0
 8005c38:	d802      	bhi.n	8005c40 <_realloc_r+0x34>
 8005c3a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005c3e:	d8f4      	bhi.n	8005c2a <_realloc_r+0x1e>
 8005c40:	4629      	mov	r1, r5
 8005c42:	4640      	mov	r0, r8
 8005c44:	f7ff fc46 	bl	80054d4 <_malloc_r>
 8005c48:	4607      	mov	r7, r0
 8005c4a:	2800      	cmp	r0, #0
 8005c4c:	d0ec      	beq.n	8005c28 <_realloc_r+0x1c>
 8005c4e:	42b5      	cmp	r5, r6
 8005c50:	462a      	mov	r2, r5
 8005c52:	4621      	mov	r1, r4
 8005c54:	bf28      	it	cs
 8005c56:	4632      	movcs	r2, r6
 8005c58:	f7ff fbc2 	bl	80053e0 <memcpy>
 8005c5c:	4621      	mov	r1, r4
 8005c5e:	4640      	mov	r0, r8
 8005c60:	f7ff fbcc 	bl	80053fc <_free_r>
 8005c64:	463c      	mov	r4, r7
 8005c66:	e7e0      	b.n	8005c2a <_realloc_r+0x1e>

08005c68 <_malloc_usable_size_r>:
 8005c68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c6c:	1f18      	subs	r0, r3, #4
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	bfbc      	itt	lt
 8005c72:	580b      	ldrlt	r3, [r1, r0]
 8005c74:	18c0      	addlt	r0, r0, r3
 8005c76:	4770      	bx	lr

08005c78 <_init>:
 8005c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c7a:	bf00      	nop
 8005c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c7e:	bc08      	pop	{r3}
 8005c80:	469e      	mov	lr, r3
 8005c82:	4770      	bx	lr

08005c84 <_fini>:
 8005c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c86:	bf00      	nop
 8005c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c8a:	bc08      	pop	{r3}
 8005c8c:	469e      	mov	lr, r3
 8005c8e:	4770      	bx	lr
