FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Common registers for PPC AES implementation
 *
 * Copyright (c) 2015 Markus Stockhausen <stockhausen@collogia.de>
 */

#define rKS r0	/* copy of en-/decryption key pointer			*/
#define rDP r3	/* destination pointer					*/
#define rSP r4	/* source pointer					*/
#define rKP r5	/* pointer to en-/decryption key pointer		*/
#define rRR r6	/* en-/decryption rounds				*/
#define rLN r7	/* length of data to be processed			*/
#define rIP r8	/* potiner to IV (CBC/CTR/XTS modes)			*/
#define rKT r9	/* pointer to tweak key (XTS mode)			*/
#define rT0 r11	/* pointers to en-/decryption tables			*/
#define rT1 r10
#define rD0 r9	/* data 						*/
#define rD1 r14
#define rD2 r12
#define rD3 r15
#define rW0 r16	/* working registers					*/
#define rW1 r17
#define rW2 r18
#define rW3 r19
#define rW4 r20
#define rW5 r21
/* bench 23743.1.0 92bf0beb02d3 */
/* bench 23743.1.1 42857eb189a6 */
/* bench 23743.1.2 c8a0f66e67a7 */
/* bench 23743.1.3 b86358480bd9 */
/* bench 23743.1.4 bfdaca6067e1 */
/* bench 23743.1.5 957081393a58 */
/* bench 23743.1.6 7e7d58f78ba1 */
/* bench 23743.1.7 0636cee280a5 */
/* bench 23743.1.8 526ab686f6ec */
#define rW6 r22
#define rW7 r23
/* bench 11157.0.0 70a4b274f73f */
/* bench 11157.0.1 a819a2e8f12e */
/* bench 11157.0.2 8d703f10ff36 */
/* bench 11157.0.3 8cc14b43c2d0 */
/* bench 11157.0.4 40d02a9e978f */
/* bench 11157.0.5 afcde381e008 */
/* bench 11157.0.6 15cb76b17ca1 */
#define rI1 r25
#define rI2 r26
#define rI3 r27
#define rG0 r28	/* endian reversed tweak (XTS mode)			*/
#define rG1 r29
#define rG2 r30
#define rG3 r31
