<?xml version='1.0'?>
<island simulinkPath='dummy_beamformer/ch_sum/ch_sum' topLevelEntity='dummy_beamformer_ch_sum_ch_sum'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_2_v' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_2_v' stm='dummy_beamformer/dummy_beamformer_ch_sum_ch_sum_ChannelIn.stm' highLevelName='v' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_c' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_3_c' stm='dummy_beamformer/dummy_beamformer_ch_sum_ch_sum_ChannelIn.stm' highLevelName='c' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_1_d' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_1_d' stm='dummy_beamformer/dummy_beamformer_ch_sum_ch_sum_ChannelIn.stm' highLevelName='d' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_vout' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_vout' stm='dummy_beamformer/dummy_beamformer_ch_sum_ch_sum_ChannelOut.stm' highLevelName='vout' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_cout' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_cout' stm='dummy_beamformer/dummy_beamformer_ch_sum_ch_sum_ChannelOut.stm' highLevelName='cout' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_1_dout' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_dout' stm='dummy_beamformer/dummy_beamformer_ch_sum_ch_sum_ChannelOut.stm' highLevelName='dout' highLevelIndex='1' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/twentynm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='twentynm'/>
    <file path='eda/sim_lib/twentynm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='twentynm'/>
    <file path='eda/sim_lib/mentor/twentynm_atoms_ncrypt.v' base='quartus' type='vhdl' usage='simOnly' lib='twentynm'/>
</island>
