
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_1024:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x700ffff; valaddr_reg:x3; val_offset:3072*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3072*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1025:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x701ffff; valaddr_reg:x3; val_offset:3075*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3075*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1026:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x703ffff; valaddr_reg:x3; val_offset:3078*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3078*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1027:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x707ffff; valaddr_reg:x3; val_offset:3081*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3081*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1028:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x70fffff; valaddr_reg:x3; val_offset:3084*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3084*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1029:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x71fffff; valaddr_reg:x3; val_offset:3087*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3087*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1030:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x73fffff; valaddr_reg:x3; val_offset:3090*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3090*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1031:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x7400000; valaddr_reg:x3; val_offset:3093*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3093*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1032:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x7600000; valaddr_reg:x3; val_offset:3096*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3096*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1033:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x7700000; valaddr_reg:x3; val_offset:3099*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3099*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1034:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x7780000; valaddr_reg:x3; val_offset:3102*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3102*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1035:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77c0000; valaddr_reg:x3; val_offset:3105*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3105*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1036:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77e0000; valaddr_reg:x3; val_offset:3108*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3108*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1037:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77f0000; valaddr_reg:x3; val_offset:3111*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3111*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1038:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77f8000; valaddr_reg:x3; val_offset:3114*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3114*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1039:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77fc000; valaddr_reg:x3; val_offset:3117*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3117*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1040:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77fe000; valaddr_reg:x3; val_offset:3120*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3120*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1041:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77ff000; valaddr_reg:x3; val_offset:3123*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3123*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1042:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77ff800; valaddr_reg:x3; val_offset:3126*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3126*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1043:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77ffc00; valaddr_reg:x3; val_offset:3129*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3129*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1044:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77ffe00; valaddr_reg:x3; val_offset:3132*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3132*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1045:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77fff00; valaddr_reg:x3; val_offset:3135*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3135*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1046:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77fff80; valaddr_reg:x3; val_offset:3138*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3138*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1047:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77fffc0; valaddr_reg:x3; val_offset:3141*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3141*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1048:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77fffe0; valaddr_reg:x3; val_offset:3144*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3144*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1049:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77ffff0; valaddr_reg:x3; val_offset:3147*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3147*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1050:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77ffff8; valaddr_reg:x3; val_offset:3150*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3150*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1051:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77ffffc; valaddr_reg:x3; val_offset:3153*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3153*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1052:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77ffffe; valaddr_reg:x3; val_offset:3156*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3156*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1053:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4777c1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc777c1; op2val:0x0;
op3val:0x77fffff; valaddr_reg:x3; val_offset:3159*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3159*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1054:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5800000; valaddr_reg:x3; val_offset:3162*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3162*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1055:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5800001; valaddr_reg:x3; val_offset:3165*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3165*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1056:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5800003; valaddr_reg:x3; val_offset:3168*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3168*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1057:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5800007; valaddr_reg:x3; val_offset:3171*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3171*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1058:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x580000f; valaddr_reg:x3; val_offset:3174*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3174*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1059:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x580001f; valaddr_reg:x3; val_offset:3177*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3177*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1060:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x580003f; valaddr_reg:x3; val_offset:3180*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3180*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1061:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x580007f; valaddr_reg:x3; val_offset:3183*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3183*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1062:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x58000ff; valaddr_reg:x3; val_offset:3186*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3186*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1063:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x58001ff; valaddr_reg:x3; val_offset:3189*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3189*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1064:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x58003ff; valaddr_reg:x3; val_offset:3192*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3192*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1065:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x58007ff; valaddr_reg:x3; val_offset:3195*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3195*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1066:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5800fff; valaddr_reg:x3; val_offset:3198*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3198*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1067:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5801fff; valaddr_reg:x3; val_offset:3201*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3201*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1068:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5803fff; valaddr_reg:x3; val_offset:3204*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3204*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1069:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5807fff; valaddr_reg:x3; val_offset:3207*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3207*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1070:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x580ffff; valaddr_reg:x3; val_offset:3210*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3210*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1071:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x581ffff; valaddr_reg:x3; val_offset:3213*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3213*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1072:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x583ffff; valaddr_reg:x3; val_offset:3216*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3216*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1073:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x587ffff; valaddr_reg:x3; val_offset:3219*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3219*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1074:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x58fffff; valaddr_reg:x3; val_offset:3222*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3222*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1075:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x59fffff; valaddr_reg:x3; val_offset:3225*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3225*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1076:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5bfffff; valaddr_reg:x3; val_offset:3228*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3228*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1077:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5c00000; valaddr_reg:x3; val_offset:3231*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3231*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1078:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5e00000; valaddr_reg:x3; val_offset:3234*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3234*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1079:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5f00000; valaddr_reg:x3; val_offset:3237*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3237*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1080:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5f80000; valaddr_reg:x3; val_offset:3240*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3240*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1081:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5fc0000; valaddr_reg:x3; val_offset:3243*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3243*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1082:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5fe0000; valaddr_reg:x3; val_offset:3246*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3246*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1083:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5ff0000; valaddr_reg:x3; val_offset:3249*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3249*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1084:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5ff8000; valaddr_reg:x3; val_offset:3252*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3252*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1085:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5ffc000; valaddr_reg:x3; val_offset:3255*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3255*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1086:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5ffe000; valaddr_reg:x3; val_offset:3258*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3258*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1087:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5fff000; valaddr_reg:x3; val_offset:3261*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3261*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1088:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5fff800; valaddr_reg:x3; val_offset:3264*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3264*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1089:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5fffc00; valaddr_reg:x3; val_offset:3267*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3267*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1090:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5fffe00; valaddr_reg:x3; val_offset:3270*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3270*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1091:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5ffff00; valaddr_reg:x3; val_offset:3273*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3273*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1092:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5ffff80; valaddr_reg:x3; val_offset:3276*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3276*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1093:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5ffffc0; valaddr_reg:x3; val_offset:3279*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3279*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1094:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5ffffe0; valaddr_reg:x3; val_offset:3282*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3282*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1095:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5fffff0; valaddr_reg:x3; val_offset:3285*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3285*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1096:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5fffff8; valaddr_reg:x3; val_offset:3288*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3288*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1097:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5fffffc; valaddr_reg:x3; val_offset:3291*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3291*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1098:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5fffffe; valaddr_reg:x3; val_offset:3294*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3294*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1099:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x0b and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x5ffffff; valaddr_reg:x3; val_offset:3297*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3297*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1100:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3f800001; valaddr_reg:x3; val_offset:3300*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3300*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1101:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3f800003; valaddr_reg:x3; val_offset:3303*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3303*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1102:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3f800007; valaddr_reg:x3; val_offset:3306*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3306*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1103:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3f999999; valaddr_reg:x3; val_offset:3309*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3309*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1104:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:3312*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3312*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1105:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:3315*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3315*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1106:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:3318*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3318*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1107:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:3321*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3321*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1108:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:3324*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3324*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1109:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:3327*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3327*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1110:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:3330*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3330*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1111:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:3333*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3333*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1112:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:3336*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3336*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1113:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:3339*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3339*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1114:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:3342*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3342*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1115:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4a951f and fs2 == 0 and fe2 == 0x04 and fm2 == 0x21c05a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cca951f; op2val:0x221c05a;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:3345*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3345*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1116:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:3348*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3348*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1117:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:3351*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3351*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1118:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:3354*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3354*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1119:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:3357*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3357*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1120:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:3360*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3360*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1121:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:3363*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3363*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1122:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:3366*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3366*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1123:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:3369*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3369*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1124:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:3372*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3372*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1125:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:3375*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3375*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1126:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:3378*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3378*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1127:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:3381*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3381*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1128:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:3384*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3384*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1129:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:3387*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3387*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1130:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:3390*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3390*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1131:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:3393*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3393*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1132:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80800000; valaddr_reg:x3; val_offset:3396*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3396*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1133:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:3399*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3399*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1134:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:3402*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3402*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1135:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:3405*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3405*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1136:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x8080000f; valaddr_reg:x3; val_offset:3408*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3408*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1137:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x8080001f; valaddr_reg:x3; val_offset:3411*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3411*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1138:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x8080003f; valaddr_reg:x3; val_offset:3414*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3414*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1139:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x8080007f; valaddr_reg:x3; val_offset:3417*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3417*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1140:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x808000ff; valaddr_reg:x3; val_offset:3420*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3420*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1141:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x808001ff; valaddr_reg:x3; val_offset:3423*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3423*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1142:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x808003ff; valaddr_reg:x3; val_offset:3426*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3426*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1143:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x808007ff; valaddr_reg:x3; val_offset:3429*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3429*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1144:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80800fff; valaddr_reg:x3; val_offset:3432*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3432*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1145:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80801fff; valaddr_reg:x3; val_offset:3435*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3435*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1146:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80803fff; valaddr_reg:x3; val_offset:3438*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3438*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1147:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x80807fff; valaddr_reg:x3; val_offset:3441*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3441*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1148:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x8080ffff; valaddr_reg:x3; val_offset:3444*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3444*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1149:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x8081ffff; valaddr_reg:x3; val_offset:3447*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3447*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1150:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x8083ffff; valaddr_reg:x3; val_offset:3450*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3450*0 + 3*8*FLEN/8, x4, x1, x2)

inst_1151:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x4e8c90 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cce8c90; op2val:0x80000000;
op3val:0x8087ffff; valaddr_reg:x3; val_offset:3453*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3453*0 + 3*8*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117506047,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117571583,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117702655,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117964799,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(118489087,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(119537663,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(121634815,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(121634816,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(123731968,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(124780544,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125304832,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125566976,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125698048,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125763584,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125796352,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125812736,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125820928,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125825024,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125827072,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125828096,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125828608,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125828864,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125828992,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829056,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829088,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829104,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829112,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829116,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829118,32,FLEN)
NAN_BOXED(2093447105,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829119,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92274688,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92274689,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92274691,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92274695,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92274703,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92274719,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92274751,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92274815,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92274943,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92275199,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92275711,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92276735,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92278783,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92282879,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92291071,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92307455,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92340223,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92405759,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92536831,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(92798975,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(93323263,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(94371839,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(96468991,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(96468992,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(98566144,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(99614720,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100139008,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100401152,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100532224,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100597760,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100630528,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100646912,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100655104,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100659200,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100661248,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100662272,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100662784,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100663040,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100663168,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100663232,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100663264,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100663280,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100663288,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100663292,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100663294,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(100663295,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2093651231,32,FLEN)
NAN_BOXED(35766362,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872256,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872271,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872287,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872319,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872383,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872511,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872767,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155873279,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155874303,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155876351,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155880447,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155888639,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155905023,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155937791,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156003327,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156134399,32,FLEN)
NAN_BOXED(2093911184,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156396543,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
