
BMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c244  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000060c  0800c418  0800c418  0001c418  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca24  0800ca24  000225cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800ca24  0800ca24  0001ca24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca2c  0800ca2c  000225cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca2c  0800ca2c  0001ca2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ca30  0800ca30  0001ca30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000025cc  20000000  0800ca34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000560  200025cc  0800f000  000225cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002b2c  0800f000  00022b2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000225cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ca33  00000000  00000000  000225fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f38  00000000  00000000  0003f02f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001898  00000000  00000000  00042f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016d8  00000000  00000000  00044800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002883e  00000000  00000000  00045ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f92b  00000000  00000000  0006e716  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5abf  00000000  00000000  0008e041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00173b00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077f8  00000000  00000000  00173b50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200025cc 	.word	0x200025cc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c3fc 	.word	0x0800c3fc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200025d0 	.word	0x200025d0
 800020c:	0800c3fc 	.word	0x0800c3fc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cdc:	f000 b974 	b.w	8000fc8 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	468e      	mov	lr, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14d      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4694      	mov	ip, r2
 8000d0a:	d969      	bls.n	8000de0 <__udivmoddi4+0xe8>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b152      	cbz	r2, 8000d28 <__udivmoddi4+0x30>
 8000d12:	fa01 f302 	lsl.w	r3, r1, r2
 8000d16:	f1c2 0120 	rsb	r1, r2, #32
 8000d1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d22:	ea41 0e03 	orr.w	lr, r1, r3
 8000d26:	4094      	lsls	r4, r2
 8000d28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d2c:	0c21      	lsrs	r1, r4, #16
 8000d2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d32:	fa1f f78c 	uxth.w	r7, ip
 8000d36:	fb08 e316 	mls	r3, r8, r6, lr
 8000d3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d3e:	fb06 f107 	mul.w	r1, r6, r7
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d4e:	f080 811f 	bcs.w	8000f90 <__udivmoddi4+0x298>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 811c 	bls.w	8000f90 <__udivmoddi4+0x298>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d64:	fb08 3310 	mls	r3, r8, r0, r3
 8000d68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d6c:	fb00 f707 	mul.w	r7, r0, r7
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	d90a      	bls.n	8000d8a <__udivmoddi4+0x92>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d7c:	f080 810a 	bcs.w	8000f94 <__udivmoddi4+0x29c>
 8000d80:	42a7      	cmp	r7, r4
 8000d82:	f240 8107 	bls.w	8000f94 <__udivmoddi4+0x29c>
 8000d86:	4464      	add	r4, ip
 8000d88:	3802      	subs	r0, #2
 8000d8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d8e:	1be4      	subs	r4, r4, r7
 8000d90:	2600      	movs	r6, #0
 8000d92:	b11d      	cbz	r5, 8000d9c <__udivmoddi4+0xa4>
 8000d94:	40d4      	lsrs	r4, r2
 8000d96:	2300      	movs	r3, #0
 8000d98:	e9c5 4300 	strd	r4, r3, [r5]
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0xc2>
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	f000 80ef 	beq.w	8000f8a <__udivmoddi4+0x292>
 8000dac:	2600      	movs	r6, #0
 8000dae:	e9c5 0100 	strd	r0, r1, [r5]
 8000db2:	4630      	mov	r0, r6
 8000db4:	4631      	mov	r1, r6
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	fab3 f683 	clz	r6, r3
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	d14a      	bne.n	8000e58 <__udivmoddi4+0x160>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d302      	bcc.n	8000dcc <__udivmoddi4+0xd4>
 8000dc6:	4282      	cmp	r2, r0
 8000dc8:	f200 80f9 	bhi.w	8000fbe <__udivmoddi4+0x2c6>
 8000dcc:	1a84      	subs	r4, r0, r2
 8000dce:	eb61 0303 	sbc.w	r3, r1, r3
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	469e      	mov	lr, r3
 8000dd6:	2d00      	cmp	r5, #0
 8000dd8:	d0e0      	beq.n	8000d9c <__udivmoddi4+0xa4>
 8000dda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dde:	e7dd      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000de0:	b902      	cbnz	r2, 8000de4 <__udivmoddi4+0xec>
 8000de2:	deff      	udf	#255	; 0xff
 8000de4:	fab2 f282 	clz	r2, r2
 8000de8:	2a00      	cmp	r2, #0
 8000dea:	f040 8092 	bne.w	8000f12 <__udivmoddi4+0x21a>
 8000dee:	eba1 010c 	sub.w	r1, r1, ip
 8000df2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df6:	fa1f fe8c 	uxth.w	lr, ip
 8000dfa:	2601      	movs	r6, #1
 8000dfc:	0c20      	lsrs	r0, r4, #16
 8000dfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e02:	fb07 1113 	mls	r1, r7, r3, r1
 8000e06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0a:	fb0e f003 	mul.w	r0, lr, r3
 8000e0e:	4288      	cmp	r0, r1
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x12c>
 8000e12:	eb1c 0101 	adds.w	r1, ip, r1
 8000e16:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x12a>
 8000e1c:	4288      	cmp	r0, r1
 8000e1e:	f200 80cb 	bhi.w	8000fb8 <__udivmoddi4+0x2c0>
 8000e22:	4643      	mov	r3, r8
 8000e24:	1a09      	subs	r1, r1, r0
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e34:	fb0e fe00 	mul.w	lr, lr, r0
 8000e38:	45a6      	cmp	lr, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x156>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e44:	d202      	bcs.n	8000e4c <__udivmoddi4+0x154>
 8000e46:	45a6      	cmp	lr, r4
 8000e48:	f200 80bb 	bhi.w	8000fc2 <__udivmoddi4+0x2ca>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	eba4 040e 	sub.w	r4, r4, lr
 8000e52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e56:	e79c      	b.n	8000d92 <__udivmoddi4+0x9a>
 8000e58:	f1c6 0720 	rsb	r7, r6, #32
 8000e5c:	40b3      	lsls	r3, r6
 8000e5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e66:	fa20 f407 	lsr.w	r4, r0, r7
 8000e6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6e:	431c      	orrs	r4, r3
 8000e70:	40f9      	lsrs	r1, r7
 8000e72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e76:	fa00 f306 	lsl.w	r3, r0, r6
 8000e7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e7e:	0c20      	lsrs	r0, r4, #16
 8000e80:	fa1f fe8c 	uxth.w	lr, ip
 8000e84:	fb09 1118 	mls	r1, r9, r8, r1
 8000e88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e90:	4288      	cmp	r0, r1
 8000e92:	fa02 f206 	lsl.w	r2, r2, r6
 8000e96:	d90b      	bls.n	8000eb0 <__udivmoddi4+0x1b8>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ea0:	f080 8088 	bcs.w	8000fb4 <__udivmoddi4+0x2bc>
 8000ea4:	4288      	cmp	r0, r1
 8000ea6:	f240 8085 	bls.w	8000fb4 <__udivmoddi4+0x2bc>
 8000eaa:	f1a8 0802 	sub.w	r8, r8, #2
 8000eae:	4461      	add	r1, ip
 8000eb0:	1a09      	subs	r1, r1, r0
 8000eb2:	b2a4      	uxth	r4, r4
 8000eb4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000eb8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ebc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ec0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ec4:	458e      	cmp	lr, r1
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x1e2>
 8000ec8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ecc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000ed0:	d26c      	bcs.n	8000fac <__udivmoddi4+0x2b4>
 8000ed2:	458e      	cmp	lr, r1
 8000ed4:	d96a      	bls.n	8000fac <__udivmoddi4+0x2b4>
 8000ed6:	3802      	subs	r0, #2
 8000ed8:	4461      	add	r1, ip
 8000eda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ede:	fba0 9402 	umull	r9, r4, r0, r2
 8000ee2:	eba1 010e 	sub.w	r1, r1, lr
 8000ee6:	42a1      	cmp	r1, r4
 8000ee8:	46c8      	mov	r8, r9
 8000eea:	46a6      	mov	lr, r4
 8000eec:	d356      	bcc.n	8000f9c <__udivmoddi4+0x2a4>
 8000eee:	d053      	beq.n	8000f98 <__udivmoddi4+0x2a0>
 8000ef0:	b15d      	cbz	r5, 8000f0a <__udivmoddi4+0x212>
 8000ef2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ef6:	eb61 010e 	sbc.w	r1, r1, lr
 8000efa:	fa01 f707 	lsl.w	r7, r1, r7
 8000efe:	fa22 f306 	lsr.w	r3, r2, r6
 8000f02:	40f1      	lsrs	r1, r6
 8000f04:	431f      	orrs	r7, r3
 8000f06:	e9c5 7100 	strd	r7, r1, [r5]
 8000f0a:	2600      	movs	r6, #0
 8000f0c:	4631      	mov	r1, r6
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	f1c2 0320 	rsb	r3, r2, #32
 8000f16:	40d8      	lsrs	r0, r3
 8000f18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f20:	4091      	lsls	r1, r2
 8000f22:	4301      	orrs	r1, r0
 8000f24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f28:	fa1f fe8c 	uxth.w	lr, ip
 8000f2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f30:	fb07 3610 	mls	r6, r7, r0, r3
 8000f34:	0c0b      	lsrs	r3, r1, #16
 8000f36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f3e:	429e      	cmp	r6, r3
 8000f40:	fa04 f402 	lsl.w	r4, r4, r2
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x260>
 8000f46:	eb1c 0303 	adds.w	r3, ip, r3
 8000f4a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f4e:	d22f      	bcs.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f50:	429e      	cmp	r6, r3
 8000f52:	d92d      	bls.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f54:	3802      	subs	r0, #2
 8000f56:	4463      	add	r3, ip
 8000f58:	1b9b      	subs	r3, r3, r6
 8000f5a:	b289      	uxth	r1, r1
 8000f5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f60:	fb07 3316 	mls	r3, r7, r6, r3
 8000f64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f68:	fb06 f30e 	mul.w	r3, r6, lr
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	d908      	bls.n	8000f82 <__udivmoddi4+0x28a>
 8000f70:	eb1c 0101 	adds.w	r1, ip, r1
 8000f74:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f78:	d216      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d914      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7e:	3e02      	subs	r6, #2
 8000f80:	4461      	add	r1, ip
 8000f82:	1ac9      	subs	r1, r1, r3
 8000f84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f88:	e738      	b.n	8000dfc <__udivmoddi4+0x104>
 8000f8a:	462e      	mov	r6, r5
 8000f8c:	4628      	mov	r0, r5
 8000f8e:	e705      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000f90:	4606      	mov	r6, r0
 8000f92:	e6e3      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f94:	4618      	mov	r0, r3
 8000f96:	e6f8      	b.n	8000d8a <__udivmoddi4+0x92>
 8000f98:	454b      	cmp	r3, r9
 8000f9a:	d2a9      	bcs.n	8000ef0 <__udivmoddi4+0x1f8>
 8000f9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fa4:	3801      	subs	r0, #1
 8000fa6:	e7a3      	b.n	8000ef0 <__udivmoddi4+0x1f8>
 8000fa8:	4646      	mov	r6, r8
 8000faa:	e7ea      	b.n	8000f82 <__udivmoddi4+0x28a>
 8000fac:	4620      	mov	r0, r4
 8000fae:	e794      	b.n	8000eda <__udivmoddi4+0x1e2>
 8000fb0:	4640      	mov	r0, r8
 8000fb2:	e7d1      	b.n	8000f58 <__udivmoddi4+0x260>
 8000fb4:	46d0      	mov	r8, sl
 8000fb6:	e77b      	b.n	8000eb0 <__udivmoddi4+0x1b8>
 8000fb8:	3b02      	subs	r3, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	e732      	b.n	8000e24 <__udivmoddi4+0x12c>
 8000fbe:	4630      	mov	r0, r6
 8000fc0:	e709      	b.n	8000dd6 <__udivmoddi4+0xde>
 8000fc2:	4464      	add	r4, ip
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	e742      	b.n	8000e4e <__udivmoddi4+0x156>

08000fc8 <__aeabi_idiv0>:
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop

08000fcc <FEB_BMS_Precharge_Open>:
extern CAN_HandleTypeDef hcan1;
extern UART_HandleTypeDef huart2;

// ********************************** Functions **********************************

void FEB_BMS_Precharge_Open(void) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2104      	movs	r1, #4
 8000fd4:	4802      	ldr	r0, [pc, #8]	; (8000fe0 <FEB_BMS_Precharge_Open+0x14>)
 8000fd6:	f005 fbed 	bl	80067b4 <HAL_GPIO_WritePin>
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	40020800 	.word	0x40020800

08000fe4 <FEB_BMS_Precharge_Close>:

void FEB_BMS_Precharge_Close(void) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	2104      	movs	r1, #4
 8000fec:	4802      	ldr	r0, [pc, #8]	; (8000ff8 <FEB_BMS_Precharge_Close+0x14>)
 8000fee:	f005 fbe1 	bl	80067b4 <HAL_GPIO_WritePin>
}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40020800 	.word	0x40020800

08000ffc <FEB_BMS_Shutdown_Startup>:
extern CAN_HandleTypeDef hcan1;
extern UART_HandleTypeDef huart2;

// ********************************** Functions **********************************

void FEB_BMS_Shutdown_Startup(void) {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001000:	2201      	movs	r2, #1
 8001002:	2102      	movs	r1, #2
 8001004:	4802      	ldr	r0, [pc, #8]	; (8001010 <FEB_BMS_Shutdown_Startup+0x14>)
 8001006:	f005 fbd5 	bl	80067b4 <HAL_GPIO_WritePin>
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40020800 	.word	0x40020800

08001014 <FEB_BMS_Shutdown_Initiate>:

void FEB_BMS_Shutdown_Initiate(void) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b0a0      	sub	sp, #128	; 0x80
 8001018:	af00      	add	r7, sp, #0
	// Shutdown Circuit
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800101a:	2200      	movs	r2, #0
 800101c:	2102      	movs	r1, #2
 800101e:	480a      	ldr	r0, [pc, #40]	; (8001048 <FEB_BMS_Shutdown_Initiate+0x34>)
 8001020:	f005 fbc8 	bl	80067b4 <HAL_GPIO_WritePin>

	// Broadcast Message
	char str[128];
	sprintf(str, "Shutdown!\n");
 8001024:	463b      	mov	r3, r7
 8001026:	4909      	ldr	r1, [pc, #36]	; (800104c <FEB_BMS_Shutdown_Initiate+0x38>)
 8001028:	4618      	mov	r0, r3
 800102a:	f009 f80d 	bl	800a048 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 800102e:	463b      	mov	r3, r7
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff f8ed 	bl	8000210 <strlen>
 8001036:	4603      	mov	r3, r0
 8001038:	b29a      	uxth	r2, r3
 800103a:	4639      	mov	r1, r7
 800103c:	2364      	movs	r3, #100	; 0x64
 800103e:	4804      	ldr	r0, [pc, #16]	; (8001050 <FEB_BMS_Shutdown_Initiate+0x3c>)
 8001040:	f007 fef1 	bl	8008e26 <HAL_UART_Transmit>
	if (FEB_LTC6811_Balance_Cells_State == 1) {
		FEB_LTC6811_Clear_Balance_Cells();
	}

	// Do nothing
	while (1) {}
 8001044:	e7fe      	b.n	8001044 <FEB_BMS_Shutdown_Initiate+0x30>
 8001046:	bf00      	nop
 8001048:	40020800 	.word	0x40020800
 800104c:	0800c418 	.word	0x0800c418
 8001050:	20002acc 	.word	0x20002acc

08001054 <FEB_BMS_State_Validate>:

#include "FEB_BMS_State.h"

// ********************************** Functions **********************************

void FEB_BMS_State_Validate(void) {
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
	if (FEB_CAN_CHARGER_START_CHARGE == 1 && FEB_LTC6811_Balance_Cells_State == 1) {
		FEB_BMS_Shutdown_Initiate();
	}
}
 8001058:	bf00      	nop
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
	...

08001064 <FEB_CAN_Init>:
uint8_t FEB_CAN_RxData[8];
uint32_t FEB_CAN_TxMailbox;

// ******************** CAN ********************

void FEB_CAN_Init() {
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	FEB_CAN_Filter_Config();
 8001068:	f000 f814 	bl	8001094 <FEB_CAN_Filter_Config>
	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800106c:	4807      	ldr	r0, [pc, #28]	; (800108c <FEB_CAN_Init+0x28>)
 800106e:	f004 fd4f 	bl	8005b10 <HAL_CAN_Start>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <FEB_CAN_Init+0x18>
		FEB_BMS_Shutdown_Initiate();
 8001078:	f7ff ffcc 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
	}
	HAL_CAN_ActivateNotification(&hcan1, FEB_CAN_FIFO_Interrupt);
 800107c:	4b04      	ldr	r3, [pc, #16]	; (8001090 <FEB_CAN_Init+0x2c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4619      	mov	r1, r3
 8001082:	4802      	ldr	r0, [pc, #8]	; (800108c <FEB_CAN_Init+0x28>)
 8001084:	f004 fe9a 	bl	8005dbc <HAL_CAN_ActivateNotification>
}
 8001088:	bf00      	nop
 800108a:	bd80      	pop	{r7, pc}
 800108c:	2000294c 	.word	0x2000294c
 8001090:	20000000 	.word	0x20000000

08001094 <FEB_CAN_Filter_Config>:

void FEB_CAN_Filter_Config() {
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
	uint8_t bank = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	71fb      	strb	r3, [r7, #7]
	bank = FEB_CAN_IVT_Filter_Config(&hcan1, FEB_CAN_FIFO_Assignment, bank);
 800109e:	4b0f      	ldr	r3, [pc, #60]	; (80010dc <FEB_CAN_Filter_Config+0x48>)
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	79fa      	ldrb	r2, [r7, #7]
 80010a4:	4619      	mov	r1, r3
 80010a6:	480e      	ldr	r0, [pc, #56]	; (80010e0 <FEB_CAN_Filter_Config+0x4c>)
 80010a8:	f000 f8f6 	bl	8001298 <FEB_CAN_IVT_Filter_Config>
 80010ac:	4603      	mov	r3, r0
 80010ae:	71fb      	strb	r3, [r7, #7]
	bank = FEB_CAN_Charger_Filter_Config(&hcan1, FEB_CAN_FIFO_Assignment, bank);
 80010b0:	4b0a      	ldr	r3, [pc, #40]	; (80010dc <FEB_CAN_Filter_Config+0x48>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	79fa      	ldrb	r2, [r7, #7]
 80010b6:	4619      	mov	r1, r3
 80010b8:	4809      	ldr	r0, [pc, #36]	; (80010e0 <FEB_CAN_Filter_Config+0x4c>)
 80010ba:	f000 f840 	bl	800113e <FEB_CAN_Charger_Filter_Config>
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
	bank = FEB_CAN_Inverter_Filter_Config(&hcan1, FEB_CAN_FIFO_Assignment, bank);
 80010c2:	4b06      	ldr	r3, [pc, #24]	; (80010dc <FEB_CAN_Filter_Config+0x48>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	79fa      	ldrb	r2, [r7, #7]
 80010c8:	4619      	mov	r1, r3
 80010ca:	4805      	ldr	r0, [pc, #20]	; (80010e0 <FEB_CAN_Filter_Config+0x4c>)
 80010cc:	f000 fa42 	bl	8001554 <FEB_CAN_Inverter_Filter_Config>
 80010d0:	4603      	mov	r3, r0
 80010d2:	71fb      	strb	r3, [r7, #7]
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20002604 	.word	0x20002604
 80010e0:	2000294c 	.word	0x2000294c

080010e4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, FEB_CAN_FIFO_Assignment, &FEB_CAN_RxHeader, FEB_CAN_RxData) == HAL_OK) {
 80010ec:	4b0d      	ldr	r3, [pc, #52]	; (8001124 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	4619      	mov	r1, r3
 80010f2:	4b0d      	ldr	r3, [pc, #52]	; (8001128 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80010f4:	4a0d      	ldr	r2, [pc, #52]	; (800112c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f004 fd4e 	bl	8005b98 <HAL_CAN_GetRxMessage>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d10b      	bne.n	800111a <HAL_CAN_RxFifo0MsgPendingCallback+0x36>
		FEB_CAN_IVT_Store_Msg(&FEB_CAN_RxHeader, FEB_CAN_RxData);
 8001102:	4909      	ldr	r1, [pc, #36]	; (8001128 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001104:	4809      	ldr	r0, [pc, #36]	; (800112c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001106:	f000 f907 	bl	8001318 <FEB_CAN_IVT_Store_Msg>
		FEB_CAN_Charger_Store_Msg(&FEB_CAN_RxHeader, FEB_CAN_RxData);
 800110a:	4907      	ldr	r1, [pc, #28]	; (8001128 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 800110c:	4807      	ldr	r0, [pc, #28]	; (800112c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800110e:	f000 f849 	bl	80011a4 <FEB_CAN_Charger_Store_Msg>
		FEB_CAN_Inverter_Store_Msg(&FEB_CAN_RxHeader, FEB_CAN_RxData);
 8001112:	4905      	ldr	r1, [pc, #20]	; (8001128 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001114:	4805      	ldr	r0, [pc, #20]	; (800112c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001116:	f000 fa5d 	bl	80015d4 <FEB_CAN_Inverter_Store_Msg>
	}
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20002604 	.word	0x20002604
 8001128:	20002608 	.word	0x20002608
 800112c:	200025e8 	.word	0x200025e8

08001130 <FEB_CAN_Charger_Init>:

// ********************************** Functions **********************************

// ******************** Startup ********************

void FEB_CAN_Charger_Init() {
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
	if (FEB_CAN_CHARGER_START_CHARGE == 0) {
		return;
 8001134:	bf00      	nop
	FEB_CAN_Charger_BMS_Message.max_voltage = (uint16_t) (MAX_VOLTAGE * CELLS_PER_BANK * NUM_BANKS * 10);
	FEB_CAN_Charger_BMS_Message.max_current = (uint16_t) (MAX_CHARGING_CURRENT * 10);
	FEB_CAN_Charger_BMS_Message.control = 0;

	FEB_CAN_Charger_State_Bool = 0;
}
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr

0800113e <FEB_CAN_Charger_Filter_Config>:

// ******************** CAN ********************

uint8_t FEB_CAN_Charger_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_Assignment, uint8_t bank) {
 800113e:	b580      	push	{r7, lr}
 8001140:	b08c      	sub	sp, #48	; 0x30
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
 8001146:	460b      	mov	r3, r1
 8001148:	70fb      	strb	r3, [r7, #3]
 800114a:	4613      	mov	r3, r2
 800114c:	70bb      	strb	r3, [r7, #2]
	CAN_FilterTypeDef my_can_filter_config;

	my_can_filter_config.FilterActivation = CAN_FILTER_ENABLE;
 800114e:	2301      	movs	r3, #1
 8001150:	62bb      	str	r3, [r7, #40]	; 0x28
	my_can_filter_config.FilterBank = bank;
 8001152:	78bb      	ldrb	r3, [r7, #2]
 8001154:	61fb      	str	r3, [r7, #28]
	my_can_filter_config.FilterFIFOAssignment = FIFO_Assignment;
 8001156:	78fb      	ldrb	r3, [r7, #3]
 8001158:	61bb      	str	r3, [r7, #24]
	my_can_filter_config.FilterIdHigh = FEB_CAN_CHARGER_CHARGER_ID >> 13; 			// First 16 bits
 800115a:	f24c 73fa 	movw	r3, #51194	; 0xc7fa
 800115e:	60bb      	str	r3, [r7, #8]
	my_can_filter_config.FilterIdLow = (FEB_CAN_CHARGER_CHARGER_ID & 0x1FFF) << 3;	// Last 13 bits
 8001160:	f248 7328 	movw	r3, #34600	; 0x8728
 8001164:	60fb      	str	r3, [r7, #12]
	my_can_filter_config.FilterMaskIdHigh = 0xFFFF; 								// Mask first 16 bits
 8001166:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800116a:	613b      	str	r3, [r7, #16]
	my_can_filter_config.FilterMaskIdLow = 0xFFF8;									// Mask last 13 bits
 800116c:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001170:	617b      	str	r3, [r7, #20]
	my_can_filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 8001172:	2300      	movs	r3, #0
 8001174:	623b      	str	r3, [r7, #32]
	my_can_filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 8001176:	2301      	movs	r3, #1
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
	my_can_filter_config.SlaveStartFilterBank = 27;
 800117a:	231b      	movs	r3, #27
 800117c:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_CAN_ConfigFilter(hcan, &my_can_filter_config)) {
 800117e:	f107 0308 	add.w	r3, r7, #8
 8001182:	4619      	mov	r1, r3
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f004 fbe3 	bl	8005950 <HAL_CAN_ConfigFilter>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <FEB_CAN_Charger_Filter_Config+0x56>
		Error_Handler();
 8001190:	f003 fa7e 	bl	8004690 <Error_Handler>
	}

	return ++bank;
 8001194:	78bb      	ldrb	r3, [r7, #2]
 8001196:	3301      	adds	r3, #1
 8001198:	70bb      	strb	r3, [r7, #2]
 800119a:	78bb      	ldrb	r3, [r7, #2]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3730      	adds	r7, #48	; 0x30
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <FEB_CAN_Charger_Store_Msg>:
	if (HAL_CAN_AddTxMessage(hcan, &FEB_CAN_TxHeader, FEB_CAN_TxData, &FEB_CAN_TxMailbox) != HAL_OK) {
	  Error_Handler();
	}
}

void FEB_CAN_Charger_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t RxData[]) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	6039      	str	r1, [r7, #0]
	switch(pHeader->ExtId) {
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	4a17      	ldr	r2, [pc, #92]	; (8001210 <FEB_CAN_Charger_Store_Msg+0x6c>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d127      	bne.n	8001208 <FEB_CAN_Charger_Store_Msg+0x64>
	    	case FEB_CAN_CHARGER_CHARGER_ID:
	    		FEB_CAN_Charger_Charger_Message.operating_voltage = (RxData[0] << 8) + RxData[1];
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	b29b      	uxth	r3, r3
 80011be:	021b      	lsls	r3, r3, #8
 80011c0:	b29a      	uxth	r2, r3
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	3301      	adds	r3, #1
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	4413      	add	r3, r2
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	4b11      	ldr	r3, [pc, #68]	; (8001214 <FEB_CAN_Charger_Store_Msg+0x70>)
 80011d0:	801a      	strh	r2, [r3, #0]
	    		FEB_CAN_Charger_Charger_Message.operating_current = (RxData[2] << 8) + RxData[3];
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	3302      	adds	r3, #2
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	b29b      	uxth	r3, r3
 80011da:	021b      	lsls	r3, r3, #8
 80011dc:	b29a      	uxth	r2, r3
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	3303      	adds	r3, #3
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	4413      	add	r3, r2
 80011e8:	b29a      	uxth	r2, r3
 80011ea:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <FEB_CAN_Charger_Store_Msg+0x70>)
 80011ec:	805a      	strh	r2, [r3, #2]
	    		FEB_CAN_Charger_Charger_Message.status = RxData[4];
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	3304      	adds	r3, #4
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	4b07      	ldr	r3, [pc, #28]	; (8001214 <FEB_CAN_Charger_Store_Msg+0x70>)
 80011f8:	809a      	strh	r2, [r3, #4]
				FEB_CAN_Charger_Validate_Status(RxData[4]);
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	3304      	adds	r3, #4
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	4618      	mov	r0, r3
 8001202:	f000 f809 	bl	8001218 <FEB_CAN_Charger_Validate_Status>
				break;
 8001206:	bf00      	nop
	}
}
 8001208:	bf00      	nop
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	18ff50e5 	.word	0x18ff50e5
 8001214:	20002610 	.word	0x20002610

08001218 <FEB_CAN_Charger_Validate_Status>:



// ******************** Charger Process Data ********************

void FEB_CAN_Charger_Validate_Status(uint8_t status) {
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
	// Failure bits, 0 (no error), 1 (error)
	uint8_t hardware_failure 			= (status >> 7) & 0b1;
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	09db      	lsrs	r3, r3, #7
 8001226:	73fb      	strb	r3, [r7, #15]
	uint8_t temperature_failure 		= (status >> 6) & 0b1;
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	099b      	lsrs	r3, r3, #6
 800122c:	b2db      	uxtb	r3, r3
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	73bb      	strb	r3, [r7, #14]
	uint8_t input_voltage_failure 		= (status >> 5) & 0b1;
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	095b      	lsrs	r3, r3, #5
 8001238:	b2db      	uxtb	r3, r3
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	737b      	strb	r3, [r7, #13]
	uint8_t starting_state_failure 		= (status >> 4) & 0b1;
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	091b      	lsrs	r3, r3, #4
 8001244:	b2db      	uxtb	r3, r3
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	733b      	strb	r3, [r7, #12]
	uint8_t communication_state_failure = (status >> 3) & 0b1;
 800124c:	79fb      	ldrb	r3, [r7, #7]
 800124e:	08db      	lsrs	r3, r3, #3
 8001250:	b2db      	uxtb	r3, r3
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	72fb      	strb	r3, [r7, #11]

	if (hardware_failure == 1 			||
 8001258:	7bfb      	ldrb	r3, [r7, #15]
 800125a:	2b01      	cmp	r3, #1
 800125c:	d00b      	beq.n	8001276 <FEB_CAN_Charger_Validate_Status+0x5e>
 800125e:	7bbb      	ldrb	r3, [r7, #14]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d008      	beq.n	8001276 <FEB_CAN_Charger_Validate_Status+0x5e>
		temperature_failure == 1 		||
 8001264:	7b7b      	ldrb	r3, [r7, #13]
 8001266:	2b01      	cmp	r3, #1
 8001268:	d005      	beq.n	8001276 <FEB_CAN_Charger_Validate_Status+0x5e>
		input_voltage_failure == 1		||
 800126a:	7b3b      	ldrb	r3, [r7, #12]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d002      	beq.n	8001276 <FEB_CAN_Charger_Validate_Status+0x5e>
		starting_state_failure == 1		||
 8001270:	7afb      	ldrb	r3, [r7, #11]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d101      	bne.n	800127a <FEB_CAN_Charger_Validate_Status+0x62>
		communication_state_failure == 1) {
		FEB_BMS_Shutdown_Initiate();
 8001276:	f7ff fecd 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
	}
}
 800127a:	bf00      	nop
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}

08001282 <FEB_CAN_Charger_Process>:

void FEB_CAN_Charger_Process(CAN_HandleTypeDef* hcan) {
 8001282:	b480      	push	{r7}
 8001284:	b083      	sub	sp, #12
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
	if (FEB_CAN_CHARGER_START_CHARGE == 0 || FEB_CAN_Charger_State_Bool == 1) {
		return;
 800128a:	bf00      	nop
	if (FEB_LTC6811_Cells_Charged() == 1) {
		FEB_CAN_Charger_Stop_Charge(hcan);
	} else {
		FEB_CAN_Charger_Transmit(hcan);
	}
}
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
	...

08001298 <FEB_CAN_IVT_Filter_Config>:
// ********************************** Functions **********************************


// ******************** CAN ********************

uint8_t FEB_CAN_IVT_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_Assignment, uint8_t bank) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b08e      	sub	sp, #56	; 0x38
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	460b      	mov	r3, r1
 80012a2:	70fb      	strb	r3, [r7, #3]
 80012a4:	4613      	mov	r3, r2
 80012a6:	70bb      	strb	r3, [r7, #2]
	for (int i = 0; i < 4; i++, bank++) {
 80012a8:	2300      	movs	r3, #0
 80012aa:	637b      	str	r3, [r7, #52]	; 0x34
 80012ac:	e029      	b.n	8001302 <FEB_CAN_IVT_Filter_Config+0x6a>
		CAN_FilterTypeDef filter_config;

		filter_config.FilterActivation = CAN_FILTER_ENABLE;
 80012ae:	2301      	movs	r3, #1
 80012b0:	62fb      	str	r3, [r7, #44]	; 0x2c
		filter_config.FilterBank = bank;
 80012b2:	78bb      	ldrb	r3, [r7, #2]
 80012b4:	623b      	str	r3, [r7, #32]
		filter_config.FilterFIFOAssignment = FIFO_Assignment;
 80012b6:	78fb      	ldrb	r3, [r7, #3]
 80012b8:	61fb      	str	r3, [r7, #28]
		filter_config.FilterIdHigh = FEB_CAN_IVT_Filter_ID_Arr[i] << 5;
 80012ba:	4a16      	ldr	r2, [pc, #88]	; (8001314 <FEB_CAN_IVT_Filter_Config+0x7c>)
 80012bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012c2:	015b      	lsls	r3, r3, #5
 80012c4:	60fb      	str	r3, [r7, #12]
		filter_config.FilterIdLow = 0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	613b      	str	r3, [r7, #16]
		filter_config.FilterMaskIdHigh = 0x7FF << 5;
 80012ca:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80012ce:	617b      	str	r3, [r7, #20]
		filter_config.FilterMaskIdLow = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61bb      	str	r3, [r7, #24]
		filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 80012d4:	2300      	movs	r3, #0
 80012d6:	627b      	str	r3, [r7, #36]	; 0x24
		filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 80012d8:	2301      	movs	r3, #1
 80012da:	62bb      	str	r3, [r7, #40]	; 0x28
		filter_config.SlaveStartFilterBank = 27;
 80012dc:	231b      	movs	r3, #27
 80012de:	633b      	str	r3, [r7, #48]	; 0x30

		if(HAL_CAN_ConfigFilter(hcan, &filter_config)) {
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	4619      	mov	r1, r3
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f004 fb32 	bl	8005950 <HAL_CAN_ConfigFilter>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <FEB_CAN_IVT_Filter_Config+0x5e>
			Error_Handler();
 80012f2:	f003 f9cd 	bl	8004690 <Error_Handler>
	for (int i = 0; i < 4; i++, bank++) {
 80012f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012f8:	3301      	adds	r3, #1
 80012fa:	637b      	str	r3, [r7, #52]	; 0x34
 80012fc:	78bb      	ldrb	r3, [r7, #2]
 80012fe:	3301      	adds	r3, #1
 8001300:	70bb      	strb	r3, [r7, #2]
 8001302:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001304:	2b03      	cmp	r3, #3
 8001306:	ddd2      	ble.n	80012ae <FEB_CAN_IVT_Filter_Config+0x16>
		}
	}
	return bank;
 8001308:	78bb      	ldrb	r3, [r7, #2]
}
 800130a:	4618      	mov	r0, r3
 800130c:	3738      	adds	r7, #56	; 0x38
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000004 	.word	0x20000004

08001318 <FEB_CAN_IVT_Store_Msg>:

void FEB_CAN_IVT_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t RxData[]) {
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
	uint32_t value;
    switch(pHeader->StdId) {
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f2a3 5321 	subw	r3, r3, #1313	; 0x521
 800132a:	2b03      	cmp	r3, #3
 800132c:	d87e      	bhi.n	800142c <FEB_CAN_IVT_Store_Msg+0x114>
 800132e:	a201      	add	r2, pc, #4	; (adr r2, 8001334 <FEB_CAN_IVT_Store_Msg+0x1c>)
 8001330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001334:	08001345 	.word	0x08001345
 8001338:	0800137f 	.word	0x0800137f
 800133c:	080013b9 	.word	0x080013b9
 8001340:	080013f3 	.word	0x080013f3
    	case FEB_CAN_IVT_CURRENT_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	3302      	adds	r3, #2
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	061a      	lsls	r2, r3, #24
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	3303      	adds	r3, #3
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	041b      	lsls	r3, r3, #16
 8001354:	441a      	add	r2, r3
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	3304      	adds	r3, #4
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	021b      	lsls	r3, r3, #8
 800135e:	4413      	add	r3, r2
 8001360:	683a      	ldr	r2, [r7, #0]
 8001362:	3205      	adds	r2, #5
 8001364:	7812      	ldrb	r2, [r2, #0]
 8001366:	4413      	add	r3, r2
 8001368:	60fb      	str	r3, [r7, #12]
    	    FEB_CAN_IVT_MESSAGE.IVT_Current = unsignedToSignedLong(value);
 800136a:	68f8      	ldr	r0, [r7, #12]
 800136c:	f001 fa6c 	bl	8002848 <unsignedToSignedLong>
 8001370:	4603      	mov	r3, r0
 8001372:	4a30      	ldr	r2, [pc, #192]	; (8001434 <FEB_CAN_IVT_Store_Msg+0x11c>)
 8001374:	6013      	str	r3, [r2, #0]
    	    FEB_CAN_IVT_FLAG.IVT_Current = 1;
 8001376:	4b30      	ldr	r3, [pc, #192]	; (8001438 <FEB_CAN_IVT_Store_Msg+0x120>)
 8001378:	2201      	movs	r2, #1
 800137a:	701a      	strb	r2, [r3, #0]
    		break;
 800137c:	e056      	b.n	800142c <FEB_CAN_IVT_Store_Msg+0x114>
    	case FEB_CAN_IVT_VOLTAGE1_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	3302      	adds	r3, #2
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	061a      	lsls	r2, r3, #24
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	3303      	adds	r3, #3
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	041b      	lsls	r3, r3, #16
 800138e:	441a      	add	r2, r3
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	3304      	adds	r3, #4
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	021b      	lsls	r3, r3, #8
 8001398:	4413      	add	r3, r2
 800139a:	683a      	ldr	r2, [r7, #0]
 800139c:	3205      	adds	r2, #5
 800139e:	7812      	ldrb	r2, [r2, #0]
 80013a0:	4413      	add	r3, r2
 80013a2:	60fb      	str	r3, [r7, #12]
    	    FEB_CAN_IVT_MESSAGE.IVT_Voltage1 = unsignedToSignedLong(value);
 80013a4:	68f8      	ldr	r0, [r7, #12]
 80013a6:	f001 fa4f 	bl	8002848 <unsignedToSignedLong>
 80013aa:	4603      	mov	r3, r0
 80013ac:	4a21      	ldr	r2, [pc, #132]	; (8001434 <FEB_CAN_IVT_Store_Msg+0x11c>)
 80013ae:	6053      	str	r3, [r2, #4]
    	    FEB_CAN_IVT_FLAG.IVT_Voltage1 = 1;
 80013b0:	4b21      	ldr	r3, [pc, #132]	; (8001438 <FEB_CAN_IVT_Store_Msg+0x120>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	705a      	strb	r2, [r3, #1]
    		break;
 80013b6:	e039      	b.n	800142c <FEB_CAN_IVT_Store_Msg+0x114>
    	case FEB_CAN_IVT_VOLTAGE2_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	3302      	adds	r3, #2
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	061a      	lsls	r2, r3, #24
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	3303      	adds	r3, #3
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	041b      	lsls	r3, r3, #16
 80013c8:	441a      	add	r2, r3
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	3304      	adds	r3, #4
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	021b      	lsls	r3, r3, #8
 80013d2:	4413      	add	r3, r2
 80013d4:	683a      	ldr	r2, [r7, #0]
 80013d6:	3205      	adds	r2, #5
 80013d8:	7812      	ldrb	r2, [r2, #0]
 80013da:	4413      	add	r3, r2
 80013dc:	60fb      	str	r3, [r7, #12]
    	    FEB_CAN_IVT_MESSAGE.IVT_Voltage2 = unsignedToSignedLong(value);
 80013de:	68f8      	ldr	r0, [r7, #12]
 80013e0:	f001 fa32 	bl	8002848 <unsignedToSignedLong>
 80013e4:	4603      	mov	r3, r0
 80013e6:	4a13      	ldr	r2, [pc, #76]	; (8001434 <FEB_CAN_IVT_Store_Msg+0x11c>)
 80013e8:	6093      	str	r3, [r2, #8]
    	    FEB_CAN_IVT_FLAG.IVT_Voltage2 = 1;
 80013ea:	4b13      	ldr	r3, [pc, #76]	; (8001438 <FEB_CAN_IVT_Store_Msg+0x120>)
 80013ec:	2201      	movs	r2, #1
 80013ee:	709a      	strb	r2, [r3, #2]
    		break;
 80013f0:	e01c      	b.n	800142c <FEB_CAN_IVT_Store_Msg+0x114>
    	case FEB_CAN_IVT_VOLTAGE3_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	3302      	adds	r3, #2
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	061a      	lsls	r2, r3, #24
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	3303      	adds	r3, #3
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	041b      	lsls	r3, r3, #16
 8001402:	441a      	add	r2, r3
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	3304      	adds	r3, #4
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	021b      	lsls	r3, r3, #8
 800140c:	4413      	add	r3, r2
 800140e:	683a      	ldr	r2, [r7, #0]
 8001410:	3205      	adds	r2, #5
 8001412:	7812      	ldrb	r2, [r2, #0]
 8001414:	4413      	add	r3, r2
 8001416:	60fb      	str	r3, [r7, #12]
    		FEB_CAN_IVT_MESSAGE.IVT_Voltage3 = unsignedToSignedLong(value);
 8001418:	68f8      	ldr	r0, [r7, #12]
 800141a:	f001 fa15 	bl	8002848 <unsignedToSignedLong>
 800141e:	4603      	mov	r3, r0
 8001420:	4a04      	ldr	r2, [pc, #16]	; (8001434 <FEB_CAN_IVT_Store_Msg+0x11c>)
 8001422:	60d3      	str	r3, [r2, #12]
    		FEB_CAN_IVT_FLAG.IVT_Voltage3 = 1;
 8001424:	4b04      	ldr	r3, [pc, #16]	; (8001438 <FEB_CAN_IVT_Store_Msg+0x120>)
 8001426:	2201      	movs	r2, #1
 8001428:	70da      	strb	r2, [r3, #3]
    		break;
 800142a:	bf00      	nop
    }
}
 800142c:	bf00      	nop
 800142e:	3710      	adds	r7, #16
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	2000261c 	.word	0x2000261c
 8001438:	20002618 	.word	0x20002618
 800143c:	00000000 	.word	0x00000000

08001440 <FEB_CAN_IVT_Process>:

// ******************** IVT Process Data  ********************

void FEB_CAN_IVT_Process(void) {
 8001440:	b5b0      	push	{r4, r5, r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
	if (FEB_CAN_CHARGER_START_CHARGE == 1 || FEB_LTC6811_Balance_Cells_State == 1) {
		return;
	}
	if (FEB_CAN_IVT_FLAG.IVT_Current == 1) {
 8001446:	4b40      	ldr	r3, [pc, #256]	; (8001548 <FEB_CAN_IVT_Process+0x108>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	2b01      	cmp	r3, #1
 800144c:	d124      	bne.n	8001498 <FEB_CAN_IVT_Process+0x58>
		FEB_CAN_IVT_FLAG.IVT_Current = 0;
 800144e:	4b3e      	ldr	r3, [pc, #248]	; (8001548 <FEB_CAN_IVT_Process+0x108>)
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]
		float Ivt_Current_A = (float) FEB_CAN_IVT_MESSAGE.IVT_Voltage3 * 0.001;
 8001454:	4b3d      	ldr	r3, [pc, #244]	; (800154c <FEB_CAN_IVT_Process+0x10c>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	ee07 3a90 	vmov	s15, r3
 800145c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001460:	ee17 0a90 	vmov	r0, s15
 8001464:	f7ff f890 	bl	8000588 <__aeabi_f2d>
 8001468:	a333      	add	r3, pc, #204	; (adr r3, 8001538 <FEB_CAN_IVT_Process+0xf8>)
 800146a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146e:	f7ff f8e3 	bl	8000638 <__aeabi_dmul>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	4610      	mov	r0, r2
 8001478:	4619      	mov	r1, r3
 800147a:	f7ff fbd5 	bl	8000c28 <__aeabi_d2f>
 800147e:	4603      	mov	r3, r0
 8001480:	607b      	str	r3, [r7, #4]
		if (Ivt_Current_A > MAX_OPERATING_CURRENT) {
 8001482:	edd7 7a01 	vldr	s15, [r7, #4]
 8001486:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001550 <FEB_CAN_IVT_Process+0x110>
 800148a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800148e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001492:	dd01      	ble.n	8001498 <FEB_CAN_IVT_Process+0x58>
			FEB_BMS_Shutdown_Initiate();
 8001494:	f7ff fdbe 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
		}
	}
	if (FEB_CAN_IVT_FLAG.IVT_Voltage1 == 1) {
 8001498:	4b2b      	ldr	r3, [pc, #172]	; (8001548 <FEB_CAN_IVT_Process+0x108>)
 800149a:	785b      	ldrb	r3, [r3, #1]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d102      	bne.n	80014a6 <FEB_CAN_IVT_Process+0x66>
		FEB_CAN_IVT_FLAG.IVT_Voltage1 = 0;
 80014a0:	4b29      	ldr	r3, [pc, #164]	; (8001548 <FEB_CAN_IVT_Process+0x108>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	705a      	strb	r2, [r3, #1]
		// Do something

	}
	if (FEB_CAN_IVT_FLAG.IVT_Voltage2 == 1) {
 80014a6:	4b28      	ldr	r3, [pc, #160]	; (8001548 <FEB_CAN_IVT_Process+0x108>)
 80014a8:	789b      	ldrb	r3, [r3, #2]
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d102      	bne.n	80014b4 <FEB_CAN_IVT_Process+0x74>
		FEB_CAN_IVT_FLAG.IVT_Voltage2 = 0;
 80014ae:	4b26      	ldr	r3, [pc, #152]	; (8001548 <FEB_CAN_IVT_Process+0x108>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	709a      	strb	r2, [r3, #2]
		// Do Something
	}
	if (FEB_CAN_IVT_FLAG.IVT_Voltage3 == 1) {
 80014b4:	4b24      	ldr	r3, [pc, #144]	; (8001548 <FEB_CAN_IVT_Process+0x108>)
 80014b6:	78db      	ldrb	r3, [r3, #3]
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d138      	bne.n	800152e <FEB_CAN_IVT_Process+0xee>
		FEB_CAN_IVT_FLAG.IVT_Voltage3 = 0;
 80014bc:	4b22      	ldr	r3, [pc, #136]	; (8001548 <FEB_CAN_IVT_Process+0x108>)
 80014be:	2200      	movs	r2, #0
 80014c0:	70da      	strb	r2, [r3, #3]
		float Ivt_Voltage_V = ((float) FEB_CAN_IVT_MESSAGE.IVT_Voltage3) * 0.001;
 80014c2:	4b22      	ldr	r3, [pc, #136]	; (800154c <FEB_CAN_IVT_Process+0x10c>)
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	ee07 3a90 	vmov	s15, r3
 80014ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ce:	ee17 0a90 	vmov	r0, s15
 80014d2:	f7ff f859 	bl	8000588 <__aeabi_f2d>
 80014d6:	a318      	add	r3, pc, #96	; (adr r3, 8001538 <FEB_CAN_IVT_Process+0xf8>)
 80014d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014dc:	f7ff f8ac 	bl	8000638 <__aeabi_dmul>
 80014e0:	4602      	mov	r2, r0
 80014e2:	460b      	mov	r3, r1
 80014e4:	4610      	mov	r0, r2
 80014e6:	4619      	mov	r1, r3
 80014e8:	f7ff fb9e 	bl	8000c28 <__aeabi_d2f>
 80014ec:	4603      	mov	r3, r0
 80014ee:	603b      	str	r3, [r7, #0]
		if (Ivt_Voltage_V > FEB_LTC6811_Total_Bank_Voltage() * 0.9) {
 80014f0:	6838      	ldr	r0, [r7, #0]
 80014f2:	f7ff f849 	bl	8000588 <__aeabi_f2d>
 80014f6:	4604      	mov	r4, r0
 80014f8:	460d      	mov	r5, r1
 80014fa:	f000 fd3b 	bl	8001f74 <FEB_LTC6811_Total_Bank_Voltage>
 80014fe:	ee10 3a10 	vmov	r3, s0
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff f840 	bl	8000588 <__aeabi_f2d>
 8001508:	a30d      	add	r3, pc, #52	; (adr r3, 8001540 <FEB_CAN_IVT_Process+0x100>)
 800150a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150e:	f7ff f893 	bl	8000638 <__aeabi_dmul>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	4620      	mov	r0, r4
 8001518:	4629      	mov	r1, r5
 800151a:	f7ff fb1d 	bl	8000b58 <__aeabi_dcmpgt>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d002      	beq.n	800152a <FEB_CAN_IVT_Process+0xea>
			// Broadcast Message
			FEB_BMS_Precharge_Close();
 8001524:	f7ff fd5e 	bl	8000fe4 <FEB_BMS_Precharge_Close>
 8001528:	e001      	b.n	800152e <FEB_CAN_IVT_Process+0xee>
		} else {
			FEB_BMS_Precharge_Open();
 800152a:	f7ff fd4f 	bl	8000fcc <FEB_BMS_Precharge_Open>
		}
	}
}
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bdb0      	pop	{r4, r5, r7, pc}
 8001534:	f3af 8000 	nop.w
 8001538:	d2f1a9fc 	.word	0xd2f1a9fc
 800153c:	3f50624d 	.word	0x3f50624d
 8001540:	cccccccd 	.word	0xcccccccd
 8001544:	3feccccc 	.word	0x3feccccc
 8001548:	20002618 	.word	0x20002618
 800154c:	2000261c 	.word	0x2000261c
 8001550:	425c0000 	.word	0x425c0000

08001554 <FEB_CAN_Inverter_Filter_Config>:
	&FEB_CAN_Inverter_Temperature_3_Message.motor
};

// ********************************** Functions **********************************

uint8_t FEB_CAN_Inverter_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_Assignment, uint8_t bank) {
 8001554:	b580      	push	{r7, lr}
 8001556:	b08e      	sub	sp, #56	; 0x38
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	460b      	mov	r3, r1
 800155e:	70fb      	strb	r3, [r7, #3]
 8001560:	4613      	mov	r3, r2
 8001562:	70bb      	strb	r3, [r7, #2]
	for (int i = 0; i < 2; i++, bank++) {
 8001564:	2300      	movs	r3, #0
 8001566:	637b      	str	r3, [r7, #52]	; 0x34
 8001568:	e029      	b.n	80015be <FEB_CAN_Inverter_Filter_Config+0x6a>
		CAN_FilterTypeDef filter_config;

		filter_config.FilterActivation = CAN_FILTER_ENABLE;
 800156a:	2301      	movs	r3, #1
 800156c:	62fb      	str	r3, [r7, #44]	; 0x2c
		filter_config.FilterBank = bank;
 800156e:	78bb      	ldrb	r3, [r7, #2]
 8001570:	623b      	str	r3, [r7, #32]
		filter_config.FilterFIFOAssignment = FIFO_Assignment;
 8001572:	78fb      	ldrb	r3, [r7, #3]
 8001574:	61fb      	str	r3, [r7, #28]
		filter_config.FilterIdHigh = FEB_CAN_Inverter_Filter_ID_Arr[i] << 5;
 8001576:	4a16      	ldr	r2, [pc, #88]	; (80015d0 <FEB_CAN_Inverter_Filter_Config+0x7c>)
 8001578:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800157a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800157e:	015b      	lsls	r3, r3, #5
 8001580:	60fb      	str	r3, [r7, #12]
		filter_config.FilterIdLow = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	613b      	str	r3, [r7, #16]
		filter_config.FilterMaskIdHigh = 0x7FF << 5;
 8001586:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800158a:	617b      	str	r3, [r7, #20]
		filter_config.FilterMaskIdLow = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	61bb      	str	r3, [r7, #24]
		filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 8001590:	2300      	movs	r3, #0
 8001592:	627b      	str	r3, [r7, #36]	; 0x24
		filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 8001594:	2301      	movs	r3, #1
 8001596:	62bb      	str	r3, [r7, #40]	; 0x28
		filter_config.SlaveStartFilterBank = 27;
 8001598:	231b      	movs	r3, #27
 800159a:	633b      	str	r3, [r7, #48]	; 0x30

		if (HAL_CAN_ConfigFilter(hcan, &filter_config)) {
 800159c:	f107 030c 	add.w	r3, r7, #12
 80015a0:	4619      	mov	r1, r3
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f004 f9d4 	bl	8005950 <HAL_CAN_ConfigFilter>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <FEB_CAN_Inverter_Filter_Config+0x5e>
			FEB_BMS_Shutdown_Initiate();
 80015ae:	f7ff fd31 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
	for (int i = 0; i < 2; i++, bank++) {
 80015b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015b4:	3301      	adds	r3, #1
 80015b6:	637b      	str	r3, [r7, #52]	; 0x34
 80015b8:	78bb      	ldrb	r3, [r7, #2]
 80015ba:	3301      	adds	r3, #1
 80015bc:	70bb      	strb	r3, [r7, #2]
 80015be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	ddd2      	ble.n	800156a <FEB_CAN_Inverter_Filter_Config+0x16>
		}
	}
	return bank;
 80015c4:	78bb      	ldrb	r3, [r7, #2]
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3738      	adds	r7, #56	; 0x38
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	2000000c 	.word	0x2000000c

080015d4 <FEB_CAN_Inverter_Store_Msg>:

void FEB_CAN_Inverter_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t RxData[]) {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
	switch (pHeader->StdId) {
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2ba0      	cmp	r3, #160	; 0xa0
 80015e4:	d002      	beq.n	80015ec <FEB_CAN_Inverter_Store_Msg+0x18>
 80015e6:	2ba2      	cmp	r3, #162	; 0xa2
 80015e8:	d04c      	beq.n	8001684 <FEB_CAN_Inverter_Store_Msg+0xb0>
			break;
		case FEB_CAN_Inverter_Temperature_3_ID:
			FEB_CAN_Inverter_Temperature_3_Message.motor = unsignedToSigned16((RxData[4] << 8) + RxData[5]);
			break;
	}
}
 80015ea:	e05f      	b.n	80016ac <FEB_CAN_Inverter_Store_Msg+0xd8>
			FEB_CAN_Inverter_Temperature_1_Message.phase_a = unsignedToSigned16((RxData[0] << 8) + RxData[1]);
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	021b      	lsls	r3, r3, #8
 80015f4:	b29a      	uxth	r2, r3
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	3301      	adds	r3, #1
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	4413      	add	r3, r2
 8001600:	b29b      	uxth	r3, r3
 8001602:	4618      	mov	r0, r3
 8001604:	f001 f92f 	bl	8002866 <unsignedToSigned16>
 8001608:	4603      	mov	r3, r0
 800160a:	461a      	mov	r2, r3
 800160c:	4b29      	ldr	r3, [pc, #164]	; (80016b4 <FEB_CAN_Inverter_Store_Msg+0xe0>)
 800160e:	801a      	strh	r2, [r3, #0]
			FEB_CAN_Inverter_Temperature_1_Message.phase_b = unsignedToSigned16((RxData[2] << 8) + RxData[3]);
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	3302      	adds	r3, #2
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	b29b      	uxth	r3, r3
 8001618:	021b      	lsls	r3, r3, #8
 800161a:	b29a      	uxth	r2, r3
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	3303      	adds	r3, #3
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	b29b      	uxth	r3, r3
 8001624:	4413      	add	r3, r2
 8001626:	b29b      	uxth	r3, r3
 8001628:	4618      	mov	r0, r3
 800162a:	f001 f91c 	bl	8002866 <unsignedToSigned16>
 800162e:	4603      	mov	r3, r0
 8001630:	461a      	mov	r2, r3
 8001632:	4b20      	ldr	r3, [pc, #128]	; (80016b4 <FEB_CAN_Inverter_Store_Msg+0xe0>)
 8001634:	805a      	strh	r2, [r3, #2]
			FEB_CAN_Inverter_Temperature_1_Message.phase_c = unsignedToSigned16((RxData[4] << 8) + RxData[5]);
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	3304      	adds	r3, #4
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	b29b      	uxth	r3, r3
 800163e:	021b      	lsls	r3, r3, #8
 8001640:	b29a      	uxth	r2, r3
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	3305      	adds	r3, #5
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	b29b      	uxth	r3, r3
 800164a:	4413      	add	r3, r2
 800164c:	b29b      	uxth	r3, r3
 800164e:	4618      	mov	r0, r3
 8001650:	f001 f909 	bl	8002866 <unsignedToSigned16>
 8001654:	4603      	mov	r3, r0
 8001656:	461a      	mov	r2, r3
 8001658:	4b16      	ldr	r3, [pc, #88]	; (80016b4 <FEB_CAN_Inverter_Store_Msg+0xe0>)
 800165a:	809a      	strh	r2, [r3, #4]
			FEB_CAN_Inverter_Temperature_1_Message.gate_driver_board = unsignedToSigned16((RxData[6] << 8) + RxData[7]);
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	3306      	adds	r3, #6
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	b29b      	uxth	r3, r3
 8001664:	021b      	lsls	r3, r3, #8
 8001666:	b29a      	uxth	r2, r3
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	3307      	adds	r3, #7
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	b29b      	uxth	r3, r3
 8001670:	4413      	add	r3, r2
 8001672:	b29b      	uxth	r3, r3
 8001674:	4618      	mov	r0, r3
 8001676:	f001 f8f6 	bl	8002866 <unsignedToSigned16>
 800167a:	4603      	mov	r3, r0
 800167c:	461a      	mov	r2, r3
 800167e:	4b0d      	ldr	r3, [pc, #52]	; (80016b4 <FEB_CAN_Inverter_Store_Msg+0xe0>)
 8001680:	80da      	strh	r2, [r3, #6]
			break;
 8001682:	e013      	b.n	80016ac <FEB_CAN_Inverter_Store_Msg+0xd8>
			FEB_CAN_Inverter_Temperature_3_Message.motor = unsignedToSigned16((RxData[4] << 8) + RxData[5]);
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	3304      	adds	r3, #4
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	b29b      	uxth	r3, r3
 800168c:	021b      	lsls	r3, r3, #8
 800168e:	b29a      	uxth	r2, r3
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	3305      	adds	r3, #5
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	b29b      	uxth	r3, r3
 8001698:	4413      	add	r3, r2
 800169a:	b29b      	uxth	r3, r3
 800169c:	4618      	mov	r0, r3
 800169e:	f001 f8e2 	bl	8002866 <unsignedToSigned16>
 80016a2:	4603      	mov	r3, r0
 80016a4:	461a      	mov	r2, r3
 80016a6:	4b04      	ldr	r3, [pc, #16]	; (80016b8 <FEB_CAN_Inverter_Store_Msg+0xe4>)
 80016a8:	801a      	strh	r2, [r3, #0]
			break;
 80016aa:	bf00      	nop
}
 80016ac:	bf00      	nop
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	2000262c 	.word	0x2000262c
 80016b8:	20002634 	.word	0x20002634

080016bc <FEB_CAN_Inverter_Process>:

void FEB_CAN_Inverter_Process(void) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 5; i++) {
 80016c2:	2300      	movs	r3, #0
 80016c4:	71fb      	strb	r3, [r7, #7]
 80016c6:	e00c      	b.n	80016e2 <FEB_CAN_Inverter_Process+0x26>
		if (*FEB_CAN_Inverter_Temperatures[i] > FEB_CAN_Inverter_Temperature_Max) {
 80016c8:	79fb      	ldrb	r3, [r7, #7]
 80016ca:	4a0a      	ldr	r2, [pc, #40]	; (80016f4 <FEB_CAN_Inverter_Process+0x38>)
 80016cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016d4:	2b3b      	cmp	r3, #59	; 0x3b
 80016d6:	dd01      	ble.n	80016dc <FEB_CAN_Inverter_Process+0x20>
			FEB_BMS_Shutdown_Initiate();
 80016d8:	f7ff fc9c 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
	for (uint8_t i = 0; i < 5; i++) {
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	3301      	adds	r3, #1
 80016e0:	71fb      	strb	r3, [r7, #7]
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	2b04      	cmp	r3, #4
 80016e6:	d9ef      	bls.n	80016c8 <FEB_CAN_Inverter_Process+0xc>
		} else if (*FEB_CAN_Inverter_Temperatures[i] > FEB_CAN_Inverter_Temperature_Limit_Torque) {
			// TODO: Limit torque
		}
	}
}
 80016e8:	bf00      	nop
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000010 	.word	0x20000010

080016f8 <FEB_Fan_Init>:
static uint8_t FEB_Fan_3_Speed = 0;		// 0-255
static uint8_t FEB_Fan_4_Speed = 0;		// 0-255

// ********************************** Initialize **********************************

void FEB_Fan_Init(void) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
	FEB_Fan_PWM_Start();
 80016fc:	f000 f810 	bl	8001720 <FEB_Fan_PWM_Start>
	FEB_Fan_Init_Speed_Set();
 8001700:	f000 f826 	bl	8001750 <FEB_Fan_Init_Speed_Set>
	FEB_Fan_Reset_Shift_Register();
 8001704:	f000 f894 	bl	8001830 <FEB_Fan_Reset_Shift_Register>
	HAL_ADC_Start(&hadc1);
 8001708:	4803      	ldr	r0, [pc, #12]	; (8001718 <FEB_Fan_Init+0x20>)
 800170a:	f003 fc8d 	bl	8005028 <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 800170e:	4803      	ldr	r0, [pc, #12]	; (800171c <FEB_Fan_Init+0x24>)
 8001710:	f003 fc8a 	bl	8005028 <HAL_ADC_Start>
}
 8001714:	bf00      	nop
 8001716:	bd80      	pop	{r7, pc}
 8001718:	200028bc 	.word	0x200028bc
 800171c:	20002904 	.word	0x20002904

08001720 <FEB_Fan_PWM_Start>:

// ********************************** PWM **********************************

void FEB_Fan_PWM_Start(void) {
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001724:	2100      	movs	r1, #0
 8001726:	4808      	ldr	r0, [pc, #32]	; (8001748 <FEB_Fan_PWM_Start+0x28>)
 8001728:	f006 fd00 	bl	800812c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800172c:	2104      	movs	r1, #4
 800172e:	4806      	ldr	r0, [pc, #24]	; (8001748 <FEB_Fan_PWM_Start+0x28>)
 8001730:	f006 fcfc 	bl	800812c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001734:	2100      	movs	r1, #0
 8001736:	4805      	ldr	r0, [pc, #20]	; (800174c <FEB_Fan_PWM_Start+0x2c>)
 8001738:	f006 fcf8 	bl	800812c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800173c:	2104      	movs	r1, #4
 800173e:	4803      	ldr	r0, [pc, #12]	; (800174c <FEB_Fan_PWM_Start+0x2c>)
 8001740:	f006 fcf4 	bl	800812c <HAL_TIM_PWM_Start>
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}
 8001748:	200029f4 	.word	0x200029f4
 800174c:	20002a3c 	.word	0x20002a3c

08001750 <FEB_Fan_Init_Speed_Set>:

void FEB_Fan_Init_Speed_Set(void) {
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
	if (FEB_CAN_CHARGER_START_CHARGE == 0) {
		FEB_Fan_1_Speed_Set(255);
 8001754:	20ff      	movs	r0, #255	; 0xff
 8001756:	f000 f80b 	bl	8001770 <FEB_Fan_1_Speed_Set>
		FEB_Fan_2_Speed_Set(255);
 800175a:	20ff      	movs	r0, #255	; 0xff
 800175c:	f000 f820 	bl	80017a0 <FEB_Fan_2_Speed_Set>
		FEB_Fan_3_Speed_Set(255);
 8001760:	20ff      	movs	r0, #255	; 0xff
 8001762:	f000 f835 	bl	80017d0 <FEB_Fan_3_Speed_Set>
		FEB_Fan_4_Speed_Set(255);
 8001766:	20ff      	movs	r0, #255	; 0xff
 8001768:	f000 f84a 	bl	8001800 <FEB_Fan_4_Speed_Set>
		FEB_Fan_2_Speed_Set(127);
		FEB_Fan_3_Speed_Set(127);
		FEB_Fan_4_Speed_Set(127);
	}

}
 800176c:	bf00      	nop
 800176e:	bd80      	pop	{r7, pc}

08001770 <FEB_Fan_1_Speed_Set>:

void FEB_Fan_1_Speed_Set(uint8_t speed) {
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_1_Speed = speed;
 800177a:	4a07      	ldr	r2, [pc, #28]	; (8001798 <FEB_Fan_1_Speed_Set+0x28>)
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, FEB_Fan_1_Speed);
 8001780:	4b05      	ldr	r3, [pc, #20]	; (8001798 <FEB_Fan_1_Speed_Set+0x28>)
 8001782:	781a      	ldrb	r2, [r3, #0]
 8001784:	4b05      	ldr	r3, [pc, #20]	; (800179c <FEB_Fan_1_Speed_Set+0x2c>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	635a      	str	r2, [r3, #52]	; 0x34
}
 800178a:	bf00      	nop
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	20002636 	.word	0x20002636
 800179c:	200029f4 	.word	0x200029f4

080017a0 <FEB_Fan_2_Speed_Set>:

void FEB_Fan_2_Speed_Set(uint8_t speed) {
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_2_Speed = speed;
 80017aa:	4a07      	ldr	r2, [pc, #28]	; (80017c8 <FEB_Fan_2_Speed_Set+0x28>)
 80017ac:	79fb      	ldrb	r3, [r7, #7]
 80017ae:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, FEB_Fan_2_Speed);
 80017b0:	4b05      	ldr	r3, [pc, #20]	; (80017c8 <FEB_Fan_2_Speed_Set+0x28>)
 80017b2:	781a      	ldrb	r2, [r3, #0]
 80017b4:	4b05      	ldr	r3, [pc, #20]	; (80017cc <FEB_Fan_2_Speed_Set+0x2c>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80017ba:	bf00      	nop
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	20002637 	.word	0x20002637
 80017cc:	200029f4 	.word	0x200029f4

080017d0 <FEB_Fan_3_Speed_Set>:

void FEB_Fan_3_Speed_Set(uint8_t speed) {
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_3_Speed = speed;
 80017da:	4a07      	ldr	r2, [pc, #28]	; (80017f8 <FEB_Fan_3_Speed_Set+0x28>)
 80017dc:	79fb      	ldrb	r3, [r7, #7]
 80017de:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, FEB_Fan_3_Speed);
 80017e0:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <FEB_Fan_3_Speed_Set+0x28>)
 80017e2:	781a      	ldrb	r2, [r3, #0]
 80017e4:	4b05      	ldr	r3, [pc, #20]	; (80017fc <FEB_Fan_3_Speed_Set+0x2c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	20002638 	.word	0x20002638
 80017fc:	20002a3c 	.word	0x20002a3c

08001800 <FEB_Fan_4_Speed_Set>:

void FEB_Fan_4_Speed_Set(uint8_t speed) {
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_4_Speed = speed;
 800180a:	4a07      	ldr	r2, [pc, #28]	; (8001828 <FEB_Fan_4_Speed_Set+0x28>)
 800180c:	79fb      	ldrb	r3, [r7, #7]
 800180e:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, FEB_Fan_4_Speed);
 8001810:	4b05      	ldr	r3, [pc, #20]	; (8001828 <FEB_Fan_4_Speed_Set+0x28>)
 8001812:	781a      	ldrb	r2, [r3, #0]
 8001814:	4b05      	ldr	r3, [pc, #20]	; (800182c <FEB_Fan_4_Speed_Set+0x2c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	635a      	str	r2, [r3, #52]	; 0x34
}
 800181a:	bf00      	nop
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	20002639 	.word	0x20002639
 800182c:	20002a3c 	.word	0x20002a3c

08001830 <FEB_Fan_Reset_Shift_Register>:

// ********************************** Shift Register Control **********************************

void FEB_Fan_Reset_Shift_Register(void) {
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001834:	2200      	movs	r2, #0
 8001836:	f44f 7100 	mov.w	r1, #512	; 0x200
 800183a:	4807      	ldr	r0, [pc, #28]	; (8001858 <FEB_Fan_Reset_Shift_Register+0x28>)
 800183c:	f004 ffba 	bl	80067b4 <HAL_GPIO_WritePin>
	FEB_Timer_Delay_Micro(10);
 8001840:	200a      	movs	r0, #10
 8001842:	f001 f831 	bl	80028a8 <FEB_Timer_Delay_Micro>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8001846:	2201      	movs	r2, #1
 8001848:	f44f 7100 	mov.w	r1, #512	; 0x200
 800184c:	4802      	ldr	r0, [pc, #8]	; (8001858 <FEB_Fan_Reset_Shift_Register+0x28>)
 800184e:	f004 ffb1 	bl	80067b4 <HAL_GPIO_WritePin>
}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	40020800 	.word	0x40020800

0800185c <FEB_Fan_Serial_High>:

void FEB_Fan_Serial_High(void) {
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8001860:	2201      	movs	r2, #1
 8001862:	2104      	movs	r1, #4
 8001864:	4802      	ldr	r0, [pc, #8]	; (8001870 <FEB_Fan_Serial_High+0x14>)
 8001866:	f004 ffa5 	bl	80067b4 <HAL_GPIO_WritePin>
}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40020400 	.word	0x40020400

08001874 <FEB_Fan_Serial_Low>:

void FEB_Fan_Serial_Low(void) {
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001878:	2200      	movs	r2, #0
 800187a:	2104      	movs	r1, #4
 800187c:	4802      	ldr	r0, [pc, #8]	; (8001888 <FEB_Fan_Serial_Low+0x14>)
 800187e:	f004 ff99 	bl	80067b4 <HAL_GPIO_WritePin>
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40020400 	.word	0x40020400

0800188c <FEB_Fan_Clock_High>:

void FEB_Fan_Clock_High(void) {
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001890:	2201      	movs	r2, #1
 8001892:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001896:	4802      	ldr	r0, [pc, #8]	; (80018a0 <FEB_Fan_Clock_High+0x14>)
 8001898:	f004 ff8c 	bl	80067b4 <HAL_GPIO_WritePin>
}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	40020400 	.word	0x40020400

080018a4 <FEB_Fan_Clock_Low>:

void FEB_Fan_Clock_Low(void) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80018a8:	2200      	movs	r2, #0
 80018aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018ae:	4802      	ldr	r0, [pc, #8]	; (80018b8 <FEB_Fan_Clock_Low+0x14>)
 80018b0:	f004 ff80 	bl	80067b4 <HAL_GPIO_WritePin>
}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40020400 	.word	0x40020400

080018bc <FEB_Fan_Clock_Pulse>:

void FEB_Fan_Clock_Pulse(void) {
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	FEB_Fan_Clock_High();
 80018c0:	f7ff ffe4 	bl	800188c <FEB_Fan_Clock_High>
	FEB_Timer_Delay_Micro(10);
 80018c4:	200a      	movs	r0, #10
 80018c6:	f000 ffef 	bl	80028a8 <FEB_Timer_Delay_Micro>
	FEB_Fan_Clock_Low();
 80018ca:	f7ff ffeb 	bl	80018a4 <FEB_Fan_Clock_Low>
	FEB_Timer_Delay_Micro(10);
 80018ce:	200a      	movs	r0, #10
 80018d0:	f000 ffea 	bl	80028a8 <FEB_Timer_Delay_Micro>
}
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <FEB_Fan_Process>:

// ********************************** Tachometer **********************************

void FEB_Fan_Process(void) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
	for (uint8_t tach = 0; tach < 12; tach++) {
 80018de:	2300      	movs	r3, #0
 80018e0:	71fb      	strb	r3, [r7, #7]
 80018e2:	e02a      	b.n	800193a <FEB_Fan_Process+0x62>
		uint8_t multiplex = tach < 6 ? 0 : 1;
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	2b05      	cmp	r3, #5
 80018e8:	bf8c      	ite	hi
 80018ea:	2301      	movhi	r3, #1
 80018ec:	2300      	movls	r3, #0
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	71bb      	strb	r3, [r7, #6]
		uint8_t tach_pin = tach < 6 ? tach : (tach - 6) << 3;
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	2b05      	cmp	r3, #5
 80018f6:	d905      	bls.n	8001904 <FEB_Fan_Process+0x2c>
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	3b06      	subs	r3, #6
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	00db      	lsls	r3, r3, #3
 8001900:	b2db      	uxtb	r3, r3
 8001902:	e000      	b.n	8001906 <FEB_Fan_Process+0x2e>
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	717b      	strb	r3, [r7, #5]
		uint8_t fan_bank = (tach / 3) + 1;
 8001908:	79fb      	ldrb	r3, [r7, #7]
 800190a:	4a10      	ldr	r2, [pc, #64]	; (800194c <FEB_Fan_Process+0x74>)
 800190c:	fba2 2303 	umull	r2, r3, r2, r3
 8001910:	085b      	lsrs	r3, r3, #1
 8001912:	b2db      	uxtb	r3, r3
 8001914:	3301      	adds	r3, #1
 8001916:	713b      	strb	r3, [r7, #4]
		FEB_Fan_Set_Tachometer(tach_pin);
 8001918:	797b      	ldrb	r3, [r7, #5]
 800191a:	4618      	mov	r0, r3
 800191c:	f000 f818 	bl	8001950 <FEB_Fan_Set_Tachometer>
		uint32_t adc_value = FEB_Fan_Read_Tachometer(multiplex);
 8001920:	79bb      	ldrb	r3, [r7, #6]
 8001922:	4618      	mov	r0, r3
 8001924:	f000 f836 	bl	8001994 <FEB_Fan_Read_Tachometer>
 8001928:	6038      	str	r0, [r7, #0]
		FEB_Fan_Validate_Speed(adc_value, fan_bank);
 800192a:	793b      	ldrb	r3, [r7, #4]
 800192c:	4619      	mov	r1, r3
 800192e:	6838      	ldr	r0, [r7, #0]
 8001930:	f000 f850 	bl	80019d4 <FEB_Fan_Validate_Speed>
	for (uint8_t tach = 0; tach < 12; tach++) {
 8001934:	79fb      	ldrb	r3, [r7, #7]
 8001936:	3301      	adds	r3, #1
 8001938:	71fb      	strb	r3, [r7, #7]
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	2b0b      	cmp	r3, #11
 800193e:	d9d1      	bls.n	80018e4 <FEB_Fan_Process+0xc>
	}
}
 8001940:	bf00      	nop
 8001942:	bf00      	nop
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	aaaaaaab 	.word	0xaaaaaaab

08001950 <FEB_Fan_Set_Tachometer>:

void FEB_Fan_Set_Tachometer(uint8_t value) {
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++) {
 800195a:	2300      	movs	r3, #0
 800195c:	73fb      	strb	r3, [r7, #15]
 800195e:	e011      	b.n	8001984 <FEB_Fan_Set_Tachometer+0x34>
		// Set multiplex
		if (((value << i) & 0b1) == 1) {
 8001960:	79fa      	ldrb	r2, [r7, #7]
 8001962:	7bfb      	ldrb	r3, [r7, #15]
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	f003 0301 	and.w	r3, r3, #1
 800196c:	2b00      	cmp	r3, #0
 800196e:	d002      	beq.n	8001976 <FEB_Fan_Set_Tachometer+0x26>
			FEB_Fan_Serial_High();
 8001970:	f7ff ff74 	bl	800185c <FEB_Fan_Serial_High>
 8001974:	e001      	b.n	800197a <FEB_Fan_Set_Tachometer+0x2a>
		} else {
			FEB_Fan_Serial_Low();
 8001976:	f7ff ff7d 	bl	8001874 <FEB_Fan_Serial_Low>
		}
		FEB_Fan_Clock_Pulse();
 800197a:	f7ff ff9f 	bl	80018bc <FEB_Fan_Clock_Pulse>
	for (uint8_t i = 0; i < 8; i++) {
 800197e:	7bfb      	ldrb	r3, [r7, #15]
 8001980:	3301      	adds	r3, #1
 8001982:	73fb      	strb	r3, [r7, #15]
 8001984:	7bfb      	ldrb	r3, [r7, #15]
 8001986:	2b07      	cmp	r3, #7
 8001988:	d9ea      	bls.n	8001960 <FEB_Fan_Set_Tachometer+0x10>
	}
}
 800198a:	bf00      	nop
 800198c:	bf00      	nop
 800198e:	3710      	adds	r7, #16
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <FEB_Fan_Read_Tachometer>:

uint32_t FEB_Fan_Read_Tachometer(uint8_t multiplex) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	71fb      	strb	r3, [r7, #7]
	ADC_HandleTypeDef* hadc_pointer;
	if (multiplex == 0) {
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d102      	bne.n	80019aa <FEB_Fan_Read_Tachometer+0x16>
		hadc_pointer = &hadc1;
 80019a4:	4b09      	ldr	r3, [pc, #36]	; (80019cc <FEB_Fan_Read_Tachometer+0x38>)
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	e004      	b.n	80019b4 <FEB_Fan_Read_Tachometer+0x20>
	} else if (multiplex == 1) {
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d101      	bne.n	80019b4 <FEB_Fan_Read_Tachometer+0x20>
		hadc_pointer = &hadc2;
 80019b0:	4b07      	ldr	r3, [pc, #28]	; (80019d0 <FEB_Fan_Read_Tachometer+0x3c>)
 80019b2:	60fb      	str	r3, [r7, #12]
	}
	HAL_ADC_PollForConversion(hadc_pointer, 10);
 80019b4:	210a      	movs	r1, #10
 80019b6:	68f8      	ldr	r0, [r7, #12]
 80019b8:	f003 fc08 	bl	80051cc <HAL_ADC_PollForConversion>
	return HAL_ADC_GetValue(hadc_pointer);
 80019bc:	68f8      	ldr	r0, [r7, #12]
 80019be:	f003 fc90 	bl	80052e2 <HAL_ADC_GetValue>
 80019c2:	4603      	mov	r3, r0
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	200028bc 	.word	0x200028bc
 80019d0:	20002904 	.word	0x20002904

080019d4 <FEB_Fan_Validate_Speed>:

void FEB_Fan_Validate_Speed(uint32_t adc_value, uint8_t fan_bank) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	460b      	mov	r3, r1
 80019de:	70fb      	strb	r3, [r7, #3]
	if (adc_value < FEB_Fan_ADC_Value_Limit) {
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2b63      	cmp	r3, #99	; 0x63
 80019e4:	d81e      	bhi.n	8001a24 <FEB_Fan_Validate_Speed+0x50>
		switch (fan_bank) {
 80019e6:	78fb      	ldrb	r3, [r7, #3]
 80019e8:	3b01      	subs	r3, #1
 80019ea:	2b03      	cmp	r3, #3
 80019ec:	d81b      	bhi.n	8001a26 <FEB_Fan_Validate_Speed+0x52>
 80019ee:	a201      	add	r2, pc, #4	; (adr r2, 80019f4 <FEB_Fan_Validate_Speed+0x20>)
 80019f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019f4:	08001a05 	.word	0x08001a05
 80019f8:	08001a0d 	.word	0x08001a0d
 80019fc:	08001a15 	.word	0x08001a15
 8001a00:	08001a1d 	.word	0x08001a1d
			case 1:
				FEB_Fan_1_Speed_Set(0);
 8001a04:	2000      	movs	r0, #0
 8001a06:	f7ff feb3 	bl	8001770 <FEB_Fan_1_Speed_Set>
				break;
 8001a0a:	e00c      	b.n	8001a26 <FEB_Fan_Validate_Speed+0x52>
			case 2:
				FEB_Fan_2_Speed_Set(0);
 8001a0c:	2000      	movs	r0, #0
 8001a0e:	f7ff fec7 	bl	80017a0 <FEB_Fan_2_Speed_Set>
				break;
 8001a12:	e008      	b.n	8001a26 <FEB_Fan_Validate_Speed+0x52>
			case 3:
				FEB_Fan_3_Speed_Set(0);
 8001a14:	2000      	movs	r0, #0
 8001a16:	f7ff fedb 	bl	80017d0 <FEB_Fan_3_Speed_Set>
				break;
 8001a1a:	e004      	b.n	8001a26 <FEB_Fan_Validate_Speed+0x52>
			case 4:
				FEB_Fan_4_Speed_Set(0);
 8001a1c:	2000      	movs	r0, #0
 8001a1e:	f7ff feef 	bl	8001800 <FEB_Fan_4_Speed_Set>
				break;
 8001a22:	e000      	b.n	8001a26 <FEB_Fan_Validate_Speed+0x52>
		}
	}
 8001a24:	bf00      	nop
}
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop

08001a30 <FEB_LTC6811_Setup>:
// Set accumulator
static Accumulator accumulator;

// ********************************** Functions **********************************

void FEB_LTC6811_Setup(void) {
 8001a30:	b590      	push	{r4, r7, lr}
 8001a32:	b089      	sub	sp, #36	; 0x24
 8001a34:	af06      	add	r7, sp, #24
	FEB_LTC6811_Config_Cell_Discharge();
 8001a36:	f000 f83f 	bl	8001ab8 <FEB_LTC6811_Config_Cell_Discharge>

	LTC6811_init_cfg(NUM_IC, accumulator.IC_config);
 8001a3a:	4917      	ldr	r1, [pc, #92]	; (8001a98 <FEB_LTC6811_Setup+0x68>)
 8001a3c:	2002      	movs	r0, #2
 8001a3e:	f001 f811 	bl	8002a64 <LTC6811_init_cfg>
	for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 8001a42:	2300      	movs	r3, #0
 8001a44:	71fb      	strb	r3, [r7, #7]
 8001a46:	e018      	b.n	8001a7a <FEB_LTC6811_Setup+0x4a>
		LTC6811_set_cfgr(current_ic, accumulator.IC_config, REFON, ADCOPT, GPIOBITS_A, DCCBITS_A, DCTOBITS, UV, OV);
 8001a48:	4b14      	ldr	r3, [pc, #80]	; (8001a9c <FEB_LTC6811_Setup+0x6c>)
 8001a4a:	7819      	ldrb	r1, [r3, #0]
 8001a4c:	4b14      	ldr	r3, [pc, #80]	; (8001aa0 <FEB_LTC6811_Setup+0x70>)
 8001a4e:	781c      	ldrb	r4, [r3, #0]
 8001a50:	4b14      	ldr	r3, [pc, #80]	; (8001aa4 <FEB_LTC6811_Setup+0x74>)
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	4a14      	ldr	r2, [pc, #80]	; (8001aa8 <FEB_LTC6811_Setup+0x78>)
 8001a56:	8812      	ldrh	r2, [r2, #0]
 8001a58:	79f8      	ldrb	r0, [r7, #7]
 8001a5a:	9204      	str	r2, [sp, #16]
 8001a5c:	9303      	str	r3, [sp, #12]
 8001a5e:	4b13      	ldr	r3, [pc, #76]	; (8001aac <FEB_LTC6811_Setup+0x7c>)
 8001a60:	9302      	str	r3, [sp, #8]
 8001a62:	4b13      	ldr	r3, [pc, #76]	; (8001ab0 <FEB_LTC6811_Setup+0x80>)
 8001a64:	9301      	str	r3, [sp, #4]
 8001a66:	4b13      	ldr	r3, [pc, #76]	; (8001ab4 <FEB_LTC6811_Setup+0x84>)
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	4623      	mov	r3, r4
 8001a6c:	460a      	mov	r2, r1
 8001a6e:	490a      	ldr	r1, [pc, #40]	; (8001a98 <FEB_LTC6811_Setup+0x68>)
 8001a70:	f001 f807 	bl	8002a82 <LTC6811_set_cfgr>
	for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 8001a74:	79fb      	ldrb	r3, [r7, #7]
 8001a76:	3301      	adds	r3, #1
 8001a78:	71fb      	strb	r3, [r7, #7]
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d9e3      	bls.n	8001a48 <FEB_LTC6811_Setup+0x18>
	}
	LTC6811_reset_crc_count(NUM_IC, accumulator.IC_config);
 8001a80:	4905      	ldr	r1, [pc, #20]	; (8001a98 <FEB_LTC6811_Setup+0x68>)
 8001a82:	2002      	movs	r0, #2
 8001a84:	f000 ffdf 	bl	8002a46 <LTC6811_reset_crc_count>
	LTC6811_init_reg_limits(NUM_IC, accumulator.IC_config);
 8001a88:	4903      	ldr	r1, [pc, #12]	; (8001a98 <FEB_LTC6811_Setup+0x68>)
 8001a8a:	2002      	movs	r0, #2
 8001a8c:	f000 ff26 	bl	80028dc <LTC6811_init_reg_limits>
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd90      	pop	{r4, r7, pc}
 8001a98:	20002664 	.word	0x20002664
 8001a9c:	20000035 	.word	0x20000035
 8001aa0:	20002654 	.word	0x20002654
 8001aa4:	2000003e 	.word	0x2000003e
 8001aa8:	20000040 	.word	0x20000040
 8001aac:	20000044 	.word	0x20000044
 8001ab0:	20002658 	.word	0x20002658
 8001ab4:	20000038 	.word	0x20000038

08001ab8 <FEB_LTC6811_Config_Cell_Discharge>:

void FEB_LTC6811_Config_Cell_Discharge(void) {
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < NUM_IC; i++) {
 8001abe:	2300      	movs	r3, #0
 8001ac0:	71fb      	strb	r3, [r7, #7]
 8001ac2:	e016      	b.n	8001af2 <FEB_LTC6811_Config_Cell_Discharge+0x3a>
		for (uint8_t j = 0; j < CELLS_PER_DAUGHTER_BOARD; j++) {
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	71bb      	strb	r3, [r7, #6]
 8001ac8:	e00d      	b.n	8001ae6 <FEB_LTC6811_Config_Cell_Discharge+0x2e>
			FEB_LTC6811_Cell_Discharge[i][j] = 0;
 8001aca:	79fa      	ldrb	r2, [r7, #7]
 8001acc:	79b9      	ldrb	r1, [r7, #6]
 8001ace:	480e      	ldr	r0, [pc, #56]	; (8001b08 <FEB_LTC6811_Config_Cell_Discharge+0x50>)
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	4413      	add	r3, r2
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	4403      	add	r3, r0
 8001ada:	440b      	add	r3, r1
 8001adc:	2200      	movs	r2, #0
 8001ade:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < CELLS_PER_DAUGHTER_BOARD; j++) {
 8001ae0:	79bb      	ldrb	r3, [r7, #6]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	71bb      	strb	r3, [r7, #6]
 8001ae6:	79bb      	ldrb	r3, [r7, #6]
 8001ae8:	2b0b      	cmp	r3, #11
 8001aea:	d9ee      	bls.n	8001aca <FEB_LTC6811_Config_Cell_Discharge+0x12>
	for (uint8_t i = 0; i < NUM_IC; i++) {
 8001aec:	79fb      	ldrb	r3, [r7, #7]
 8001aee:	3301      	adds	r3, #1
 8001af0:	71fb      	strb	r3, [r7, #7]
 8001af2:	79fb      	ldrb	r3, [r7, #7]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d9e5      	bls.n	8001ac4 <FEB_LTC6811_Config_Cell_Discharge+0xc>
		}
	}
}
 8001af8:	bf00      	nop
 8001afa:	bf00      	nop
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	2000263c 	.word	0x2000263c

08001b0c <FEB_LTC6811_Poll_Voltage>:

// ******************** Read Voltage ********************

void FEB_LTC6811_Poll_Voltage(void) {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
	FEB_LTC6811_Start_Cell_ADC_Measurement();
 8001b10:	f000 f806 	bl	8001b20 <FEB_LTC6811_Start_Cell_ADC_Measurement>
	FEB_LTC6811_Read_Cell_Voltage_Registers();
 8001b14:	f000 f812 	bl	8001b3c <FEB_LTC6811_Read_Cell_Voltage_Registers>
	FEB_LTC6811_Store_Voltage();
 8001b18:	f000 f81e 	bl	8001b58 <FEB_LTC6811_Store_Voltage>
}
 8001b1c:	bf00      	nop
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <FEB_LTC6811_Start_Cell_ADC_Measurement>:

void FEB_LTC6811_Start_Cell_ADC_Measurement(void) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 8001b24:	2002      	movs	r0, #2
 8001b26:	f000 ffea 	bl	8002afe <wakeup_sleep>
	LTC6811_adcv(ADC_CONVERSION_MODE, ADC_DCP, CELL_CH_TO_CONVERT);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	2002      	movs	r0, #2
 8001b30:	f000 ff30 	bl	8002994 <LTC6811_adcv>
	LTC6811_pollAdc();
 8001b34:	f000 ff80 	bl	8002a38 <LTC6811_pollAdc>
}
 8001b38:	bf00      	nop
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <FEB_LTC6811_Read_Cell_Voltage_Registers>:

void FEB_LTC6811_Read_Cell_Voltage_Registers(void) {
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 8001b40:	2002      	movs	r0, #2
 8001b42:	f000 ffdc 	bl	8002afe <wakeup_sleep>
	LTC6811_rdcv(SEL_ALL_REG, NUM_IC, accumulator.IC_config);
 8001b46:	4a03      	ldr	r2, [pc, #12]	; (8001b54 <FEB_LTC6811_Read_Cell_Voltage_Registers+0x18>)
 8001b48:	2102      	movs	r1, #2
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	f000 ff47 	bl	80029de <LTC6811_rdcv>
}
 8001b50:	bf00      	nop
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20002664 	.word	0x20002664

08001b58 <FEB_LTC6811_Store_Voltage>:

void FEB_LTC6811_Store_Voltage(void) {
 8001b58:	b5b0      	push	{r4, r5, r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
    for (uint16_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001b5e:	2300      	movs	r3, #0
 8001b60:	80fb      	strh	r3, [r7, #6]
 8001b62:	e037      	b.n	8001bd4 <FEB_LTC6811_Store_Voltage+0x7c>
    	for (uint8_t cell = 0; cell < CELLS_PER_BANK; cell++) {
 8001b64:	2300      	movs	r3, #0
 8001b66:	717b      	strb	r3, [r7, #5]
 8001b68:	e02e      	b.n	8001bc8 <FEB_LTC6811_Store_Voltage+0x70>
    		uint8_t ic = FEB_LTC6811_Get_IC(bank_idx, cell);
 8001b6a:	88fb      	ldrh	r3, [r7, #6]
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	797a      	ldrb	r2, [r7, #5]
 8001b70:	4611      	mov	r1, r2
 8001b72:	4618      	mov	r0, r3
 8001b74:	f000 f862 	bl	8001c3c <FEB_LTC6811_Get_IC>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	713b      	strb	r3, [r7, #4]
    		uint8_t cell_idx = FEB_LTC6811_Cell_Idx(cell);
 8001b7c:	797b      	ldrb	r3, [r7, #5]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 f876 	bl	8001c70 <FEB_LTC6811_Cell_Idx>
 8001b84:	4603      	mov	r3, r0
 8001b86:	70fb      	strb	r3, [r7, #3]
    		accumulator.banks[bank_idx].cells[cell].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[ic].cells.c_codes[cell_idx]);
 8001b88:	793a      	ldrb	r2, [r7, #4]
 8001b8a:	78fb      	ldrb	r3, [r7, #3]
 8001b8c:	4915      	ldr	r1, [pc, #84]	; (8001be4 <FEB_LTC6811_Store_Voltage+0x8c>)
 8001b8e:	2074      	movs	r0, #116	; 0x74
 8001b90:	fb00 f202 	mul.w	r2, r0, r2
 8001b94:	4413      	add	r3, r2
 8001b96:	330c      	adds	r3, #12
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	440b      	add	r3, r1
 8001b9c:	88db      	ldrh	r3, [r3, #6]
 8001b9e:	88fc      	ldrh	r4, [r7, #6]
 8001ba0:	797d      	ldrb	r5, [r7, #5]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f000 f820 	bl	8001be8 <FEB_LTC6811_Convert_Voltage>
 8001ba8:	eef0 7a40 	vmov.f32	s15, s0
 8001bac:	4a0d      	ldr	r2, [pc, #52]	; (8001be4 <FEB_LTC6811_Store_Voltage+0x8c>)
 8001bae:	4623      	mov	r3, r4
 8001bb0:	011b      	lsls	r3, r3, #4
 8001bb2:	4423      	add	r3, r4
 8001bb4:	442b      	add	r3, r5
 8001bb6:	333a      	adds	r3, #58	; 0x3a
 8001bb8:	00db      	lsls	r3, r3, #3
 8001bba:	4413      	add	r3, r2
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	edc3 7a00 	vstr	s15, [r3]
    	for (uint8_t cell = 0; cell < CELLS_PER_BANK; cell++) {
 8001bc2:	797b      	ldrb	r3, [r7, #5]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	717b      	strb	r3, [r7, #5]
 8001bc8:	797b      	ldrb	r3, [r7, #5]
 8001bca:	2b10      	cmp	r3, #16
 8001bcc:	d9cd      	bls.n	8001b6a <FEB_LTC6811_Store_Voltage+0x12>
    for (uint16_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001bce:	88fb      	ldrh	r3, [r7, #6]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	80fb      	strh	r3, [r7, #6]
 8001bd4:	88fb      	ldrh	r3, [r7, #6]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d0c4      	beq.n	8001b64 <FEB_LTC6811_Store_Voltage+0xc>
    	}
    }
}
 8001bda:	bf00      	nop
 8001bdc:	bf00      	nop
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bdb0      	pop	{r4, r5, r7, pc}
 8001be4:	20002664 	.word	0x20002664

08001be8 <FEB_LTC6811_Convert_Voltage>:

/*
 * @param value := Voltage (100uV) from LTC6811
 */
float FEB_LTC6811_Convert_Voltage(uint16_t value) {
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	80fb      	strh	r3, [r7, #6]
	// Check for error: value = 2^16 - 1
	if (value == 65535) {
 8001bf2:	88fb      	ldrh	r3, [r7, #6]
 8001bf4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d101      	bne.n	8001c00 <FEB_LTC6811_Convert_Voltage+0x18>
		return -42;
 8001bfc:	4b0e      	ldr	r3, [pc, #56]	; (8001c38 <FEB_LTC6811_Convert_Voltage+0x50>)
 8001bfe:	e00f      	b.n	8001c20 <FEB_LTC6811_Convert_Voltage+0x38>
	}
	return value * 0.0001;
 8001c00:	88fb      	ldrh	r3, [r7, #6]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7fe fcae 	bl	8000564 <__aeabi_i2d>
 8001c08:	a309      	add	r3, pc, #36	; (adr r3, 8001c30 <FEB_LTC6811_Convert_Voltage+0x48>)
 8001c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c0e:	f7fe fd13 	bl	8000638 <__aeabi_dmul>
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4610      	mov	r0, r2
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f7ff f805 	bl	8000c28 <__aeabi_d2f>
 8001c1e:	4603      	mov	r3, r0
}
 8001c20:	ee07 3a90 	vmov	s15, r3
 8001c24:	eeb0 0a67 	vmov.f32	s0, s15
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	eb1c432d 	.word	0xeb1c432d
 8001c34:	3f1a36e2 	.word	0x3f1a36e2
 8001c38:	c2280000 	.word	0xc2280000

08001c3c <FEB_LTC6811_Get_IC>:

// ******************** Voltage Cell Balance ********************

uint8_t FEB_LTC6811_Get_IC(uint8_t bank, uint8_t cell) {
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	460a      	mov	r2, r1
 8001c46:	71fb      	strb	r3, [r7, #7]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	71bb      	strb	r3, [r7, #6]
	if (cell < 9) {
 8001c4c:	79bb      	ldrb	r3, [r7, #6]
 8001c4e:	2b08      	cmp	r3, #8
 8001c50:	d805      	bhi.n	8001c5e <FEB_LTC6811_Get_IC+0x22>
		return bank * 2 + 1;
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	3301      	adds	r3, #1
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	e002      	b.n	8001c64 <FEB_LTC6811_Get_IC+0x28>
	} else {
		return bank * 2;
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	b2db      	uxtb	r3, r3
	}
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <FEB_LTC6811_Cell_Idx>:

uint8_t FEB_LTC6811_Cell_Idx(uint8_t cell) {
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	71fb      	strb	r3, [r7, #7]
	return FEB_LTC6811_Cell_Idx_Map[cell];
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	4a03      	ldr	r2, [pc, #12]	; (8001c8c <FEB_LTC6811_Cell_Idx+0x1c>)
 8001c7e:	5cd3      	ldrb	r3, [r2, r3]
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr
 8001c8c:	20000024 	.word	0x20000024

08001c90 <FEB_LTC6811_Balance_Cells>:
	// Set target voltage
	FEB_LTC6811_Target_Voltage = lowest_voltage;
	FEB_LTC6811_Target_Voltage_Set = 1;
}

void FEB_LTC6811_Balance_Cells(void) {
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
	if (FEB_LTC6811_Balance_Cells_State == 0 || FEB_LTC6811_Cells_Balanced == 1) {
		return;
 8001c94:	bf00      	nop
	if (cells_balanced == 1) {
		FEB_LTC6811_Cells_Balanced = 1;
		FEB_LTC6811_Clear_Balance_Cells();
	}

}
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
	...

08001ca0 <FEB_LTC6811_Configure_DCCBITS_A>:

void FEB_LTC6811_Clear_Balance_Cell(uint8_t bank, uint8_t cell) {
	FEB_LTC6811_Cell_Discharge[FEB_LTC6811_Get_IC(bank, cell)][FEB_LTC6811_Cell_Idx(cell)] = 0;
}

void FEB_LTC6811_Configure_DCCBITS_A(uint8_t ic) {
 8001ca0:	b480      	push	{r7}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < CELLS_PER_DAUGHTER_BOARD; i++) {
 8001caa:	2300      	movs	r3, #0
 8001cac:	73fb      	strb	r3, [r7, #15]
 8001cae:	e014      	b.n	8001cda <FEB_LTC6811_Configure_DCCBITS_A+0x3a>
		DCCBITS_A[i] = FEB_LTC6811_Cell_Discharge[ic][i];
 8001cb0:	79fa      	ldrb	r2, [r7, #7]
 8001cb2:	7bf9      	ldrb	r1, [r7, #15]
 8001cb4:	480e      	ldr	r0, [pc, #56]	; (8001cf0 <FEB_LTC6811_Configure_DCCBITS_A+0x50>)
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	4413      	add	r3, r2
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	4403      	add	r3, r0
 8001cc0:	440b      	add	r3, r1
 8001cc2:	781a      	ldrb	r2, [r3, #0]
 8001cc4:	7bfb      	ldrb	r3, [r7, #15]
 8001cc6:	2a00      	cmp	r2, #0
 8001cc8:	bf14      	ite	ne
 8001cca:	2201      	movne	r2, #1
 8001ccc:	2200      	moveq	r2, #0
 8001cce:	b2d1      	uxtb	r1, r2
 8001cd0:	4a08      	ldr	r2, [pc, #32]	; (8001cf4 <FEB_LTC6811_Configure_DCCBITS_A+0x54>)
 8001cd2:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < CELLS_PER_DAUGHTER_BOARD; i++) {
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	73fb      	strb	r3, [r7, #15]
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
 8001cdc:	2b0b      	cmp	r3, #11
 8001cde:	d9e7      	bls.n	8001cb0 <FEB_LTC6811_Configure_DCCBITS_A+0x10>
	}
}
 8001ce0:	bf00      	nop
 8001ce2:	bf00      	nop
 8001ce4:	3714      	adds	r7, #20
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	2000263c 	.word	0x2000263c
 8001cf4:	20002658 	.word	0x20002658

08001cf8 <FEB_LTC6811_UART_Transmit_Discharge>:

void FEB_LTC6811_UART_Transmit_Discharge(void) {
 8001cf8:	b590      	push	{r4, r7, lr}
 8001cfa:	f2ad 5d0c 	subw	sp, sp, #1292	; 0x50c
 8001cfe:	af00      	add	r7, sp, #0
	char UART_str[1024];
	char temp_str[256];

	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001d00:	2300      	movs	r3, #0
 8001d02:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8001d06:	e067      	b.n	8001dd8 <FEB_LTC6811_UART_Transmit_Discharge+0xe0>
		// Add bank_idx, cell_idx to {@code UART_Str}
		sprintf(UART_str, "%d", (bank_idx << UART_BITS_PER_MESSAGE) + UART_DISCHARGE_ID);
 8001d08:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	1c9a      	adds	r2, r3, #2
 8001d10:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001d14:	4935      	ldr	r1, [pc, #212]	; (8001dec <FEB_LTC6811_UART_Transmit_Discharge+0xf4>)
 8001d16:	4618      	mov	r0, r3
 8001d18:	f008 f996 	bl	800a048 <siprintf>


		// Add values to {@code UART_Str}
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 8001d22:	e033      	b.n	8001d8c <FEB_LTC6811_UART_Transmit_Discharge+0x94>
			uint8_t state = FEB_LTC6811_Cell_Discharge[FEB_LTC6811_Get_IC(bank_idx, cell_idx)][FEB_LTC6811_Cell_Idx(cell_idx)];
 8001d24:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001d2e:	4611      	mov	r1, r2
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff ff83 	bl	8001c3c <FEB_LTC6811_Get_IC>
 8001d36:	4603      	mov	r3, r0
 8001d38:	461c      	mov	r4, r3
 8001d3a:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff ff95 	bl	8001c70 <FEB_LTC6811_Cell_Idx>
 8001d46:	4603      	mov	r3, r0
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4a29      	ldr	r2, [pc, #164]	; (8001df0 <FEB_LTC6811_UART_Transmit_Discharge+0xf8>)
 8001d4c:	4623      	mov	r3, r4
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	4423      	add	r3, r4
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	4413      	add	r3, r2
 8001d56:	440b      	add	r3, r1
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	f887 3503 	strb.w	r3, [r7, #1283]	; 0x503
			sprintf(temp_str, " %d", state);
 8001d5e:	f897 2503 	ldrb.w	r2, [r7, #1283]	; 0x503
 8001d62:	463b      	mov	r3, r7
 8001d64:	4923      	ldr	r1, [pc, #140]	; (8001df4 <FEB_LTC6811_UART_Transmit_Discharge+0xfc>)
 8001d66:	4618      	mov	r0, r3
 8001d68:	f008 f96e 	bl	800a048 <siprintf>
			strncat(UART_str, temp_str, strlen(temp_str));
 8001d6c:	463b      	mov	r3, r7
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7fe fa4e 	bl	8000210 <strlen>
 8001d74:	4602      	mov	r2, r0
 8001d76:	4639      	mov	r1, r7
 8001d78:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f008 f983 	bl	800a088 <strncat>
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001d82:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001d86:	3301      	adds	r3, #1
 8001d88:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 8001d8c:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001d90:	2b10      	cmp	r3, #16
 8001d92:	d9c7      	bls.n	8001d24 <FEB_LTC6811_UART_Transmit_Discharge+0x2c>
		}

		// Add '\n' to {@code UART_Str}
		sprintf(temp_str, "\n");
 8001d94:	463b      	mov	r3, r7
 8001d96:	4918      	ldr	r1, [pc, #96]	; (8001df8 <FEB_LTC6811_UART_Transmit_Discharge+0x100>)
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f008 f955 	bl	800a048 <siprintf>
		strncat(UART_str, temp_str, strlen(temp_str));
 8001d9e:	463b      	mov	r3, r7
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7fe fa35 	bl	8000210 <strlen>
 8001da6:	4602      	mov	r2, r0
 8001da8:	4639      	mov	r1, r7
 8001daa:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001dae:	4618      	mov	r0, r3
 8001db0:	f008 f96a 	bl	800a088 <strncat>

		HAL_UART_Transmit(&huart2, (uint8_t*) UART_str, strlen(UART_str), 100);
 8001db4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7fe fa29 	bl	8000210 <strlen>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8001dc6:	2364      	movs	r3, #100	; 0x64
 8001dc8:	480c      	ldr	r0, [pc, #48]	; (8001dfc <FEB_LTC6811_UART_Transmit_Discharge+0x104>)
 8001dca:	f007 f82c 	bl	8008e26 <HAL_UART_Transmit>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001dce:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8001dd8:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d093      	beq.n	8001d08 <FEB_LTC6811_UART_Transmit_Discharge+0x10>
	}
}
 8001de0:	bf00      	nop
 8001de2:	bf00      	nop
 8001de4:	f207 570c 	addw	r7, r7, #1292	; 0x50c
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd90      	pop	{r4, r7, pc}
 8001dec:	0800c424 	.word	0x0800c424
 8001df0:	2000263c 	.word	0x2000263c
 8001df4:	0800c428 	.word	0x0800c428
 8001df8:	0800c42c 	.word	0x0800c42c
 8001dfc:	20002acc 	.word	0x20002acc

08001e00 <FEB_LTC6811_Validate_Voltage>:

// ******************** Voltage Interface ********************

void FEB_LTC6811_Validate_Voltage(void) {
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001e06:	2300      	movs	r3, #0
 8001e08:	71fb      	strb	r3, [r7, #7]
 8001e0a:	e02c      	b.n	8001e66 <FEB_LTC6811_Validate_Voltage+0x66>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	71bb      	strb	r3, [r7, #6]
 8001e10:	e023      	b.n	8001e5a <FEB_LTC6811_Validate_Voltage+0x5a>
			float voltage = accumulator.banks[bank_idx].cells[cell_idx].voltage;
 8001e12:	79fa      	ldrb	r2, [r7, #7]
 8001e14:	79b9      	ldrb	r1, [r7, #6]
 8001e16:	4818      	ldr	r0, [pc, #96]	; (8001e78 <FEB_LTC6811_Validate_Voltage+0x78>)
 8001e18:	4613      	mov	r3, r2
 8001e1a:	011b      	lsls	r3, r3, #4
 8001e1c:	4413      	add	r3, r2
 8001e1e:	440b      	add	r3, r1
 8001e20:	333a      	adds	r3, #58	; 0x3a
 8001e22:	00db      	lsls	r3, r3, #3
 8001e24:	4403      	add	r3, r0
 8001e26:	3304      	adds	r3, #4
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	603b      	str	r3, [r7, #0]
			if (voltage < MIN_VOLTAGE || voltage > MAX_VOLTAGE) {
 8001e2c:	edd7 7a00 	vldr	s15, [r7]
 8001e30:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001e34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e3c:	d408      	bmi.n	8001e50 <FEB_LTC6811_Validate_Voltage+0x50>
 8001e3e:	edd7 7a00 	vldr	s15, [r7]
 8001e42:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001e46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e4e:	dd01      	ble.n	8001e54 <FEB_LTC6811_Validate_Voltage+0x54>
				FEB_BMS_Shutdown_Initiate();
 8001e50:	f7ff f8e0 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001e54:	79bb      	ldrb	r3, [r7, #6]
 8001e56:	3301      	adds	r3, #1
 8001e58:	71bb      	strb	r3, [r7, #6]
 8001e5a:	79bb      	ldrb	r3, [r7, #6]
 8001e5c:	2b10      	cmp	r3, #16
 8001e5e:	d9d8      	bls.n	8001e12 <FEB_LTC6811_Validate_Voltage+0x12>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001e60:	79fb      	ldrb	r3, [r7, #7]
 8001e62:	3301      	adds	r3, #1
 8001e64:	71fb      	strb	r3, [r7, #7]
 8001e66:	79fb      	ldrb	r3, [r7, #7]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0cf      	beq.n	8001e0c <FEB_LTC6811_Validate_Voltage+0xc>
			}
		}
	}
}
 8001e6c:	bf00      	nop
 8001e6e:	bf00      	nop
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20002664 	.word	0x20002664

08001e7c <FEB_LTC6811_UART_Transmit_Voltage>:

void FEB_LTC6811_UART_Transmit_Voltage() {
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	f5ad 6da1 	sub.w	sp, sp, #1288	; 0x508
 8001e82:	af00      	add	r7, sp, #0
	char UART_str[1024];
	char temp_str[256];

	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001e84:	2300      	movs	r3, #0
 8001e86:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8001e8a:	e05e      	b.n	8001f4a <FEB_LTC6811_UART_Transmit_Voltage+0xce>
		// Add bank_idx, cell_idx to {@code UART_Str}
		sprintf(UART_str, "%d", (bank_idx << UART_BITS_PER_MESSAGE) + UART_VOLTAGE_ID);
 8001e8c:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001e90:	00da      	lsls	r2, r3, #3
 8001e92:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001e96:	4932      	ldr	r1, [pc, #200]	; (8001f60 <FEB_LTC6811_UART_Transmit_Voltage+0xe4>)
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f008 f8d5 	bl	800a048 <siprintf>


		// Add values to {@code UART_Str}
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 8001ea4:	e02b      	b.n	8001efe <FEB_LTC6811_UART_Transmit_Voltage+0x82>
			float voltage = accumulator.banks[bank_idx].cells[cell_idx].voltage;
 8001ea6:	f897 2507 	ldrb.w	r2, [r7, #1287]	; 0x507
 8001eaa:	f8b7 1504 	ldrh.w	r1, [r7, #1284]	; 0x504
 8001eae:	482d      	ldr	r0, [pc, #180]	; (8001f64 <FEB_LTC6811_UART_Transmit_Voltage+0xe8>)
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	011b      	lsls	r3, r3, #4
 8001eb4:	4413      	add	r3, r2
 8001eb6:	440b      	add	r3, r1
 8001eb8:	333a      	adds	r3, #58	; 0x3a
 8001eba:	00db      	lsls	r3, r3, #3
 8001ebc:	4403      	add	r3, r0
 8001ebe:	3304      	adds	r3, #4
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f507 62a0 	add.w	r2, r7, #1280	; 0x500
 8001ec6:	6013      	str	r3, [r2, #0]

			sprintf(temp_str, " %f", voltage);
 8001ec8:	f507 63a0 	add.w	r3, r7, #1280	; 0x500
 8001ecc:	6818      	ldr	r0, [r3, #0]
 8001ece:	f7fe fb5b 	bl	8000588 <__aeabi_f2d>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	4638      	mov	r0, r7
 8001ed8:	4923      	ldr	r1, [pc, #140]	; (8001f68 <FEB_LTC6811_UART_Transmit_Voltage+0xec>)
 8001eda:	f008 f8b5 	bl	800a048 <siprintf>
			strncat(UART_str, temp_str, strlen(temp_str));
 8001ede:	463b      	mov	r3, r7
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7fe f995 	bl	8000210 <strlen>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	4639      	mov	r1, r7
 8001eea:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f008 f8ca 	bl	800a088 <strncat>
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001ef4:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001ef8:	3301      	adds	r3, #1
 8001efa:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 8001efe:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001f02:	2b10      	cmp	r3, #16
 8001f04:	d9cf      	bls.n	8001ea6 <FEB_LTC6811_UART_Transmit_Voltage+0x2a>
		}

		// Add '\n' to {@code UART_Str}
		sprintf(temp_str, "\n");
 8001f06:	463b      	mov	r3, r7
 8001f08:	4918      	ldr	r1, [pc, #96]	; (8001f6c <FEB_LTC6811_UART_Transmit_Voltage+0xf0>)
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f008 f89c 	bl	800a048 <siprintf>
		strncat(UART_str, temp_str, strlen(temp_str));
 8001f10:	463b      	mov	r3, r7
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7fe f97c 	bl	8000210 <strlen>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	4639      	mov	r1, r7
 8001f1c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001f20:	4618      	mov	r0, r3
 8001f22:	f008 f8b1 	bl	800a088 <strncat>

		HAL_UART_Transmit(&huart2, (uint8_t*) UART_str, strlen(UART_str), 100);
 8001f26:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7fe f970 	bl	8000210 <strlen>
 8001f30:	4603      	mov	r3, r0
 8001f32:	b29a      	uxth	r2, r3
 8001f34:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8001f38:	2364      	movs	r3, #100	; 0x64
 8001f3a:	480d      	ldr	r0, [pc, #52]	; (8001f70 <FEB_LTC6811_UART_Transmit_Voltage+0xf4>)
 8001f3c:	f006 ff73 	bl	8008e26 <HAL_UART_Transmit>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001f40:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001f44:	3301      	adds	r3, #1
 8001f46:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8001f4a:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d09c      	beq.n	8001e8c <FEB_LTC6811_UART_Transmit_Voltage+0x10>
	}
}
 8001f52:	bf00      	nop
 8001f54:	bf00      	nop
 8001f56:	f507 67a1 	add.w	r7, r7, #1288	; 0x508
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	0800c424 	.word	0x0800c424
 8001f64:	20002664 	.word	0x20002664
 8001f68:	0800c430 	.word	0x0800c430
 8001f6c:	0800c42c 	.word	0x0800c42c
 8001f70:	20002acc 	.word	0x20002acc

08001f74 <FEB_LTC6811_Total_Bank_Voltage>:

float FEB_LTC6811_Total_Bank_Voltage(void) {
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
	float total_voltage = 0;
 8001f7a:	f04f 0300 	mov.w	r3, #0
 8001f7e:	607b      	str	r3, [r7, #4]

	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001f80:	2300      	movs	r3, #0
 8001f82:	70fb      	strb	r3, [r7, #3]
 8001f84:	e01e      	b.n	8001fc4 <FEB_LTC6811_Total_Bank_Voltage+0x50>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001f86:	2300      	movs	r3, #0
 8001f88:	70bb      	strb	r3, [r7, #2]
 8001f8a:	e015      	b.n	8001fb8 <FEB_LTC6811_Total_Bank_Voltage+0x44>
			total_voltage += accumulator.banks[bank_idx].cells[cell_idx].voltage;
 8001f8c:	78fa      	ldrb	r2, [r7, #3]
 8001f8e:	78b9      	ldrb	r1, [r7, #2]
 8001f90:	4813      	ldr	r0, [pc, #76]	; (8001fe0 <FEB_LTC6811_Total_Bank_Voltage+0x6c>)
 8001f92:	4613      	mov	r3, r2
 8001f94:	011b      	lsls	r3, r3, #4
 8001f96:	4413      	add	r3, r2
 8001f98:	440b      	add	r3, r1
 8001f9a:	333a      	adds	r3, #58	; 0x3a
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	4403      	add	r3, r0
 8001fa0:	3304      	adds	r3, #4
 8001fa2:	edd3 7a00 	vldr	s15, [r3]
 8001fa6:	ed97 7a01 	vldr	s14, [r7, #4]
 8001faa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fae:	edc7 7a01 	vstr	s15, [r7, #4]
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001fb2:	78bb      	ldrb	r3, [r7, #2]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	70bb      	strb	r3, [r7, #2]
 8001fb8:	78bb      	ldrb	r3, [r7, #2]
 8001fba:	2b10      	cmp	r3, #16
 8001fbc:	d9e6      	bls.n	8001f8c <FEB_LTC6811_Total_Bank_Voltage+0x18>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001fbe:	78fb      	ldrb	r3, [r7, #3]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	70fb      	strb	r3, [r7, #3]
 8001fc4:	78fb      	ldrb	r3, [r7, #3]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d0dd      	beq.n	8001f86 <FEB_LTC6811_Total_Bank_Voltage+0x12>
		}
	}

	return total_voltage;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	ee07 3a90 	vmov	s15, r3
}
 8001fd0:	eeb0 0a67 	vmov.f32	s0, s15
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	20002664 	.word	0x20002664

08001fe4 <FEB_LTC6811_Clear_Voltage>:
		}
	}
	return 0;
}

void FEB_LTC6811_Clear_Voltage(void) {
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001fea:	2300      	movs	r3, #0
 8001fec:	71fb      	strb	r3, [r7, #7]
 8001fee:	e019      	b.n	8002024 <FEB_LTC6811_Clear_Voltage+0x40>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	71bb      	strb	r3, [r7, #6]
 8001ff4:	e010      	b.n	8002018 <FEB_LTC6811_Clear_Voltage+0x34>
			accumulator.banks[bank_idx].cells[cell_idx].voltage = 0;
 8001ff6:	79fa      	ldrb	r2, [r7, #7]
 8001ff8:	79b9      	ldrb	r1, [r7, #6]
 8001ffa:	480f      	ldr	r0, [pc, #60]	; (8002038 <FEB_LTC6811_Clear_Voltage+0x54>)
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	011b      	lsls	r3, r3, #4
 8002000:	4413      	add	r3, r2
 8002002:	440b      	add	r3, r1
 8002004:	333a      	adds	r3, #58	; 0x3a
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	4403      	add	r3, r0
 800200a:	3304      	adds	r3, #4
 800200c:	f04f 0200 	mov.w	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8002012:	79bb      	ldrb	r3, [r7, #6]
 8002014:	3301      	adds	r3, #1
 8002016:	71bb      	strb	r3, [r7, #6]
 8002018:	79bb      	ldrb	r3, [r7, #6]
 800201a:	2b10      	cmp	r3, #16
 800201c:	d9eb      	bls.n	8001ff6 <FEB_LTC6811_Clear_Voltage+0x12>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	3301      	adds	r3, #1
 8002022:	71fb      	strb	r3, [r7, #7]
 8002024:	79fb      	ldrb	r3, [r7, #7]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0e2      	beq.n	8001ff0 <FEB_LTC6811_Clear_Voltage+0xc>
		}
	}
}
 800202a:	bf00      	nop
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	20002664 	.word	0x20002664

0800203c <FEB_LTC6811_Poll_Temperature>:

// ******************** Read Temperature ********************

void FEB_LTC6811_Poll_Temperature(void) {
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
	for (uint8_t channel = 0; channel <= 4; channel++) {
 8002042:	2300      	movs	r3, #0
 8002044:	71fb      	strb	r3, [r7, #7]
 8002046:	e00e      	b.n	8002066 <FEB_LTC6811_Poll_Temperature+0x2a>
		FEB_LTC6811_Update_GPIO(channel);
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	4618      	mov	r0, r3
 800204c:	f000 f814 	bl	8002078 <FEB_LTC6811_Update_GPIO>
		FEB_LTC6811_Start_GPIO_ADC_Measurement();
 8002050:	f000 f880 	bl	8002154 <FEB_LTC6811_Start_GPIO_ADC_Measurement>
		FEB_LTC6811_Read_Aux_Voltages();
 8002054:	f000 f88c 	bl	8002170 <FEB_LTC6811_Read_Aux_Voltages>
		FEB_LTC6811_Store_Temperature(channel);
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	4618      	mov	r0, r3
 800205c:	f000 f896 	bl	800218c <FEB_LTC6811_Store_Temperature>
	for (uint8_t channel = 0; channel <= 4; channel++) {
 8002060:	79fb      	ldrb	r3, [r7, #7]
 8002062:	3301      	adds	r3, #1
 8002064:	71fb      	strb	r3, [r7, #7]
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	2b04      	cmp	r3, #4
 800206a:	d9ed      	bls.n	8002048 <FEB_LTC6811_Poll_Temperature+0xc>
	}
}
 800206c:	bf00      	nop
 800206e:	bf00      	nop
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
	...

08002078 <FEB_LTC6811_Update_GPIO>:

void FEB_LTC6811_Update_GPIO(uint8_t channel) {
 8002078:	b590      	push	{r4, r7, lr}
 800207a:	b08b      	sub	sp, #44	; 0x2c
 800207c:	af06      	add	r7, sp, #24
 800207e:	4603      	mov	r3, r0
 8002080:	71fb      	strb	r3, [r7, #7]
	GPIOBITS_A[0] = 0b1;					// ADC
 8002082:	4b2c      	ldr	r3, [pc, #176]	; (8002134 <FEB_LTC6811_Update_GPIO+0xbc>)
 8002084:	2201      	movs	r2, #1
 8002086:	701a      	strb	r2, [r3, #0]
	GPIOBITS_A[1] = 0b1;					// ADC
 8002088:	4b2a      	ldr	r3, [pc, #168]	; (8002134 <FEB_LTC6811_Update_GPIO+0xbc>)
 800208a:	2201      	movs	r2, #1
 800208c:	705a      	strb	r2, [r3, #1]
	GPIOBITS_A[2] = (channel >> 0) & 0b1;	// MUX Select
 800208e:	79fb      	ldrb	r3, [r7, #7]
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	2b00      	cmp	r3, #0
 8002096:	bf14      	ite	ne
 8002098:	2301      	movne	r3, #1
 800209a:	2300      	moveq	r3, #0
 800209c:	b2da      	uxtb	r2, r3
 800209e:	4b25      	ldr	r3, [pc, #148]	; (8002134 <FEB_LTC6811_Update_GPIO+0xbc>)
 80020a0:	709a      	strb	r2, [r3, #2]
	GPIOBITS_A[3] = (channel >> 1) & 0b1;	// MUX Select
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	085b      	lsrs	r3, r3, #1
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	bf14      	ite	ne
 80020b0:	2301      	movne	r3, #1
 80020b2:	2300      	moveq	r3, #0
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	4b1f      	ldr	r3, [pc, #124]	; (8002134 <FEB_LTC6811_Update_GPIO+0xbc>)
 80020b8:	70da      	strb	r2, [r3, #3]
	GPIOBITS_A[4] = (channel >> 2) & 0b1;	// MUX Select
 80020ba:	79fb      	ldrb	r3, [r7, #7]
 80020bc:	089b      	lsrs	r3, r3, #2
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	f003 0301 	and.w	r3, r3, #1
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	bf14      	ite	ne
 80020c8:	2301      	movne	r3, #1
 80020ca:	2300      	moveq	r3, #0
 80020cc:	b2da      	uxtb	r2, r3
 80020ce:	4b19      	ldr	r3, [pc, #100]	; (8002134 <FEB_LTC6811_Update_GPIO+0xbc>)
 80020d0:	711a      	strb	r2, [r3, #4]

    wakeup_sleep(NUM_IC);
 80020d2:	2002      	movs	r0, #2
 80020d4:	f000 fd13 	bl	8002afe <wakeup_sleep>
    for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 80020d8:	2300      	movs	r3, #0
 80020da:	73fb      	strb	r3, [r7, #15]
 80020dc:	e01c      	b.n	8002118 <FEB_LTC6811_Update_GPIO+0xa0>
    	FEB_LTC6811_Configure_DCCBITS_A(current_ic);
 80020de:	7bfb      	ldrb	r3, [r7, #15]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff fddd 	bl	8001ca0 <FEB_LTC6811_Configure_DCCBITS_A>
		LTC6811_set_cfgr(current_ic, accumulator.IC_config, REFON, ADCOPT, GPIOBITS_A, DCCBITS_A, DCTOBITS, UV, OV);
 80020e6:	4b14      	ldr	r3, [pc, #80]	; (8002138 <FEB_LTC6811_Update_GPIO+0xc0>)
 80020e8:	7819      	ldrb	r1, [r3, #0]
 80020ea:	4b14      	ldr	r3, [pc, #80]	; (800213c <FEB_LTC6811_Update_GPIO+0xc4>)
 80020ec:	781c      	ldrb	r4, [r3, #0]
 80020ee:	4b14      	ldr	r3, [pc, #80]	; (8002140 <FEB_LTC6811_Update_GPIO+0xc8>)
 80020f0:	881b      	ldrh	r3, [r3, #0]
 80020f2:	4a14      	ldr	r2, [pc, #80]	; (8002144 <FEB_LTC6811_Update_GPIO+0xcc>)
 80020f4:	8812      	ldrh	r2, [r2, #0]
 80020f6:	7bf8      	ldrb	r0, [r7, #15]
 80020f8:	9204      	str	r2, [sp, #16]
 80020fa:	9303      	str	r3, [sp, #12]
 80020fc:	4b12      	ldr	r3, [pc, #72]	; (8002148 <FEB_LTC6811_Update_GPIO+0xd0>)
 80020fe:	9302      	str	r3, [sp, #8]
 8002100:	4b12      	ldr	r3, [pc, #72]	; (800214c <FEB_LTC6811_Update_GPIO+0xd4>)
 8002102:	9301      	str	r3, [sp, #4]
 8002104:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <FEB_LTC6811_Update_GPIO+0xbc>)
 8002106:	9300      	str	r3, [sp, #0]
 8002108:	4623      	mov	r3, r4
 800210a:	460a      	mov	r2, r1
 800210c:	4910      	ldr	r1, [pc, #64]	; (8002150 <FEB_LTC6811_Update_GPIO+0xd8>)
 800210e:	f000 fcb8 	bl	8002a82 <LTC6811_set_cfgr>
    for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 8002112:	7bfb      	ldrb	r3, [r7, #15]
 8002114:	3301      	adds	r3, #1
 8002116:	73fb      	strb	r3, [r7, #15]
 8002118:	7bfb      	ldrb	r3, [r7, #15]
 800211a:	2b01      	cmp	r3, #1
 800211c:	d9df      	bls.n	80020de <FEB_LTC6811_Update_GPIO+0x66>
    }
    wakeup_idle(NUM_IC);
 800211e:	2002      	movs	r0, #2
 8002120:	f000 fcd0 	bl	8002ac4 <wakeup_idle>
    LTC6811_wrcfg(NUM_IC, accumulator.IC_config);
 8002124:	490a      	ldr	r1, [pc, #40]	; (8002150 <FEB_LTC6811_Update_GPIO+0xd8>)
 8002126:	2002      	movs	r0, #2
 8002128:	f000 fc25 	bl	8002976 <LTC6811_wrcfg>
}
 800212c:	bf00      	nop
 800212e:	3714      	adds	r7, #20
 8002130:	46bd      	mov	sp, r7
 8002132:	bd90      	pop	{r4, r7, pc}
 8002134:	20000038 	.word	0x20000038
 8002138:	20000035 	.word	0x20000035
 800213c:	20002654 	.word	0x20002654
 8002140:	2000003e 	.word	0x2000003e
 8002144:	20000040 	.word	0x20000040
 8002148:	20000044 	.word	0x20000044
 800214c:	20002658 	.word	0x20002658
 8002150:	20002664 	.word	0x20002664

08002154 <FEB_LTC6811_Start_GPIO_ADC_Measurement>:

void FEB_LTC6811_Start_GPIO_ADC_Measurement(void) {
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 8002158:	2002      	movs	r0, #2
 800215a:	f000 fcd0 	bl	8002afe <wakeup_sleep>
	LTC6811_adax(ADC_CONVERSION_MODE, AUX_CH_TO_CONVERT);
 800215e:	2100      	movs	r1, #0
 8002160:	2002      	movs	r0, #2
 8002162:	f000 fc2a 	bl	80029ba <LTC6811_adax>
	LTC6811_pollAdc();
 8002166:	f000 fc67 	bl	8002a38 <LTC6811_pollAdc>
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
	...

08002170 <FEB_LTC6811_Read_Aux_Voltages>:

void FEB_LTC6811_Read_Aux_Voltages(void) {
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 8002174:	2002      	movs	r0, #2
 8002176:	f000 fcc2 	bl	8002afe <wakeup_sleep>
	LTC6811_rdaux(SEL_ALL_REG, NUM_IC, accumulator.IC_config);
 800217a:	4a03      	ldr	r2, [pc, #12]	; (8002188 <FEB_LTC6811_Read_Aux_Voltages+0x18>)
 800217c:	2102      	movs	r1, #2
 800217e:	2000      	movs	r0, #0
 8002180:	f000 fc44 	bl	8002a0c <LTC6811_rdaux>
}
 8002184:	bf00      	nop
 8002186:	bd80      	pop	{r7, pc}
 8002188:	20002664 	.word	0x20002664

0800218c <FEB_LTC6811_Store_Temperature>:

void FEB_LTC6811_Store_Temperature(uint8_t channel) {
 800218c:	b590      	push	{r4, r7, lr}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	71fb      	strb	r3, [r7, #7]
    for (uint16_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8002196:	2300      	movs	r3, #0
 8002198:	81fb      	strh	r3, [r7, #14]
 800219a:	e1cd      	b.n	8002538 <FEB_LTC6811_Store_Temperature+0x3ac>
    	switch (channel) {
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	2b04      	cmp	r3, #4
 80021a0:	f200 81c7 	bhi.w	8002532 <FEB_LTC6811_Store_Temperature+0x3a6>
 80021a4:	a201      	add	r2, pc, #4	; (adr r2, 80021ac <FEB_LTC6811_Store_Temperature+0x20>)
 80021a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021aa:	bf00      	nop
 80021ac:	080021c1 	.word	0x080021c1
 80021b0:	0800228f 	.word	0x0800228f
 80021b4:	0800235d 	.word	0x0800235d
 80021b8:	0800242b 	.word	0x0800242b
 80021bc:	080024fd 	.word	0x080024fd
    		case 0:
    			accumulator.banks[bank_idx].cells[12].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 80021c0:	89fb      	ldrh	r3, [r7, #14]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	4acc      	ldr	r2, [pc, #816]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80021c6:	21e8      	movs	r1, #232	; 0xe8
 80021c8:	fb01 f303 	mul.w	r3, r1, r3
 80021cc:	4413      	add	r3, r2
 80021ce:	3348      	adds	r3, #72	; 0x48
 80021d0:	881b      	ldrh	r3, [r3, #0]
 80021d2:	89fc      	ldrh	r4, [r7, #14]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f000 f9bb 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 80021da:	eef0 7a40 	vmov.f32	s15, s0
 80021de:	4ac6      	ldr	r2, [pc, #792]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80021e0:	4623      	mov	r3, r4
 80021e2:	011b      	lsls	r3, r3, #4
 80021e4:	4423      	add	r3, r4
 80021e6:	00db      	lsls	r3, r3, #3
 80021e8:	4413      	add	r3, r2
 80021ea:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80021ee:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[16].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 80021f2:	89fb      	ldrh	r3, [r7, #14]
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	4ac0      	ldr	r2, [pc, #768]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80021f8:	21e8      	movs	r1, #232	; 0xe8
 80021fa:	fb01 f303 	mul.w	r3, r1, r3
 80021fe:	4413      	add	r3, r2
 8002200:	334a      	adds	r3, #74	; 0x4a
 8002202:	881b      	ldrh	r3, [r3, #0]
 8002204:	89fc      	ldrh	r4, [r7, #14]
 8002206:	4618      	mov	r0, r3
 8002208:	f000 f9a2 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 800220c:	eef0 7a40 	vmov.f32	s15, s0
 8002210:	4ab9      	ldr	r2, [pc, #740]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002212:	4623      	mov	r3, r4
 8002214:	011b      	lsls	r3, r3, #4
 8002216:	4423      	add	r3, r4
 8002218:	00db      	lsls	r3, r3, #3
 800221a:	4413      	add	r3, r2
 800221c:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002220:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[4].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 8002224:	89fb      	ldrh	r3, [r7, #14]
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	3301      	adds	r3, #1
 800222a:	4ab3      	ldr	r2, [pc, #716]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 800222c:	21e8      	movs	r1, #232	; 0xe8
 800222e:	fb01 f303 	mul.w	r3, r1, r3
 8002232:	4413      	add	r3, r2
 8002234:	3348      	adds	r3, #72	; 0x48
 8002236:	881b      	ldrh	r3, [r3, #0]
 8002238:	89fc      	ldrh	r4, [r7, #14]
 800223a:	4618      	mov	r0, r3
 800223c:	f000 f988 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 8002240:	eef0 7a40 	vmov.f32	s15, s0
 8002244:	4aac      	ldr	r2, [pc, #688]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002246:	4623      	mov	r3, r4
 8002248:	011b      	lsls	r3, r3, #4
 800224a:	4423      	add	r3, r4
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	4413      	add	r3, r2
 8002250:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8002254:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[8].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 8002258:	89fb      	ldrh	r3, [r7, #14]
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	3301      	adds	r3, #1
 800225e:	4aa6      	ldr	r2, [pc, #664]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002260:	21e8      	movs	r1, #232	; 0xe8
 8002262:	fb01 f303 	mul.w	r3, r1, r3
 8002266:	4413      	add	r3, r2
 8002268:	334a      	adds	r3, #74	; 0x4a
 800226a:	881b      	ldrh	r3, [r3, #0]
 800226c:	89fc      	ldrh	r4, [r7, #14]
 800226e:	4618      	mov	r0, r3
 8002270:	f000 f96e 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 8002274:	eef0 7a40 	vmov.f32	s15, s0
 8002278:	4a9f      	ldr	r2, [pc, #636]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 800227a:	4623      	mov	r3, r4
 800227c:	011b      	lsls	r3, r3, #4
 800227e:	4423      	add	r3, r4
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	4413      	add	r3, r2
 8002284:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002288:	edc3 7a00 	vstr	s15, [r3]
    			break;
 800228c:	e151      	b.n	8002532 <FEB_LTC6811_Store_Temperature+0x3a6>
    		case 1:
    			accumulator.banks[bank_idx].cells[11].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 800228e:	89fb      	ldrh	r3, [r7, #14]
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	4a99      	ldr	r2, [pc, #612]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002294:	21e8      	movs	r1, #232	; 0xe8
 8002296:	fb01 f303 	mul.w	r3, r1, r3
 800229a:	4413      	add	r3, r2
 800229c:	3348      	adds	r3, #72	; 0x48
 800229e:	881b      	ldrh	r3, [r3, #0]
 80022a0:	89fc      	ldrh	r4, [r7, #14]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f000 f954 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 80022a8:	eef0 7a40 	vmov.f32	s15, s0
 80022ac:	4a92      	ldr	r2, [pc, #584]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80022ae:	4623      	mov	r3, r4
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	4423      	add	r3, r4
 80022b4:	00db      	lsls	r3, r3, #3
 80022b6:	4413      	add	r3, r2
 80022b8:	f503 730a 	add.w	r3, r3, #552	; 0x228
 80022bc:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[15].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 80022c0:	89fb      	ldrh	r3, [r7, #14]
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	4a8c      	ldr	r2, [pc, #560]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80022c6:	21e8      	movs	r1, #232	; 0xe8
 80022c8:	fb01 f303 	mul.w	r3, r1, r3
 80022cc:	4413      	add	r3, r2
 80022ce:	334a      	adds	r3, #74	; 0x4a
 80022d0:	881b      	ldrh	r3, [r3, #0]
 80022d2:	89fc      	ldrh	r4, [r7, #14]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f000 f93b 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 80022da:	eef0 7a40 	vmov.f32	s15, s0
 80022de:	4a86      	ldr	r2, [pc, #536]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80022e0:	4623      	mov	r3, r4
 80022e2:	011b      	lsls	r3, r3, #4
 80022e4:	4423      	add	r3, r4
 80022e6:	00db      	lsls	r3, r3, #3
 80022e8:	4413      	add	r3, r2
 80022ea:	f503 7312 	add.w	r3, r3, #584	; 0x248
 80022ee:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[3].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 80022f2:	89fb      	ldrh	r3, [r7, #14]
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	3301      	adds	r3, #1
 80022f8:	4a7f      	ldr	r2, [pc, #508]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80022fa:	21e8      	movs	r1, #232	; 0xe8
 80022fc:	fb01 f303 	mul.w	r3, r1, r3
 8002300:	4413      	add	r3, r2
 8002302:	3348      	adds	r3, #72	; 0x48
 8002304:	881b      	ldrh	r3, [r3, #0]
 8002306:	89fc      	ldrh	r4, [r7, #14]
 8002308:	4618      	mov	r0, r3
 800230a:	f000 f921 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 800230e:	eef0 7a40 	vmov.f32	s15, s0
 8002312:	4a79      	ldr	r2, [pc, #484]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002314:	4623      	mov	r3, r4
 8002316:	011b      	lsls	r3, r3, #4
 8002318:	4423      	add	r3, r4
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	4413      	add	r3, r2
 800231e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8002322:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[7].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 8002326:	89fb      	ldrh	r3, [r7, #14]
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	3301      	adds	r3, #1
 800232c:	4a72      	ldr	r2, [pc, #456]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 800232e:	21e8      	movs	r1, #232	; 0xe8
 8002330:	fb01 f303 	mul.w	r3, r1, r3
 8002334:	4413      	add	r3, r2
 8002336:	334a      	adds	r3, #74	; 0x4a
 8002338:	881b      	ldrh	r3, [r3, #0]
 800233a:	89fc      	ldrh	r4, [r7, #14]
 800233c:	4618      	mov	r0, r3
 800233e:	f000 f907 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 8002342:	eef0 7a40 	vmov.f32	s15, s0
 8002346:	4a6c      	ldr	r2, [pc, #432]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002348:	4623      	mov	r3, r4
 800234a:	011b      	lsls	r3, r3, #4
 800234c:	4423      	add	r3, r4
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	4413      	add	r3, r2
 8002352:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002356:	edc3 7a00 	vstr	s15, [r3]
    			break;
 800235a:	e0ea      	b.n	8002532 <FEB_LTC6811_Store_Temperature+0x3a6>
    		case 2:
    			accumulator.banks[bank_idx].cells[10].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 800235c:	89fb      	ldrh	r3, [r7, #14]
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	4a65      	ldr	r2, [pc, #404]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002362:	21e8      	movs	r1, #232	; 0xe8
 8002364:	fb01 f303 	mul.w	r3, r1, r3
 8002368:	4413      	add	r3, r2
 800236a:	3348      	adds	r3, #72	; 0x48
 800236c:	881b      	ldrh	r3, [r3, #0]
 800236e:	89fc      	ldrh	r4, [r7, #14]
 8002370:	4618      	mov	r0, r3
 8002372:	f000 f8ed 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 8002376:	eef0 7a40 	vmov.f32	s15, s0
 800237a:	4a5f      	ldr	r2, [pc, #380]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 800237c:	4623      	mov	r3, r4
 800237e:	011b      	lsls	r3, r3, #4
 8002380:	4423      	add	r3, r4
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	4413      	add	r3, r2
 8002386:	f503 7308 	add.w	r3, r3, #544	; 0x220
 800238a:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[14].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 800238e:	89fb      	ldrh	r3, [r7, #14]
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	4a59      	ldr	r2, [pc, #356]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002394:	21e8      	movs	r1, #232	; 0xe8
 8002396:	fb01 f303 	mul.w	r3, r1, r3
 800239a:	4413      	add	r3, r2
 800239c:	334a      	adds	r3, #74	; 0x4a
 800239e:	881b      	ldrh	r3, [r3, #0]
 80023a0:	89fc      	ldrh	r4, [r7, #14]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f000 f8d4 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 80023a8:	eef0 7a40 	vmov.f32	s15, s0
 80023ac:	4a52      	ldr	r2, [pc, #328]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023ae:	4623      	mov	r3, r4
 80023b0:	011b      	lsls	r3, r3, #4
 80023b2:	4423      	add	r3, r4
 80023b4:	00db      	lsls	r3, r3, #3
 80023b6:	4413      	add	r3, r2
 80023b8:	f503 7310 	add.w	r3, r3, #576	; 0x240
 80023bc:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[2].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 80023c0:	89fb      	ldrh	r3, [r7, #14]
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	3301      	adds	r3, #1
 80023c6:	4a4c      	ldr	r2, [pc, #304]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023c8:	21e8      	movs	r1, #232	; 0xe8
 80023ca:	fb01 f303 	mul.w	r3, r1, r3
 80023ce:	4413      	add	r3, r2
 80023d0:	3348      	adds	r3, #72	; 0x48
 80023d2:	881b      	ldrh	r3, [r3, #0]
 80023d4:	89fc      	ldrh	r4, [r7, #14]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f000 f8ba 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 80023dc:	eef0 7a40 	vmov.f32	s15, s0
 80023e0:	4a45      	ldr	r2, [pc, #276]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023e2:	4623      	mov	r3, r4
 80023e4:	011b      	lsls	r3, r3, #4
 80023e6:	4423      	add	r3, r4
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	4413      	add	r3, r2
 80023ec:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 80023f0:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[6].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 80023f4:	89fb      	ldrh	r3, [r7, #14]
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	3301      	adds	r3, #1
 80023fa:	4a3f      	ldr	r2, [pc, #252]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023fc:	21e8      	movs	r1, #232	; 0xe8
 80023fe:	fb01 f303 	mul.w	r3, r1, r3
 8002402:	4413      	add	r3, r2
 8002404:	334a      	adds	r3, #74	; 0x4a
 8002406:	881b      	ldrh	r3, [r3, #0]
 8002408:	89fc      	ldrh	r4, [r7, #14]
 800240a:	4618      	mov	r0, r3
 800240c:	f000 f8a0 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 8002410:	eef0 7a40 	vmov.f32	s15, s0
 8002414:	4a38      	ldr	r2, [pc, #224]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002416:	4623      	mov	r3, r4
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	4423      	add	r3, r4
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	4413      	add	r3, r2
 8002420:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002424:	edc3 7a00 	vstr	s15, [r3]
    			break;
 8002428:	e083      	b.n	8002532 <FEB_LTC6811_Store_Temperature+0x3a6>
    		case 3:
    			accumulator.banks[bank_idx].cells[9].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 800242a:	89fb      	ldrh	r3, [r7, #14]
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	4a32      	ldr	r2, [pc, #200]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002430:	21e8      	movs	r1, #232	; 0xe8
 8002432:	fb01 f303 	mul.w	r3, r1, r3
 8002436:	4413      	add	r3, r2
 8002438:	3348      	adds	r3, #72	; 0x48
 800243a:	881b      	ldrh	r3, [r3, #0]
 800243c:	89fc      	ldrh	r4, [r7, #14]
 800243e:	4618      	mov	r0, r3
 8002440:	f000 f886 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 8002444:	eef0 7a40 	vmov.f32	s15, s0
 8002448:	4a2b      	ldr	r2, [pc, #172]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 800244a:	4623      	mov	r3, r4
 800244c:	011b      	lsls	r3, r3, #4
 800244e:	4423      	add	r3, r4
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	4413      	add	r3, r2
 8002454:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8002458:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[13].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 800245c:	89fb      	ldrh	r3, [r7, #14]
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	4a25      	ldr	r2, [pc, #148]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002462:	21e8      	movs	r1, #232	; 0xe8
 8002464:	fb01 f303 	mul.w	r3, r1, r3
 8002468:	4413      	add	r3, r2
 800246a:	334a      	adds	r3, #74	; 0x4a
 800246c:	881b      	ldrh	r3, [r3, #0]
 800246e:	89fc      	ldrh	r4, [r7, #14]
 8002470:	4618      	mov	r0, r3
 8002472:	f000 f86d 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 8002476:	eef0 7a40 	vmov.f32	s15, s0
 800247a:	4a1f      	ldr	r2, [pc, #124]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 800247c:	4623      	mov	r3, r4
 800247e:	011b      	lsls	r3, r3, #4
 8002480:	4423      	add	r3, r4
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	4413      	add	r3, r2
 8002486:	f503 730e 	add.w	r3, r3, #568	; 0x238
 800248a:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[1].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 800248e:	89fb      	ldrh	r3, [r7, #14]
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	3301      	adds	r3, #1
 8002494:	4a18      	ldr	r2, [pc, #96]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002496:	21e8      	movs	r1, #232	; 0xe8
 8002498:	fb01 f303 	mul.w	r3, r1, r3
 800249c:	4413      	add	r3, r2
 800249e:	3348      	adds	r3, #72	; 0x48
 80024a0:	881b      	ldrh	r3, [r3, #0]
 80024a2:	89fc      	ldrh	r4, [r7, #14]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f000 f853 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 80024aa:	eef0 7a40 	vmov.f32	s15, s0
 80024ae:	4a12      	ldr	r2, [pc, #72]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024b0:	4623      	mov	r3, r4
 80024b2:	011b      	lsls	r3, r3, #4
 80024b4:	4423      	add	r3, r4
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	4413      	add	r3, r2
 80024ba:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 80024be:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[5].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 80024c2:	89fb      	ldrh	r3, [r7, #14]
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	3301      	adds	r3, #1
 80024c8:	4a0b      	ldr	r2, [pc, #44]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024ca:	21e8      	movs	r1, #232	; 0xe8
 80024cc:	fb01 f303 	mul.w	r3, r1, r3
 80024d0:	4413      	add	r3, r2
 80024d2:	334a      	adds	r3, #74	; 0x4a
 80024d4:	881b      	ldrh	r3, [r3, #0]
 80024d6:	89fc      	ldrh	r4, [r7, #14]
 80024d8:	4618      	mov	r0, r3
 80024da:	f000 f839 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 80024de:	eef0 7a40 	vmov.f32	s15, s0
 80024e2:	4a05      	ldr	r2, [pc, #20]	; (80024f8 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024e4:	4623      	mov	r3, r4
 80024e6:	011b      	lsls	r3, r3, #4
 80024e8:	4423      	add	r3, r4
 80024ea:	00db      	lsls	r3, r3, #3
 80024ec:	4413      	add	r3, r2
 80024ee:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80024f2:	edc3 7a00 	vstr	s15, [r3]
    			break;
 80024f6:	e01c      	b.n	8002532 <FEB_LTC6811_Store_Temperature+0x3a6>
 80024f8:	20002664 	.word	0x20002664
    		case 4:
    			accumulator.banks[bank_idx].cells[0].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 80024fc:	89fb      	ldrh	r3, [r7, #14]
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	3301      	adds	r3, #1
 8002502:	4a12      	ldr	r2, [pc, #72]	; (800254c <FEB_LTC6811_Store_Temperature+0x3c0>)
 8002504:	21e8      	movs	r1, #232	; 0xe8
 8002506:	fb01 f303 	mul.w	r3, r1, r3
 800250a:	4413      	add	r3, r2
 800250c:	3348      	adds	r3, #72	; 0x48
 800250e:	881b      	ldrh	r3, [r3, #0]
 8002510:	89fc      	ldrh	r4, [r7, #14]
 8002512:	4618      	mov	r0, r3
 8002514:	f000 f81c 	bl	8002550 <FEB_LTC6811_Convert_Temperature>
 8002518:	eef0 7a40 	vmov.f32	s15, s0
 800251c:	4a0b      	ldr	r2, [pc, #44]	; (800254c <FEB_LTC6811_Store_Temperature+0x3c0>)
 800251e:	4623      	mov	r3, r4
 8002520:	011b      	lsls	r3, r3, #4
 8002522:	4423      	add	r3, r4
 8002524:	00db      	lsls	r3, r3, #3
 8002526:	4413      	add	r3, r2
 8002528:	f503 73e8 	add.w	r3, r3, #464	; 0x1d0
 800252c:	edc3 7a00 	vstr	s15, [r3]
    			break;
 8002530:	bf00      	nop
    for (uint16_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8002532:	89fb      	ldrh	r3, [r7, #14]
 8002534:	3301      	adds	r3, #1
 8002536:	81fb      	strh	r3, [r7, #14]
 8002538:	89fb      	ldrh	r3, [r7, #14]
 800253a:	2b00      	cmp	r3, #0
 800253c:	f43f ae2e 	beq.w	800219c <FEB_LTC6811_Store_Temperature+0x10>
    	}
    }
}
 8002540:	bf00      	nop
 8002542:	bf00      	nop
 8002544:	3714      	adds	r7, #20
 8002546:	46bd      	mov	sp, r7
 8002548:	bd90      	pop	{r4, r7, pc}
 800254a:	bf00      	nop
 800254c:	20002664 	.word	0x20002664

08002550 <FEB_LTC6811_Convert_Temperature>:

/*
 * @param value := Voltage (100uV) from LTC6811
 */
float FEB_LTC6811_Convert_Temperature(uint16_t value) {
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	4603      	mov	r3, r0
 8002558:	80fb      	strh	r3, [r7, #6]
	// Check for error: value = 2^16 - 1
	if (value == 65535) {
 800255a:	88fb      	ldrh	r3, [r7, #6]
 800255c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002560:	4293      	cmp	r3, r2
 8002562:	d102      	bne.n	800256a <FEB_LTC6811_Convert_Temperature+0x1a>
		return -42;
 8002564:	eddf 7a10 	vldr	s15, [pc, #64]	; 80025a8 <FEB_LTC6811_Convert_Temperature+0x58>
 8002568:	e015      	b.n	8002596 <FEB_LTC6811_Convert_Temperature+0x46>
	}
	//return value * 0.0001;
	return FEB_LTC6811_Temp_LUT_Get_Temperature(value * 0.0001);
 800256a:	88fb      	ldrh	r3, [r7, #6]
 800256c:	4618      	mov	r0, r3
 800256e:	f7fd fff9 	bl	8000564 <__aeabi_i2d>
 8002572:	a30b      	add	r3, pc, #44	; (adr r3, 80025a0 <FEB_LTC6811_Convert_Temperature+0x50>)
 8002574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002578:	f7fe f85e 	bl	8000638 <__aeabi_dmul>
 800257c:	4602      	mov	r2, r0
 800257e:	460b      	mov	r3, r1
 8002580:	4610      	mov	r0, r2
 8002582:	4619      	mov	r1, r3
 8002584:	f7fe fb50 	bl	8000c28 <__aeabi_d2f>
 8002588:	4603      	mov	r3, r0
 800258a:	ee00 3a10 	vmov	s0, r3
 800258e:	f000 f8fb 	bl	8002788 <FEB_LTC6811_Temp_LUT_Get_Temperature>
 8002592:	eef0 7a40 	vmov.f32	s15, s0
}
 8002596:	eeb0 0a67 	vmov.f32	s0, s15
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	eb1c432d 	.word	0xeb1c432d
 80025a4:	3f1a36e2 	.word	0x3f1a36e2
 80025a8:	c2280000 	.word	0xc2280000

080025ac <FEB_LTC6811_Validate_Temperature>:

// ******************** Temperature Interface ********************

void FEB_LTC6811_Validate_Temperature(void) {
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 80025b2:	2300      	movs	r3, #0
 80025b4:	73fb      	strb	r3, [r7, #15]
 80025b6:	e02f      	b.n	8002618 <FEB_LTC6811_Validate_Temperature+0x6c>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 80025b8:	2300      	movs	r3, #0
 80025ba:	73bb      	strb	r3, [r7, #14]
 80025bc:	e026      	b.n	800260c <FEB_LTC6811_Validate_Temperature+0x60>
			float temperature = accumulator.banks[bank_idx].cells[cell_idx].temperature;
 80025be:	7bfa      	ldrb	r2, [r7, #15]
 80025c0:	7bb9      	ldrb	r1, [r7, #14]
 80025c2:	4819      	ldr	r0, [pc, #100]	; (8002628 <FEB_LTC6811_Validate_Temperature+0x7c>)
 80025c4:	4613      	mov	r3, r2
 80025c6:	011b      	lsls	r3, r3, #4
 80025c8:	4413      	add	r3, r2
 80025ca:	440b      	add	r3, r1
 80025cc:	333a      	adds	r3, #58	; 0x3a
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	4403      	add	r3, r0
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	60bb      	str	r3, [r7, #8]
			float min_temperature = MIN_OPERATION_TEMPERATURE;
 80025d6:	4b15      	ldr	r3, [pc, #84]	; (800262c <FEB_LTC6811_Validate_Temperature+0x80>)
 80025d8:	607b      	str	r3, [r7, #4]
			float max_temperature = MAX_OPERATION_TEMPERATURE;
 80025da:	4b15      	ldr	r3, [pc, #84]	; (8002630 <FEB_LTC6811_Validate_Temperature+0x84>)
 80025dc:	603b      	str	r3, [r7, #0]
			if (FEB_CAN_CHARGER_START_CHARGE == 1) {
				min_temperature = MIN_CHARGING_TEMPERATURE;
				max_temperature = MAX_CHARGING_TEMPERATURE;
			}
			if (temperature < min_temperature || temperature > max_temperature) {
 80025de:	ed97 7a02 	vldr	s14, [r7, #8]
 80025e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80025e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ee:	d408      	bmi.n	8002602 <FEB_LTC6811_Validate_Temperature+0x56>
 80025f0:	ed97 7a02 	vldr	s14, [r7, #8]
 80025f4:	edd7 7a00 	vldr	s15, [r7]
 80025f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002600:	dd01      	ble.n	8002606 <FEB_LTC6811_Validate_Temperature+0x5a>
				FEB_BMS_Shutdown_Initiate();
 8002602:	f7fe fd07 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8002606:	7bbb      	ldrb	r3, [r7, #14]
 8002608:	3301      	adds	r3, #1
 800260a:	73bb      	strb	r3, [r7, #14]
 800260c:	7bbb      	ldrb	r3, [r7, #14]
 800260e:	2b10      	cmp	r3, #16
 8002610:	d9d5      	bls.n	80025be <FEB_LTC6811_Validate_Temperature+0x12>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8002612:	7bfb      	ldrb	r3, [r7, #15]
 8002614:	3301      	adds	r3, #1
 8002616:	73fb      	strb	r3, [r7, #15]
 8002618:	7bfb      	ldrb	r3, [r7, #15]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d0cc      	beq.n	80025b8 <FEB_LTC6811_Validate_Temperature+0xc>
			}
		}
	}
}
 800261e:	bf00      	nop
 8002620:	bf00      	nop
 8002622:	3710      	adds	r7, #16
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	20002664 	.word	0x20002664
 800262c:	c1a00000 	.word	0xc1a00000
 8002630:	42700000 	.word	0x42700000

08002634 <FEB_LTC6811_UART_Transmit_Temperature>:

void FEB_LTC6811_UART_Transmit_Temperature() {
 8002634:	b580      	push	{r7, lr}
 8002636:	f5ad 6da1 	sub.w	sp, sp, #1288	; 0x508
 800263a:	af00      	add	r7, sp, #0
	char UART_Str[1024];
	char temp_str[256];

	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 800263c:	2300      	movs	r3, #0
 800263e:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8002642:	e05e      	b.n	8002702 <FEB_LTC6811_UART_Transmit_Temperature+0xce>
		// Add bank_idx, cell_idx to {@code UART_Str}
		sprintf(UART_Str, "%d", (bank_idx << UART_BITS_PER_MESSAGE) + UART_TEMPERATURE_ID);
 8002644:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8002648:	00db      	lsls	r3, r3, #3
 800264a:	1c5a      	adds	r2, r3, #1
 800264c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002650:	4931      	ldr	r1, [pc, #196]	; (8002718 <FEB_LTC6811_UART_Transmit_Temperature+0xe4>)
 8002652:	4618      	mov	r0, r3
 8002654:	f007 fcf8 	bl	800a048 <siprintf>


		// Add values to {@code UART_Str}
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8002658:	2300      	movs	r3, #0
 800265a:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 800265e:	e02a      	b.n	80026b6 <FEB_LTC6811_UART_Transmit_Temperature+0x82>
			float temperature = accumulator.banks[bank_idx].cells[cell_idx].temperature;
 8002660:	f897 2507 	ldrb.w	r2, [r7, #1287]	; 0x507
 8002664:	f8b7 1504 	ldrh.w	r1, [r7, #1284]	; 0x504
 8002668:	482c      	ldr	r0, [pc, #176]	; (800271c <FEB_LTC6811_UART_Transmit_Temperature+0xe8>)
 800266a:	4613      	mov	r3, r2
 800266c:	011b      	lsls	r3, r3, #4
 800266e:	4413      	add	r3, r2
 8002670:	440b      	add	r3, r1
 8002672:	333a      	adds	r3, #58	; 0x3a
 8002674:	00db      	lsls	r3, r3, #3
 8002676:	4403      	add	r3, r0
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f507 62a0 	add.w	r2, r7, #1280	; 0x500
 800267e:	6013      	str	r3, [r2, #0]

			sprintf(temp_str, " %f", temperature);
 8002680:	f507 63a0 	add.w	r3, r7, #1280	; 0x500
 8002684:	6818      	ldr	r0, [r3, #0]
 8002686:	f7fd ff7f 	bl	8000588 <__aeabi_f2d>
 800268a:	4602      	mov	r2, r0
 800268c:	460b      	mov	r3, r1
 800268e:	4638      	mov	r0, r7
 8002690:	4923      	ldr	r1, [pc, #140]	; (8002720 <FEB_LTC6811_UART_Transmit_Temperature+0xec>)
 8002692:	f007 fcd9 	bl	800a048 <siprintf>
			strncat(UART_Str, temp_str, strlen(temp_str));
 8002696:	463b      	mov	r3, r7
 8002698:	4618      	mov	r0, r3
 800269a:	f7fd fdb9 	bl	8000210 <strlen>
 800269e:	4602      	mov	r2, r0
 80026a0:	4639      	mov	r1, r7
 80026a2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80026a6:	4618      	mov	r0, r3
 80026a8:	f007 fcee 	bl	800a088 <strncat>
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 80026ac:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 80026b0:	3301      	adds	r3, #1
 80026b2:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 80026b6:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 80026ba:	2b10      	cmp	r3, #16
 80026bc:	d9d0      	bls.n	8002660 <FEB_LTC6811_UART_Transmit_Temperature+0x2c>
		}

		// Add '\n' to {@code UART_Str}
		sprintf(temp_str, "\n");
 80026be:	463b      	mov	r3, r7
 80026c0:	4918      	ldr	r1, [pc, #96]	; (8002724 <FEB_LTC6811_UART_Transmit_Temperature+0xf0>)
 80026c2:	4618      	mov	r0, r3
 80026c4:	f007 fcc0 	bl	800a048 <siprintf>
		strncat(UART_Str, temp_str, strlen(temp_str));
 80026c8:	463b      	mov	r3, r7
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7fd fda0 	bl	8000210 <strlen>
 80026d0:	4602      	mov	r2, r0
 80026d2:	4639      	mov	r1, r7
 80026d4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80026d8:	4618      	mov	r0, r3
 80026da:	f007 fcd5 	bl	800a088 <strncat>
		HAL_UART_Transmit(&huart2, (uint8_t*) UART_Str, strlen(UART_Str), 100);
 80026de:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7fd fd94 	bl	8000210 <strlen>
 80026e8:	4603      	mov	r3, r0
 80026ea:	b29a      	uxth	r2, r3
 80026ec:	f507 7180 	add.w	r1, r7, #256	; 0x100
 80026f0:	2364      	movs	r3, #100	; 0x64
 80026f2:	480d      	ldr	r0, [pc, #52]	; (8002728 <FEB_LTC6811_UART_Transmit_Temperature+0xf4>)
 80026f4:	f006 fb97 	bl	8008e26 <HAL_UART_Transmit>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 80026f8:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 80026fc:	3301      	adds	r3, #1
 80026fe:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8002702:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8002706:	2b00      	cmp	r3, #0
 8002708:	d09c      	beq.n	8002644 <FEB_LTC6811_UART_Transmit_Temperature+0x10>
	}
}
 800270a:	bf00      	nop
 800270c:	bf00      	nop
 800270e:	f507 67a1 	add.w	r7, r7, #1288	; 0x508
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	0800c424 	.word	0x0800c424
 800271c:	20002664 	.word	0x20002664
 8002720:	0800c430 	.word	0x0800c430
 8002724:	0800c42c 	.word	0x0800c42c
 8002728:	20002acc 	.word	0x20002acc

0800272c <FEB_LTC6811_Clear_Temperature>:

void FEB_LTC6811_Clear_Temperature(void) {
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8002732:	2300      	movs	r3, #0
 8002734:	71fb      	strb	r3, [r7, #7]
 8002736:	e018      	b.n	800276a <FEB_LTC6811_Clear_Temperature+0x3e>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8002738:	2300      	movs	r3, #0
 800273a:	71bb      	strb	r3, [r7, #6]
 800273c:	e00f      	b.n	800275e <FEB_LTC6811_Clear_Temperature+0x32>
			accumulator.banks[bank_idx].cells[cell_idx].temperature = 0;
 800273e:	79fa      	ldrb	r2, [r7, #7]
 8002740:	79b9      	ldrb	r1, [r7, #6]
 8002742:	480f      	ldr	r0, [pc, #60]	; (8002780 <FEB_LTC6811_Clear_Temperature+0x54>)
 8002744:	4613      	mov	r3, r2
 8002746:	011b      	lsls	r3, r3, #4
 8002748:	4413      	add	r3, r2
 800274a:	440b      	add	r3, r1
 800274c:	333a      	adds	r3, #58	; 0x3a
 800274e:	00db      	lsls	r3, r3, #3
 8002750:	4403      	add	r3, r0
 8002752:	f04f 0200 	mov.w	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8002758:	79bb      	ldrb	r3, [r7, #6]
 800275a:	3301      	adds	r3, #1
 800275c:	71bb      	strb	r3, [r7, #6]
 800275e:	79bb      	ldrb	r3, [r7, #6]
 8002760:	2b10      	cmp	r3, #16
 8002762:	d9ec      	bls.n	800273e <FEB_LTC6811_Clear_Temperature+0x12>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8002764:	79fb      	ldrb	r3, [r7, #7]
 8002766:	3301      	adds	r3, #1
 8002768:	71fb      	strb	r3, [r7, #7]
 800276a:	79fb      	ldrb	r3, [r7, #7]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d0e3      	beq.n	8002738 <FEB_LTC6811_Clear_Temperature+0xc>
		}
	}
}
 8002770:	bf00      	nop
 8002772:	bf00      	nop
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	20002664 	.word	0x20002664
 8002784:	00000000 	.word	0x00000000

08002788 <FEB_LTC6811_Temp_LUT_Get_Temperature>:

float FEB_LTC6811_TEMP_MAP[][2] = {{1.3, 120.0}, {1.301, 119.5}, {1.302, 119.0}, {1.303, 118.5}, {1.304, 118.0}, {1.305, 117.5}, {1.306, 117.0}, {1.307, 116.5}, {1.308, 116.0}, {1.309, 115.5}, {1.31, 115.0}, {1.311, 114.5}, {1.312, 114.0}, {1.313, 113.5}, {1.314, 113.0}, {1.315, 112.5}, {1.316, 112.0}, {1.317, 111.5}, {1.318, 111.0}, {1.319, 110.5}, {1.32, 110.0}, {1.321, 109.5}, {1.322, 109.0}, {1.323, 108.5}, {1.324, 108.0}, {1.325, 107.5}, {1.326, 107.0}, {1.327, 106.5}, {1.328, 106.0}, {1.329, 105.5}, {1.33, 105.0}, {1.331, 104.5}, {1.332, 104.0}, {1.333, 103.5}, {1.334, 103.0}, {1.335, 102.5}, {1.336, 102.0}, {1.337, 101.5}, {1.338, 101.0}, {1.339, 100.5}, {1.34, 100.0}, {1.341, 99.5}, {1.342, 99.0}, {1.343, 98.5}, {1.344, 98.0}, {1.345, 97.5}, {1.346, 97.0}, {1.347, 96.5}, {1.348, 96.0}, {1.349, 95.5}, {1.35, 95.0}, {1.351, 94.75}, {1.352, 94.5}, {1.353, 94.25}, {1.354, 94.0}, {1.355, 93.75}, {1.356, 93.5}, {1.357, 93.25}, {1.358, 93.0}, {1.359, 92.75}, {1.36, 92.5}, {1.361, 92.25}, {1.362, 92.0}, {1.363, 91.75}, {1.364, 91.5}, {1.365, 91.25}, {1.366, 91.0}, {1.367, 90.75}, {1.368, 90.5}, {1.369, 90.25}, {1.37, 90.0}, {1.371, 89.5}, {1.372, 89.0}, {1.373, 88.5}, {1.374, 88.0}, {1.375, 87.5}, {1.376, 87.0}, {1.377, 86.5}, {1.378, 86.0}, {1.379, 85.5}, {1.38, 85.0}, {1.381, 84.75}, {1.382, 84.5}, {1.383, 84.25}, {1.384, 84.0}, {1.385, 83.75}, {1.386, 83.5}, {1.387, 83.25}, {1.388, 83.0}, {1.389, 82.75}, {1.39, 82.5}, {1.391, 82.25}, {1.392, 82.0}, {1.393, 81.75}, {1.394, 81.5}, {1.395, 81.25}, {1.396, 81.0}, {1.397, 80.75}, {1.398, 80.5}, {1.399, 80.25}, {1.4, 80.0}, {1.401, 79.8333}, {1.402, 79.6667}, {1.403, 79.5}, {1.404, 79.3333}, {1.405, 79.1667}, {1.406, 79.0}, {1.407, 78.8333}, {1.408, 78.6667}, {1.409, 78.5}, {1.41, 78.3333}, {1.411, 78.1667}, {1.412, 78.0}, {1.413, 77.8333}, {1.414, 77.6667}, {1.415, 77.5}, {1.416, 77.3333}, {1.417, 77.1667}, {1.418, 77.0}, {1.419, 76.8333}, {1.42, 76.6667}, {1.421, 76.5}, {1.422, 76.3333}, {1.423, 76.1667}, {1.424, 76.0}, {1.425, 75.8333}, {1.426, 75.6667}, {1.427, 75.5}, {1.428, 75.3333}, {1.429, 75.1667}, {1.43, 75.0}, {1.431, 74.75}, {1.432, 74.5}, {1.433, 74.25}, {1.434, 74.0}, {1.435, 73.75}, {1.436, 73.5}, {1.437, 73.25}, {1.438, 73.0}, {1.439, 72.75}, {1.44, 72.5}, {1.441, 72.25}, {1.442, 72.0}, {1.443, 71.75}, {1.444, 71.5}, {1.445, 71.25}, {1.446, 71.0}, {1.447, 70.75}, {1.448, 70.5}, {1.449, 70.25}, {1.45, 70.0}, {1.451, 69.8333}, {1.452, 69.6667}, {1.453, 69.5}, {1.454, 69.3333}, {1.455, 69.1667}, {1.456, 69.0}, {1.457, 68.8333}, {1.458, 68.6667}, {1.459, 68.5}, {1.46, 68.3333}, {1.461, 68.1667}, {1.462, 68.0}, {1.463, 67.8333}, {1.464, 67.6667}, {1.465, 67.5}, {1.466, 67.3333}, {1.467, 67.1667}, {1.468, 67.0}, {1.469, 66.8333}, {1.47, 66.6667}, {1.471, 66.5}, {1.472, 66.3333}, {1.473, 66.1667}, {1.474, 66.0}, {1.475, 65.8333}, {1.476, 65.6667}, {1.477, 65.5}, {1.478, 65.3333}, {1.479, 65.1667}, {1.48, 65.0}, {1.481, 64.8333}, {1.482, 64.6667}, {1.483, 64.5}, {1.484, 64.3333}, {1.485, 64.1667}, {1.486, 64.0}, {1.487, 63.8333}, {1.488, 63.6667}, {1.489, 63.5}, {1.49, 63.3333}, {1.491, 63.1667}, {1.492, 63.0}, {1.493, 62.8333}, {1.494, 62.6667}, {1.495, 62.5}, {1.496, 62.3333}, {1.497, 62.1667}, {1.498, 62.0}, {1.499, 61.8333}, {1.5, 61.6667}, {1.501, 61.5}, {1.502, 61.3333}, {1.503, 61.1667}, {1.504, 61.0}, {1.505, 60.8333}, {1.506, 60.6667}, {1.507, 60.5}, {1.508, 60.3333}, {1.509, 60.1667}, {1.51, 60.0}, {1.511, 59.875}, {1.512, 59.75}, {1.513, 59.625}, {1.514, 59.5}, {1.515, 59.375}, {1.516, 59.25}, {1.517, 59.125}, {1.518, 59.0}, {1.519, 58.875}, {1.52, 58.75}, {1.521, 58.625}, {1.522, 58.5}, {1.523, 58.375}, {1.524, 58.25}, {1.525, 58.125}, {1.526, 58.0}, {1.527, 57.875}, {1.528, 57.75}, {1.529, 57.625}, {1.53, 57.5}, {1.531, 57.375}, {1.532, 57.25}, {1.533, 57.125}, {1.534, 57.0}, {1.535, 56.875}, {1.536, 56.75}, {1.537, 56.625}, {1.538, 56.5}, {1.539, 56.375}, {1.54, 56.25}, {1.541, 56.125}, {1.542, 56.0}, {1.543, 55.875}, {1.544, 55.75}, {1.545, 55.625}, {1.546, 55.5}, {1.547, 55.375}, {1.548, 55.25}, {1.549, 55.125}, {1.55, 55.0}, {1.551, 54.875}, {1.552, 54.75}, {1.553, 54.625}, {1.554, 54.5}, {1.555, 54.375}, {1.556, 54.25}, {1.557, 54.125}, {1.558, 54.0}, {1.559, 53.875}, {1.56, 53.75}, {1.561, 53.625}, {1.562, 53.5}, {1.563, 53.375}, {1.564, 53.25}, {1.565, 53.125}, {1.566, 53.0}, {1.567, 52.875}, {1.568, 52.75}, {1.569, 52.625}, {1.57, 52.5}, {1.571, 52.375}, {1.572, 52.25}, {1.573, 52.125}, {1.574, 52.0}, {1.575, 51.875}, {1.576, 51.75}, {1.577, 51.625}, {1.578, 51.5}, {1.579, 51.375}, {1.58, 51.25}, {1.581, 51.125}, {1.582, 51.0}, {1.583, 50.875}, {1.584, 50.75}, {1.585, 50.625}, {1.586, 50.5}, {1.587, 50.375}, {1.588, 50.25}, {1.589, 50.125}, {1.59, 50.0}, {1.591, 49.875}, {1.592, 49.75}, {1.593, 49.625}, {1.594, 49.5}, {1.595, 49.375}, {1.596, 49.25}, {1.597, 49.125}, {1.598, 49.0}, {1.599, 48.875}, {1.6, 48.75}, {1.601, 48.625}, {1.602, 48.5}, {1.603, 48.375}, {1.604, 48.25}, {1.605, 48.125}, {1.606, 48.0}, {1.607, 47.875}, {1.608, 47.75}, {1.609, 47.625}, {1.61, 47.5}, {1.611, 47.375}, {1.612, 47.25}, {1.613, 47.125}, {1.614, 47.0}, {1.615, 46.875}, {1.616, 46.75}, {1.617, 46.625}, {1.618, 46.5}, {1.619, 46.375}, {1.62, 46.25}, {1.621, 46.125}, {1.622, 46.0}, {1.623, 45.875}, {1.624, 45.75}, {1.625, 45.625}, {1.626, 45.5}, {1.627, 45.375}, {1.628, 45.25}, {1.629, 45.125}, {1.63, 45.0}, {1.631, 44.9}, {1.632, 44.8}, {1.633, 44.7}, {1.634, 44.6}, {1.635, 44.5}, {1.636, 44.4}, {1.637, 44.3}, {1.638, 44.2}, {1.639, 44.1}, {1.64, 44.0}, {1.641, 43.9}, {1.642, 43.8}, {1.643, 43.7}, {1.644, 43.6}, {1.645, 43.5}, {1.646, 43.4}, {1.647, 43.3}, {1.648, 43.2}, {1.649, 43.1}, {1.65, 43.0}, {1.651, 42.9}, {1.652, 42.8}, {1.653, 42.7}, {1.654, 42.6}, {1.655, 42.5}, {1.656, 42.4}, {1.657, 42.3}, {1.658, 42.2}, {1.659, 42.1}, {1.66, 42.0}, {1.661, 41.9}, {1.662, 41.8}, {1.663, 41.7}, {1.664, 41.6}, {1.665, 41.5}, {1.666, 41.4}, {1.667, 41.3}, {1.668, 41.2}, {1.669, 41.1}, {1.67, 41.0}, {1.671, 40.9}, {1.672, 40.8}, {1.673, 40.7}, {1.674, 40.6}, {1.675, 40.5}, {1.676, 40.4}, {1.677, 40.3}, {1.678, 40.2}, {1.679, 40.1}, {1.68, 40.0}, {1.681, 39.9167}, {1.682, 39.8333}, {1.683, 39.75}, {1.684, 39.6667}, {1.685, 39.5833}, {1.686, 39.5}, {1.687, 39.4167}, {1.688, 39.3333}, {1.689, 39.25}, {1.69, 39.1667}, {1.691, 39.0833}, {1.692, 39.0}, {1.693, 38.9167}, {1.694, 38.8333}, {1.695, 38.75}, {1.696, 38.6667}, {1.697, 38.5833}, {1.698, 38.5}, {1.699, 38.4167}, {1.7, 38.3333}, {1.701, 38.25}, {1.702, 38.1667}, {1.703, 38.0833}, {1.704, 38.0}, {1.705, 37.9167}, {1.706, 37.8333}, {1.707, 37.75}, {1.708, 37.6667}, {1.709, 37.5833}, {1.71, 37.5}, {1.711, 37.4167}, {1.712, 37.3333}, {1.713, 37.25}, {1.714, 37.1667}, {1.715, 37.0833}, {1.716, 37.0}, {1.717, 36.9167}, {1.718, 36.8333}, {1.719, 36.75}, {1.72, 36.6667}, {1.721, 36.5833}, {1.722, 36.5}, {1.723, 36.4167}, {1.724, 36.3333}, {1.725, 36.25}, {1.726, 36.1667}, {1.727, 36.0833}, {1.728, 36.0}, {1.729, 35.9167}, {1.73, 35.8333}, {1.731, 35.75}, {1.732, 35.6667}, {1.733, 35.5833}, {1.734, 35.5}, {1.735, 35.4167}, {1.736, 35.3333}, {1.737, 35.25}, {1.738, 35.1667}, {1.739, 35.0833}, {1.74, 35.0}, {1.741, 34.9167}, {1.742, 34.8333}, {1.743, 34.75}, {1.744, 34.6667}, {1.745, 34.5833}, {1.746, 34.5}, {1.747, 34.4167}, {1.748, 34.3333}, {1.749, 34.25}, {1.75, 34.1667}, {1.751, 34.0833}, {1.752, 34.0}, {1.753, 33.9167}, {1.754, 33.8333}, {1.755, 33.75}, {1.756, 33.6667}, {1.757, 33.5833}, {1.758, 33.5}, {1.759, 33.4167}, {1.76, 33.3333}, {1.761, 33.25}, {1.762, 33.1667}, {1.763, 33.0833}, {1.764, 33.0}, {1.765, 32.9167}, {1.766, 32.8333}, {1.767, 32.75}, {1.768, 32.6667}, {1.769, 32.5833}, {1.77, 32.5}, {1.771, 32.4167}, {1.772, 32.3333}, {1.773, 32.25}, {1.774, 32.1667}, {1.775, 32.0833}, {1.776, 32.0}, {1.777, 31.9167}, {1.778, 31.8333}, {1.779, 31.75}, {1.78, 31.6667}, {1.781, 31.5833}, {1.782, 31.5}, {1.783, 31.4167}, {1.784, 31.3333}, {1.785, 31.25}, {1.786, 31.1667}, {1.787, 31.0833}, {1.788, 31.0}, {1.789, 30.9167}, {1.79, 30.8333}, {1.791, 30.75}, {1.792, 30.6667}, {1.793, 30.5833}, {1.794, 30.5}, {1.795, 30.4167}, {1.796, 30.3333}, {1.797, 30.25}, {1.798, 30.1667}, {1.799, 30.0833}, {1.8, 30.0}, {1.801, 29.9167}, {1.802, 29.8333}, {1.803, 29.75}, {1.804, 29.6667}, {1.805, 29.5833}, {1.806, 29.5}, {1.807, 29.4167}, {1.808, 29.3333}, {1.809, 29.25}, {1.81, 29.1667}, {1.811, 29.0833}, {1.812, 29.0}, {1.813, 28.9167}, {1.814, 28.8333}, {1.815, 28.75}, {1.816, 28.6667}, {1.817, 28.5833}, {1.818, 28.5}, {1.819, 28.4167}, {1.82, 28.3333}, {1.821, 28.25}, {1.822, 28.1667}, {1.823, 28.0833}, {1.824, 28.0}, {1.825, 27.9167}, {1.826, 27.8333}, {1.827, 27.75}, {1.828, 27.6667}, {1.829, 27.5833}, {1.83, 27.5}, {1.831, 27.4167}, {1.832, 27.3333}, {1.833, 27.25}, {1.834, 27.1667}, {1.835, 27.0833}, {1.836, 27.0}, {1.837, 26.9167}, {1.838, 26.8333}, {1.839, 26.75}, {1.84, 26.6667}, {1.841, 26.5833}, {1.842, 26.5}, {1.843, 26.4167}, {1.844, 26.3333}, {1.845, 26.25}, {1.846, 26.1667}, {1.847, 26.0833}, {1.848, 26.0}, {1.849, 25.9167}, {1.85, 25.8333}, {1.851, 25.75}, {1.852, 25.6667}, {1.853, 25.5833}, {1.854, 25.5}, {1.855, 25.4167}, {1.856, 25.3333}, {1.857, 25.25}, {1.858, 25.1667}, {1.859, 25.0833}, {1.86, 25.0}, {1.861, 24.9167}, {1.862, 24.8333}, {1.863, 24.75}, {1.864, 24.6667}, {1.865, 24.5833}, {1.866, 24.5}, {1.867, 24.4167}, {1.868, 24.3333}, {1.869, 24.25}, {1.87, 24.1667}, {1.871, 24.0833}, {1.872, 24.0}, {1.873, 23.9167}, {1.874, 23.8333}, {1.875, 23.75}, {1.876, 23.6667}, {1.877, 23.5833}, {1.878, 23.5}, {1.879, 23.4167}, {1.88, 23.3333}, {1.881, 23.25}, {1.882, 23.1667}, {1.883, 23.0833}, {1.884, 23.0}, {1.885, 22.9167}, {1.886, 22.8333}, {1.887, 22.75}, {1.888, 22.6667}, {1.889, 22.5833}, {1.89, 22.5}, {1.891, 22.4167}, {1.892, 22.3333}, {1.893, 22.25}, {1.894, 22.1667}, {1.895, 22.0833}, {1.896, 22.0}, {1.897, 21.9167}, {1.898, 21.8333}, {1.899, 21.75}, {1.9, 21.6667}, {1.901, 21.5833}, {1.902, 21.5}, {1.903, 21.4167}, {1.904, 21.3333}, {1.905, 21.25}, {1.906, 21.1667}, {1.907, 21.0833}, {1.908, 21.0}, {1.909, 20.9167}, {1.91, 20.8333}, {1.911, 20.75}, {1.912, 20.6667}, {1.913, 20.5833}, {1.914, 20.5}, {1.915, 20.4167}, {1.916, 20.3333}, {1.917, 20.25}, {1.918, 20.1667}, {1.919, 20.0833}, {1.92, 20.0}, {1.921, 19.9286}, {1.922, 19.8571}, {1.923, 19.7857}, {1.924, 19.7143}, {1.925, 19.6429}, {1.926, 19.5714}, {1.927, 19.5}, {1.928, 19.4286}, {1.929, 19.3571}, {1.93, 19.2857}, {1.931, 19.2143}, {1.932, 19.1429}, {1.933, 19.0714}, {1.934, 19.0}, {1.935, 18.9286}, {1.936, 18.8571}, {1.937, 18.7857}, {1.938, 18.7143}, {1.939, 18.6429}, {1.94, 18.5714}, {1.941, 18.5}, {1.942, 18.4286}, {1.943, 18.3571}, {1.944, 18.2857}, {1.945, 18.2143}, {1.946, 18.1429}, {1.947, 18.0714}, {1.948, 18.0}, {1.949, 17.9286}, {1.95, 17.8571}, {1.951, 17.7857}, {1.952, 17.7143}, {1.953, 17.6429}, {1.954, 17.5714}, {1.955, 17.5}, {1.956, 17.4286}, {1.957, 17.3571}, {1.958, 17.2857}, {1.959, 17.2143}, {1.96, 17.1429}, {1.961, 17.0714}, {1.962, 17.0}, {1.963, 16.9286}, {1.964, 16.8571}, {1.965, 16.7857}, {1.966, 16.7143}, {1.967, 16.6429}, {1.968, 16.5714}, {1.969, 16.5}, {1.97, 16.4286}, {1.971, 16.3571}, {1.972, 16.2857}, {1.973, 16.2143}, {1.974, 16.1429}, {1.975, 16.0714}, {1.976, 16.0}, {1.977, 15.9286}, {1.978, 15.8571}, {1.979, 15.7857}, {1.98, 15.7143}, {1.981, 15.6429}, {1.982, 15.5714}, {1.983, 15.5}, {1.984, 15.4286}, {1.985, 15.3571}, {1.986, 15.2857}, {1.987, 15.2143}, {1.988, 15.1429}, {1.989, 15.0714}, {1.99, 15.0}, {1.991, 14.9167}, {1.992, 14.8333}, {1.993, 14.75}, {1.994, 14.6667}, {1.995, 14.5833}, {1.996, 14.5}, {1.997, 14.4167}, {1.998, 14.3333}, {1.999, 14.25}, {2.0, 14.1667}, {2.001, 14.0833}, {2.002, 14.0}, {2.003, 13.9167}, {2.004, 13.8333}, {2.005, 13.75}, {2.006, 13.6667}, {2.007, 13.5833}, {2.008, 13.5}, {2.009, 13.4167}, {2.01, 13.3333}, {2.011, 13.25}, {2.012, 13.1667}, {2.013, 13.0833}, {2.014, 13.0}, {2.015, 12.9167}, {2.016, 12.8333}, {2.017, 12.75}, {2.018, 12.6667}, {2.019, 12.5833}, {2.02, 12.5}, {2.021, 12.4167}, {2.022, 12.3333}, {2.023, 12.25}, {2.024, 12.1667}, {2.025, 12.0833}, {2.026, 12.0}, {2.027, 11.9167}, {2.028, 11.8333}, {2.029, 11.75}, {2.03, 11.6667}, {2.031, 11.5833}, {2.032, 11.5}, {2.033, 11.4167}, {2.034, 11.3333}, {2.035, 11.25}, {2.036, 11.1667}, {2.037, 11.0833}, {2.038, 11.0}, {2.039, 10.9167}, {2.04, 10.8333}, {2.041, 10.75}, {2.042, 10.6667}, {2.043, 10.5833}, {2.044, 10.5}, {2.045, 10.4167}, {2.046, 10.3333}, {2.047, 10.25}, {2.048, 10.1667}, {2.049, 10.0833}, {2.05, 10.0}, {2.051, 9.9167}, {2.052, 9.8333}, {2.053, 9.75}, {2.054, 9.6667}, {2.055, 9.5833}, {2.056, 9.5}, {2.057, 9.4167}, {2.058, 9.3333}, {2.059, 9.25}, {2.06, 9.1667}, {2.061, 9.0833}, {2.062, 9.0}, {2.063, 8.9167}, {2.064, 8.8333}, {2.065, 8.75}, {2.066, 8.6667}, {2.067, 8.5833}, {2.068, 8.5}, {2.069, 8.4167}, {2.07, 8.3333}, {2.071, 8.25}, {2.072, 8.1667}, {2.073, 8.0833}, {2.074, 8.0}, {2.075, 7.9167}, {2.076, 7.8333}, {2.077, 7.75}, {2.078, 7.6667}, {2.079, 7.5833}, {2.08, 7.5}, {2.081, 7.4167}, {2.082, 7.3333}, {2.083, 7.25}, {2.084, 7.1667}, {2.085, 7.0833}, {2.086, 7.0}, {2.087, 6.9167}, {2.088, 6.8333}, {2.089, 6.75}, {2.09, 6.6667}, {2.091, 6.5833}, {2.092, 6.5}, {2.093, 6.4167}, {2.094, 6.3333}, {2.095, 6.25}, {2.096, 6.1667}, {2.097, 6.0833}, {2.098, 6.0}, {2.099, 5.9167}, {2.1, 5.8333}, {2.101, 5.75}, {2.102, 5.6667}, {2.103, 5.5833}, {2.104, 5.5}, {2.105, 5.4167}, {2.106, 5.3333}, {2.107, 5.25}, {2.108, 5.1667}, {2.109, 5.0833}, {2.11, 5.0}, {2.111, 4.9167}, {2.112, 4.8333}, {2.113, 4.75}, {2.114, 4.6667}, {2.115, 4.5833}, {2.116, 4.5}, {2.117, 4.4167}, {2.118, 4.3333}, {2.119, 4.25}, {2.12, 4.1667}, {2.121, 4.0833}, {2.122, 4.0}, {2.123, 3.9167}, {2.124, 3.8333}, {2.125, 3.75}, {2.126, 3.6667}, {2.127, 3.5833}, {2.128, 3.5}, {2.129, 3.4167}, {2.13, 3.3333}, {2.131, 3.25}, {2.132, 3.1667}, {2.133, 3.0833}, {2.134, 3.0}, {2.135, 2.9167}, {2.136, 2.8333}, {2.137, 2.75}, {2.138, 2.6667}, {2.139, 2.5833}, {2.14, 2.5}, {2.141, 2.4167}, {2.142, 2.3333}, {2.143, 2.25}, {2.144, 2.1667}, {2.145, 2.0833}, {2.146, 2.0}, {2.147, 1.9167}, {2.148, 1.8333}, {2.149, 1.75}, {2.15, 1.6667}, {2.151, 1.5833}, {2.152, 1.5}, {2.153, 1.4167}, {2.154, 1.3333}, {2.155, 1.25}, {2.156, 1.1667}, {2.157, 1.0833}, {2.158, 1.0}, {2.159, 0.9167}, {2.16, 0.8333}, {2.161, 0.75}, {2.162, 0.6667}, {2.163, 0.5833}, {2.164, 0.5}, {2.165, 0.4167}, {2.166, 0.3333}, {2.167, 0.25}, {2.168, 0.1667}, {2.169, 0.0833}, {2.17, 0.0}, {2.171, -0.0833}, {2.172, -0.1667}, {2.173, -0.25}, {2.174, -0.3333}, {2.175, -0.4167}, {2.176, -0.5}, {2.177, -0.5833}, {2.178, -0.6667}, {2.179, -0.75}, {2.18, -0.8333}, {2.181, -0.9167}, {2.182, -1.0}, {2.183, -1.0833}, {2.184, -1.1667}, {2.185, -1.25}, {2.186, -1.3333}, {2.187, -1.4167}, {2.188, -1.5}, {2.189, -1.5833}, {2.19, -1.6667}, {2.191, -1.75}, {2.192, -1.8333}, {2.193, -1.9167}, {2.194, -2.0}, {2.195, -2.0833}, {2.196, -2.1667}, {2.197, -2.25}, {2.198, -2.3333}, {2.199, -2.4167}, {2.2, -2.5}, {2.201, -2.5833}, {2.202, -2.6667}, {2.203, -2.75}, {2.204, -2.8333}, {2.205, -2.9167}, {2.206, -3.0}, {2.207, -3.0833}, {2.208, -3.1667}, {2.209, -3.25}, {2.21, -3.3333}, {2.211, -3.4167}, {2.212, -3.5}, {2.213, -3.5833}, {2.214, -3.6667}, {2.215, -3.75}, {2.216, -3.8333}, {2.217, -3.9167}, {2.218, -4.0}, {2.219, -4.0833}, {2.22, -4.1667}, {2.221, -4.25}, {2.222, -4.3333}, {2.223, -4.4167}, {2.224, -4.5}, {2.225, -4.5833}, {2.226, -4.6667}, {2.227, -4.75}, {2.228, -4.8333}, {2.229, -4.9167}, {2.23, -5.0}, {2.231, -5.125}, {2.232, -5.25}, {2.233, -5.375}, {2.234, -5.5}, {2.235, -5.625}, {2.236, -5.75}, {2.237, -5.875}, {2.238, -6.0}, {2.239, -6.125}, {2.24, -6.25}, {2.241, -6.375}, {2.242, -6.5}, {2.243, -6.625}, {2.244, -6.75}, {2.245, -6.875}, {2.246, -7.0}, {2.247, -7.125}, {2.248, -7.25}, {2.249, -7.375}, {2.25, -7.5}, {2.251, -7.625}, {2.252, -7.75}, {2.253, -7.875}, {2.254, -8.0}, {2.255, -8.125}, {2.256, -8.25}, {2.257, -8.375}, {2.258, -8.5}, {2.259, -8.625}, {2.26, -8.75}, {2.261, -8.875}, {2.262, -9.0}, {2.263, -9.125}, {2.264, -9.25}, {2.265, -9.375}, {2.266, -9.5}, {2.267, -9.625}, {2.268, -9.75}, {2.269, -9.875}, {2.27, -10.0}, {2.271, -10.1}, {2.272, -10.2}, {2.273, -10.3}, {2.274, -10.4}, {2.275, -10.5}, {2.276, -10.6}, {2.277, -10.7}, {2.278, -10.8}, {2.279, -10.9}, {2.28, -11.0}, {2.281, -11.1}, {2.282, -11.2}, {2.283, -11.3}, {2.284, -11.4}, {2.285, -11.5}, {2.286, -11.6}, {2.287, -11.7}, {2.288, -11.8}, {2.289, -11.9}, {2.29, -12.0}, {2.291, -12.1}, {2.292, -12.2}, {2.293, -12.3}, {2.294, -12.4}, {2.295, -12.5}, {2.296, -12.6}, {2.297, -12.7}, {2.298, -12.8}, {2.299, -12.9}, {2.3, -13.0}, {2.301, -13.1}, {2.302, -13.2}, {2.303, -13.3}, {2.304, -13.4}, {2.305, -13.5}, {2.306, -13.6}, {2.307, -13.7}, {2.308, -13.8}, {2.309, -13.9}, {2.31, -14.0}, {2.311, -14.1}, {2.312, -14.2}, {2.313, -14.3}, {2.314, -14.4}, {2.315, -14.5}, {2.316, -14.6}, {2.317, -14.7}, {2.318, -14.8}, {2.319, -14.9}, {2.32, -15.0}, {2.321, -15.1667}, {2.322, -15.3333}, {2.323, -15.5}, {2.324, -15.6667}, {2.325, -15.8333}, {2.326, -16.0}, {2.327, -16.1667}, {2.328, -16.3333}, {2.329, -16.5}, {2.33, -16.6667}, {2.331, -16.8333}, {2.332, -17.0}, {2.333, -17.1667}, {2.334, -17.3333}, {2.335, -17.5}, {2.336, -17.6667}, {2.337, -17.8333}, {2.338, -18.0}, {2.339, -18.1667}, {2.34, -18.3333}, {2.341, -18.5}, {2.342, -18.6667}, {2.343, -18.8333}, {2.344, -19.0}, {2.345, -19.1667}, {2.346, -19.3333}, {2.347, -19.5}, {2.348, -19.6667}, {2.349, -19.8333}, {2.35, -20.0}, {2.351, -20.1667}, {2.352, -20.3333}, {2.353, -20.5}, {2.354, -20.6667}, {2.355, -20.8333}, {2.356, -21.0}, {2.357, -21.1667}, {2.358, -21.3333}, {2.359, -21.5}, {2.36, -21.6667}, {2.361, -21.8333}, {2.362, -22.0}, {2.363, -22.1667}, {2.364, -22.3333}, {2.365, -22.5}, {2.366, -22.6667}, {2.367, -22.8333}, {2.368, -23.0}, {2.369, -23.1667}, {2.37, -23.3333}, {2.371, -23.5}, {2.372, -23.6667}, {2.373, -23.8333}, {2.374, -24.0}, {2.375, -24.1667}, {2.376, -24.3333}, {2.377, -24.5}, {2.378, -24.6667}, {2.379, -24.8333}, {2.38, -25.0}, {2.381, -25.25}, {2.382, -25.5}, {2.383, -25.75}, {2.384, -26.0}, {2.385, -26.25}, {2.386, -26.5}, {2.387, -26.75}, {2.388, -27.0}, {2.389, -27.25}, {2.39, -27.5}, {2.391, -27.75}, {2.392, -28.0}, {2.393, -28.25}, {2.394, -28.5}, {2.395, -28.75}, {2.396, -29.0}, {2.397, -29.25}, {2.398, -29.5}, {2.399, -29.75}, {2.4, -30.0}, {2.401, -30.25}, {2.402, -30.5}, {2.403, -30.75}, {2.404, -31.0}, {2.405, -31.25}, {2.406, -31.5}, {2.407, -31.75}, {2.408, -32.0}, {2.409, -32.25}, {2.41, -32.5}, {2.411, -32.75}, {2.412, -33.0}, {2.413, -33.25}, {2.414, -33.5}, {2.415, -33.75}, {2.416, -34.0}, {2.417, -34.25}, {2.418, -34.5}, {2.419, -34.75}, {2.42, -35.0}, {2.421, -35.25}, {2.422, -35.5}, {2.423, -35.75}, {2.424, -36.0}, {2.425, -36.25}, {2.426, -36.5}, {2.427, -36.75}, {2.428, -37.0}, {2.429, -37.25}, {2.43, -37.5}, {2.431, -37.75}, {2.432, -38.0}, {2.433, -38.25}, {2.434, -38.5}, {2.435, -38.75}, {2.436, -39.0}, {2.437, -39.25}, {2.438, -39.5}, {2.439, -39.75}, {2.44, -40.0}};

// ********************************** Functions **********************************

float FEB_LTC6811_Temp_LUT_Get_Temperature(float voltage) {
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	ed87 0a01 	vstr	s0, [r7, #4]
	if (voltage < FEB_LTC6811_TEMP_LUT_MIN_MAP_VOLT || voltage > FEB_LTC6811_TEMP_LUT_MAX_MAP_VOLT) {
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7fd fef8 	bl	8000588 <__aeabi_f2d>
 8002798:	a323      	add	r3, pc, #140	; (adr r3, 8002828 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xa0>)
 800279a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800279e:	f7fe f9bd 	bl	8000b1c <__aeabi_dcmplt>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d10a      	bne.n	80027be <FEB_LTC6811_Temp_LUT_Get_Temperature+0x36>
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7fd feed 	bl	8000588 <__aeabi_f2d>
 80027ae:	a324      	add	r3, pc, #144	; (adr r3, 8002840 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xb8>)
 80027b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b4:	f7fe f9d0 	bl	8000b58 <__aeabi_dcmpgt>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <FEB_LTC6811_Temp_LUT_Get_Temperature+0x3a>
		return -42.0;
 80027be:	4b1e      	ldr	r3, [pc, #120]	; (8002838 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xb0>)
 80027c0:	e028      	b.n	8002814 <FEB_LTC6811_Temp_LUT_Get_Temperature+0x8c>
	}

	uint16_t index = (uint16_t) round((voltage - FEB_LTC6811_TEMP_LUT_MIN_MAP_VOLT) / FEB_LTC6811_TEMP_LUT_RESOLUTION);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f7fd fee0 	bl	8000588 <__aeabi_f2d>
 80027c8:	a317      	add	r3, pc, #92	; (adr r3, 8002828 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xa0>)
 80027ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ce:	f7fd fd7b 	bl	80002c8 <__aeabi_dsub>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	4610      	mov	r0, r2
 80027d8:	4619      	mov	r1, r3
 80027da:	a315      	add	r3, pc, #84	; (adr r3, 8002830 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xa8>)
 80027dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027e0:	f7fe f854 	bl	800088c <__aeabi_ddiv>
 80027e4:	4602      	mov	r2, r0
 80027e6:	460b      	mov	r3, r1
 80027e8:	ec43 2b17 	vmov	d7, r2, r3
 80027ec:	eeb0 0a47 	vmov.f32	s0, s14
 80027f0:	eef0 0a67 	vmov.f32	s1, s15
 80027f4:	f009 fdbc 	bl	800c370 <round>
 80027f8:	ec53 2b10 	vmov	r2, r3, d0
 80027fc:	4610      	mov	r0, r2
 80027fe:	4619      	mov	r1, r3
 8002800:	f7fe f9f2 	bl	8000be8 <__aeabi_d2uiz>
 8002804:	4603      	mov	r3, r0
 8002806:	81fb      	strh	r3, [r7, #14]
	return FEB_LTC6811_TEMP_MAP[index][1];
 8002808:	89fb      	ldrh	r3, [r7, #14]
 800280a:	4a0c      	ldr	r2, [pc, #48]	; (800283c <FEB_LTC6811_Temp_LUT_Get_Temperature+0xb4>)
 800280c:	00db      	lsls	r3, r3, #3
 800280e:	4413      	add	r3, r2
 8002810:	3304      	adds	r3, #4
 8002812:	681b      	ldr	r3, [r3, #0]
}
 8002814:	ee07 3a90 	vmov	s15, r3
 8002818:	eeb0 0a67 	vmov.f32	s0, s15
 800281c:	3710      	adds	r7, #16
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	f3af 8000 	nop.w
 8002828:	cccccccd 	.word	0xcccccccd
 800282c:	3ff4cccc 	.word	0x3ff4cccc
 8002830:	d2f1a9fc 	.word	0xd2f1a9fc
 8002834:	3f50624d 	.word	0x3f50624d
 8002838:	c2280000 	.word	0xc2280000
 800283c:	20000048 	.word	0x20000048
 8002840:	b851eb85 	.word	0xb851eb85
 8002844:	4003851e 	.word	0x4003851e

08002848 <unsignedToSignedLong>:

#include "FEB_Math.h"

// ********************************** Functions **********************************

long unsignedToSignedLong(uint32_t value) {
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
	return (value & 0x7FFFFFFF) - (value & (0b1 << 31));
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002856:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
}
 800285a:	4618      	mov	r0, r3
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr

08002866 <unsignedToSigned16>:

int16_t unsignedToSigned16(uint16_t value) {
 8002866:	b480      	push	{r7}
 8002868:	b083      	sub	sp, #12
 800286a:	af00      	add	r7, sp, #0
 800286c:	4603      	mov	r3, r0
 800286e:	80fb      	strh	r3, [r7, #6]
	return (value & 0x7FFF) - (value & (0b1 << 15));
 8002870:	88fb      	ldrh	r3, [r7, #6]
 8002872:	f083 437f 	eor.w	r3, r3, #4278190080	; 0xff000000
 8002876:	f483 037f 	eor.w	r3, r3, #16711680	; 0xff0000
 800287a:	f483 4300 	eor.w	r3, r3, #32768	; 0x8000
 800287e:	b29b      	uxth	r3, r3
 8002880:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8002884:	b29b      	uxth	r3, r3
 8002886:	b21b      	sxth	r3, r3
}
 8002888:	4618      	mov	r0, r3
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr

08002894 <FEB_Timer_Init>:

extern TIM_HandleTypeDef htim4;

// ********************************** Initialize **********************************

void FEB_Timer_Init(void) {
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim4);
 8002898:	4802      	ldr	r0, [pc, #8]	; (80028a4 <FEB_Timer_Init+0x10>)
 800289a:	f005 fb85 	bl	8007fa8 <HAL_TIM_Base_Start>
}
 800289e:	bf00      	nop
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	20002a84 	.word	0x20002a84

080028a8 <FEB_Timer_Delay_Micro>:

// ********************************** Functions **********************************

void FEB_Timer_Delay_Micro(uint16_t delay) {
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80028b2:	4b09      	ldr	r3, [pc, #36]	; (80028d8 <FEB_Timer_Delay_Micro+0x30>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2200      	movs	r2, #0
 80028b8:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim4) < delay);
 80028ba:	bf00      	nop
 80028bc:	4b06      	ldr	r3, [pc, #24]	; (80028d8 <FEB_Timer_Delay_Micro+0x30>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028c2:	88fb      	ldrh	r3, [r7, #6]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d3f9      	bcc.n	80028bc <FEB_Timer_Delay_Micro+0x14>
}
 80028c8:	bf00      	nop
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	20002a84 	.word	0x20002a84

080028dc <LTC6811_init_reg_limits>:

/* Initialize the Register limits */
void LTC6811_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
							cell_asic *ic  //A two dimensional array where data will be written
							)
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	6039      	str	r1, [r7, #0]
 80028e6:	71fb      	strb	r3, [r7, #7]
  for (uint8_t cic=0; cic<total_ic; cic++)
 80028e8:	2300      	movs	r3, #0
 80028ea:	73fb      	strb	r3, [r7, #15]
 80028ec:	e038      	b.n	8002960 <LTC6811_init_reg_limits+0x84>
  {
    ic[cic].ic_reg.cell_channels=12;
 80028ee:	7bfb      	ldrb	r3, [r7, #15]
 80028f0:	22e8      	movs	r2, #232	; 0xe8
 80028f2:	fb02 f303 	mul.w	r3, r2, r3
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	4413      	add	r3, r2
 80028fa:	220c      	movs	r2, #12
 80028fc:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
    ic[cic].ic_reg.stat_channels=4;
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	22e8      	movs	r2, #232	; 0xe8
 8002904:	fb02 f303 	mul.w	r3, r2, r3
 8002908:	683a      	ldr	r2, [r7, #0]
 800290a:	4413      	add	r3, r2
 800290c:	2204      	movs	r2, #4
 800290e:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
    ic[cic].ic_reg.aux_channels=6;
 8002912:	7bfb      	ldrb	r3, [r7, #15]
 8002914:	22e8      	movs	r2, #232	; 0xe8
 8002916:	fb02 f303 	mul.w	r3, r2, r3
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	4413      	add	r3, r2
 800291e:	2206      	movs	r2, #6
 8002920:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
    ic[cic].ic_reg.num_cv_reg=4;
 8002924:	7bfb      	ldrb	r3, [r7, #15]
 8002926:	22e8      	movs	r2, #232	; 0xe8
 8002928:	fb02 f303 	mul.w	r3, r2, r3
 800292c:	683a      	ldr	r2, [r7, #0]
 800292e:	4413      	add	r3, r2
 8002930:	2204      	movs	r2, #4
 8002932:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
    ic[cic].ic_reg.num_gpio_reg=2;
 8002936:	7bfb      	ldrb	r3, [r7, #15]
 8002938:	22e8      	movs	r2, #232	; 0xe8
 800293a:	fb02 f303 	mul.w	r3, r2, r3
 800293e:	683a      	ldr	r2, [r7, #0]
 8002940:	4413      	add	r3, r2
 8002942:	2202      	movs	r2, #2
 8002944:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    ic[cic].ic_reg.num_stat_reg=3;
 8002948:	7bfb      	ldrb	r3, [r7, #15]
 800294a:	22e8      	movs	r2, #232	; 0xe8
 800294c:	fb02 f303 	mul.w	r3, r2, r3
 8002950:	683a      	ldr	r2, [r7, #0]
 8002952:	4413      	add	r3, r2
 8002954:	2203      	movs	r2, #3
 8002956:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
  for (uint8_t cic=0; cic<total_ic; cic++)
 800295a:	7bfb      	ldrb	r3, [r7, #15]
 800295c:	3301      	adds	r3, #1
 800295e:	73fb      	strb	r3, [r7, #15]
 8002960:	7bfa      	ldrb	r2, [r7, #15]
 8002962:	79fb      	ldrb	r3, [r7, #7]
 8002964:	429a      	cmp	r2, r3
 8002966:	d3c2      	bcc.n	80028ee <LTC6811_init_reg_limits+0x12>
  }
}
 8002968:	bf00      	nop
 800296a:	bf00      	nop
 800296c:	3714      	adds	r7, #20
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <LTC6811_wrcfg>:
order so the last device's configuration is written first.
*/
void LTC6811_wrcfg(uint8_t total_ic, //The number of ICs being written to
                   cell_asic *ic //A two dimensional array of the configuration data that will be written
                  )
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b082      	sub	sp, #8
 800297a:	af00      	add	r7, sp, #0
 800297c:	4603      	mov	r3, r0
 800297e:	6039      	str	r1, [r7, #0]
 8002980:	71fb      	strb	r3, [r7, #7]
  LTC681x_wrcfg(total_ic,ic);
 8002982:	79fb      	ldrb	r3, [r7, #7]
 8002984:	6839      	ldr	r1, [r7, #0]
 8002986:	4618      	mov	r0, r3
 8002988:	f000 f9c4 	bl	8002d14 <LTC681x_wrcfg>
}
 800298c:	bf00      	nop
 800298e:	3708      	adds	r7, #8
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <LTC6811_adcv>:
/* Starts cell voltage conversion */
void LTC6811_adcv(uint8_t MD, //ADC Mode
				  uint8_t DCP, //Discharge Permit
				  uint8_t CH //Cell Channels to be measured
				  )
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	71fb      	strb	r3, [r7, #7]
 800299e:	460b      	mov	r3, r1
 80029a0:	71bb      	strb	r3, [r7, #6]
 80029a2:	4613      	mov	r3, r2
 80029a4:	717b      	strb	r3, [r7, #5]
  LTC681x_adcv(MD,DCP,CH);
 80029a6:	797a      	ldrb	r2, [r7, #5]
 80029a8:	79b9      	ldrb	r1, [r7, #6]
 80029aa:	79fb      	ldrb	r3, [r7, #7]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f000 fa30 	bl	8002e12 <LTC681x_adcv>
}
 80029b2:	bf00      	nop
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}

080029ba <LTC6811_adax>:

/* Start a GPIO and Vref2 Conversion */
void LTC6811_adax(uint8_t MD, //ADC Mode
				  uint8_t CHG //GPIO Channels to be measured
				  )
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b082      	sub	sp, #8
 80029be:	af00      	add	r7, sp, #0
 80029c0:	4603      	mov	r3, r0
 80029c2:	460a      	mov	r2, r1
 80029c4:	71fb      	strb	r3, [r7, #7]
 80029c6:	4613      	mov	r3, r2
 80029c8:	71bb      	strb	r3, [r7, #6]
  LTC681x_adax(MD,CHG);
 80029ca:	79ba      	ldrb	r2, [r7, #6]
 80029cc:	79fb      	ldrb	r3, [r7, #7]
 80029ce:	4611      	mov	r1, r2
 80029d0:	4618      	mov	r0, r3
 80029d2:	f000 fa49 	bl	8002e68 <LTC681x_adax>
}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <LTC6811_rdcv>:
*/
uint8_t LTC6811_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
                     uint8_t total_ic, // The number of ICs in the system
                     cell_asic *ic // Array of the parsed cell codes
                    )
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b084      	sub	sp, #16
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	4603      	mov	r3, r0
 80029e6:	603a      	str	r2, [r7, #0]
 80029e8:	71fb      	strb	r3, [r7, #7]
 80029ea:	460b      	mov	r3, r1
 80029ec:	71bb      	strb	r3, [r7, #6]
  int8_t pec_error = 0;
 80029ee:	2300      	movs	r3, #0
 80029f0:	73fb      	strb	r3, [r7, #15]
  pec_error = LTC681x_rdcv(reg,total_ic,ic);
 80029f2:	79b9      	ldrb	r1, [r7, #6]
 80029f4:	79fb      	ldrb	r3, [r7, #7]
 80029f6:	683a      	ldr	r2, [r7, #0]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f000 fa5a 	bl	8002eb2 <LTC681x_rdcv>
 80029fe:	4603      	mov	r3, r0
 8002a00:	73fb      	strb	r3, [r7, #15]
  return(pec_error);
 8002a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <LTC6811_rdaux>:
*/
int8_t LTC6811_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
                     uint8_t total_ic,//The number of ICs in the system
                     cell_asic *ic//A two dimensional array of the gpio voltage codes.
                     )
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	4603      	mov	r3, r0
 8002a14:	603a      	str	r2, [r7, #0]
 8002a16:	71fb      	strb	r3, [r7, #7]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	71bb      	strb	r3, [r7, #6]
  int8_t pec_error = 0;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	73fb      	strb	r3, [r7, #15]
  LTC681x_rdaux(reg,total_ic,ic);
 8002a20:	79b9      	ldrb	r1, [r7, #6]
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 faf7 	bl	800301a <LTC681x_rdaux>
  return (pec_error);
 8002a2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3710      	adds	r7, #16
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <LTC6811_pollAdc>:
  return(LTC681x_pladc());
}

//This function will block operation until the ADC has finished it's conversion */
uint32_t LTC6811_pollAdc()
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  return(LTC681x_pollAdc());
 8002a3c:	f000 fcb8 	bl	80033b0 <LTC681x_pollAdc>
 8002a40:	4603      	mov	r3, r0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <LTC6811_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC6811_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
							 cell_asic *ic //A two dimensional array that will store the data
							 )
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b082      	sub	sp, #8
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	6039      	str	r1, [r7, #0]
 8002a50:	71fb      	strb	r3, [r7, #7]
  LTC681x_reset_crc_count(total_ic,ic);
 8002a52:	79fb      	ldrb	r3, [r7, #7]
 8002a54:	6839      	ldr	r1, [r7, #0]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f000 fe92 	bl	8003780 <LTC681x_reset_crc_count>
}
 8002a5c:	bf00      	nop
 8002a5e:	3708      	adds	r7, #8
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <LTC6811_init_cfg>:

/* Helper function to initialize CFG variables.*/
void LTC6811_init_cfg(uint8_t total_ic, //Number of ICs in the system
					  cell_asic *ic //A two dimensional array that will store the data
					  )
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	6039      	str	r1, [r7, #0]
 8002a6e:	71fb      	strb	r3, [r7, #7]
  LTC681x_init_cfg(total_ic,ic);
 8002a70:	79fb      	ldrb	r3, [r7, #7]
 8002a72:	6839      	ldr	r1, [r7, #0]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f000 fee9 	bl	800384c <LTC681x_init_cfg>
}
 8002a7a:	bf00      	nop
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <LTC6811_set_cfgr>:
					  bool dcc[12],// The DCC bit
					  bool dcto[4],// The Dcto bit
					  uint16_t uv, // The UV bit
					  uint16_t  ov // The OV bit
					  )
{
 8002a82:	b580      	push	{r7, lr}
 8002a84:	b088      	sub	sp, #32
 8002a86:	af06      	add	r7, sp, #24
 8002a88:	6039      	str	r1, [r7, #0]
 8002a8a:	4611      	mov	r1, r2
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	4603      	mov	r3, r0
 8002a90:	71fb      	strb	r3, [r7, #7]
 8002a92:	460b      	mov	r3, r1
 8002a94:	71bb      	strb	r3, [r7, #6]
 8002a96:	4613      	mov	r3, r2
 8002a98:	717b      	strb	r3, [r7, #5]
  LTC681x_set_cfgr(nIC ,ic,refon,adcopt,gpio,dcc,dcto, uv, ov);
 8002a9a:	7979      	ldrb	r1, [r7, #5]
 8002a9c:	79ba      	ldrb	r2, [r7, #6]
 8002a9e:	79f8      	ldrb	r0, [r7, #7]
 8002aa0:	8c3b      	ldrh	r3, [r7, #32]
 8002aa2:	9304      	str	r3, [sp, #16]
 8002aa4:	8bbb      	ldrh	r3, [r7, #28]
 8002aa6:	9303      	str	r3, [sp, #12]
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	9302      	str	r3, [sp, #8]
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	9301      	str	r3, [sp, #4]
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	9300      	str	r3, [sp, #0]
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	6839      	ldr	r1, [r7, #0]
 8002ab8:	f000 fef2 	bl	80038a0 <LTC681x_set_cfgr>
}
 8002abc:	bf00      	nop
 8002abe:	3708      	adds	r7, #8
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <wakeup_idle>:
                                0x585a, 0x8ba7, 0x4e3e, 0x450c, 0x8095
                               };

/* Wake isoSPI up from IDlE state and enters the READY state */
void wakeup_idle(uint8_t total_ic) //Number of ICs in the system
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	4603      	mov	r3, r0
 8002acc:	71fb      	strb	r3, [r7, #7]
	for (int i =0; i<total_ic; i++)
 8002ace:	2300      	movs	r3, #0
 8002ad0:	60fb      	str	r3, [r7, #12]
 8002ad2:	e00b      	b.n	8002aec <wakeup_idle+0x28>
	{
	   cs_low(CS_PIN);
 8002ad4:	200a      	movs	r0, #10
 8002ad6:	f001 f93d 	bl	8003d54 <cs_low>
	   spi_read_byte(0xff);//Guarantees the isoSPI will be in ready mode
 8002ada:	20ff      	movs	r0, #255	; 0xff
 8002adc:	f001 f9b0 	bl	8003e40 <spi_read_byte>
	   cs_high(CS_PIN);
 8002ae0:	200a      	movs	r0, #10
 8002ae2:	f001 f947 	bl	8003d74 <cs_high>
	for (int i =0; i<total_ic; i++)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	60fb      	str	r3, [r7, #12]
 8002aec:	79fb      	ldrb	r3, [r7, #7]
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	dbef      	blt.n	8002ad4 <wakeup_idle+0x10>
	}
}
 8002af4:	bf00      	nop
 8002af6:	bf00      	nop
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <wakeup_sleep>:

/* Generic wakeup command to wake the LTC681x from sleep state */
void wakeup_sleep(uint8_t total_ic) //Number of ICs in the system
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b084      	sub	sp, #16
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	4603      	mov	r3, r0
 8002b06:	71fb      	strb	r3, [r7, #7]
	for (int i =0; i<total_ic; i++)
 8002b08:	2300      	movs	r3, #0
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	e00f      	b.n	8002b2e <wakeup_sleep+0x30>
	{
	   cs_low(CS_PIN);
 8002b0e:	200a      	movs	r0, #10
 8002b10:	f001 f920 	bl	8003d54 <cs_low>
	   delay_u(300); // Guarantees the LTC681x will be in standby
 8002b14:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002b18:	f001 f93c 	bl	8003d94 <delay_u>
	   cs_high(CS_PIN);
 8002b1c:	200a      	movs	r0, #10
 8002b1e:	f001 f929 	bl	8003d74 <cs_high>
	   delay_u(10);
 8002b22:	200a      	movs	r0, #10
 8002b24:	f001 f936 	bl	8003d94 <delay_u>
	for (int i =0; i<total_ic; i++)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	dbeb      	blt.n	8002b0e <wakeup_sleep+0x10>
	}
}
 8002b36:	bf00      	nop
 8002b38:	bf00      	nop
 8002b3a:	3710      	adds	r7, #16
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <cmd_68>:

/* Generic function to write 68xx commands. Function calculates PEC for tx_cmd data. */
void cmd_68(uint8_t tx_cmd[2]) //The command to be transmitted
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	cmd[0] = tx_cmd[0];
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	723b      	strb	r3, [r7, #8]
	cmd[1] =  tx_cmd[1];
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	785b      	ldrb	r3, [r3, #1]
 8002b52:	727b      	strb	r3, [r7, #9]
	cmd_pec = pec15_calc(2, cmd);
 8002b54:	f107 0308 	add.w	r3, r7, #8
 8002b58:	4619      	mov	r1, r3
 8002b5a:	2002      	movs	r0, #2
 8002b5c:	f000 f8a6 	bl	8002cac <pec15_calc>
 8002b60:	4603      	mov	r3, r0
 8002b62:	81fb      	strh	r3, [r7, #14]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8002b64:	89fb      	ldrh	r3, [r7, #14]
 8002b66:	0a1b      	lsrs	r3, r3, #8
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 8002b6e:	89fb      	ldrh	r3, [r7, #14]
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	72fb      	strb	r3, [r7, #11]

	cs_low(CS_PIN);
 8002b74:	200a      	movs	r0, #10
 8002b76:	f001 f8ed 	bl	8003d54 <cs_low>
	spi_write_array(4,cmd);
 8002b7a:	f107 0308 	add.w	r3, r7, #8
 8002b7e:	4619      	mov	r1, r3
 8002b80:	2004      	movs	r0, #4
 8002b82:	f001 f913 	bl	8003dac <spi_write_array>
	cs_high(CS_PIN);
 8002b86:	200a      	movs	r0, #10
 8002b88:	f001 f8f4 	bl	8003d74 <cs_high>
}
 8002b8c:	bf00      	nop
 8002b8e:	3710      	adds	r7, #16
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
			  uint8_t tx_cmd[2], //The command to be transmitted
			  uint8_t data[] // Payload Data
			  )
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b088      	sub	sp, #32
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
 8002ba0:	73fb      	strb	r3, [r7, #15]
	const uint8_t BYTES_IN_REG = 6;
 8002ba2:	2306      	movs	r3, #6
 8002ba4:	773b      	strb	r3, [r7, #28]
	const uint8_t CMD_LEN = 4+(8*total_ic);
 8002ba6:	7bfb      	ldrb	r3, [r7, #15]
 8002ba8:	00db      	lsls	r3, r3, #3
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	3304      	adds	r3, #4
 8002bae:	76fb      	strb	r3, [r7, #27]
	uint8_t *cmd;
	uint16_t data_pec;
	uint16_t cmd_pec;
	uint8_t cmd_index;

	cmd = (uint8_t *)malloc(CMD_LEN*sizeof(uint8_t));
 8002bb0:	7efb      	ldrb	r3, [r7, #27]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f006 fcd6 	bl	8009564 <malloc>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	617b      	str	r3, [r7, #20]
	cmd[0] = tx_cmd[0];
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	781a      	ldrb	r2, [r3, #0]
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	701a      	strb	r2, [r3, #0]
	cmd[1] = tx_cmd[1];
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	68ba      	ldr	r2, [r7, #8]
 8002bca:	7852      	ldrb	r2, [r2, #1]
 8002bcc:	701a      	strb	r2, [r3, #0]
	cmd_pec = pec15_calc(2, cmd);
 8002bce:	6979      	ldr	r1, [r7, #20]
 8002bd0:	2002      	movs	r0, #2
 8002bd2:	f000 f86b 	bl	8002cac <pec15_calc>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	827b      	strh	r3, [r7, #18]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8002bda:	8a7b      	ldrh	r3, [r7, #18]
 8002bdc:	0a1b      	lsrs	r3, r3, #8
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	3302      	adds	r3, #2
 8002be4:	b2d2      	uxtb	r2, r2
 8002be6:	701a      	strb	r2, [r3, #0]
	cmd[3] = (uint8_t)(cmd_pec);
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	3303      	adds	r3, #3
 8002bec:	8a7a      	ldrh	r2, [r7, #18]
 8002bee:	b2d2      	uxtb	r2, r2
 8002bf0:	701a      	strb	r2, [r3, #0]

	cmd_index = 4;
 8002bf2:	2304      	movs	r3, #4
 8002bf4:	77fb      	strb	r3, [r7, #31]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)               // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8002bf6:	7bfb      	ldrb	r3, [r7, #15]
 8002bf8:	77bb      	strb	r3, [r7, #30]
 8002bfa:	e042      	b.n	8002c82 <write_68+0xee>
    {	                                                                            //The first configuration written is received by the last IC in the daisy chain
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	777b      	strb	r3, [r7, #29]
 8002c00:	e016      	b.n	8002c30 <write_68+0x9c>
		{
			cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 8002c02:	7fbb      	ldrb	r3, [r7, #30]
 8002c04:	1e5a      	subs	r2, r3, #1
 8002c06:	4613      	mov	r3, r2
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	4413      	add	r3, r2
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	461a      	mov	r2, r3
 8002c10:	7f7b      	ldrb	r3, [r7, #29]
 8002c12:	4413      	add	r3, r2
 8002c14:	461a      	mov	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	441a      	add	r2, r3
 8002c1a:	7ffb      	ldrb	r3, [r7, #31]
 8002c1c:	6979      	ldr	r1, [r7, #20]
 8002c1e:	440b      	add	r3, r1
 8002c20:	7812      	ldrb	r2, [r2, #0]
 8002c22:	701a      	strb	r2, [r3, #0]
			cmd_index = cmd_index + 1;
 8002c24:	7ffb      	ldrb	r3, [r7, #31]
 8002c26:	3301      	adds	r3, #1
 8002c28:	77fb      	strb	r3, [r7, #31]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8002c2a:	7f7b      	ldrb	r3, [r7, #29]
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	777b      	strb	r3, [r7, #29]
 8002c30:	7f7a      	ldrb	r2, [r7, #29]
 8002c32:	7f3b      	ldrb	r3, [r7, #28]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d3e4      	bcc.n	8002c02 <write_68+0x6e>
		}

		data_pec = (uint16_t)pec15_calc(BYTES_IN_REG, &data[(current_ic-1)*6]);    // Calculating the PEC for each ICs configuration register data
 8002c38:	7fbb      	ldrb	r3, [r7, #30]
 8002c3a:	1e5a      	subs	r2, r3, #1
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	4413      	add	r3, r2
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	461a      	mov	r2, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	441a      	add	r2, r3
 8002c4a:	7f3b      	ldrb	r3, [r7, #28]
 8002c4c:	4611      	mov	r1, r2
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 f82c 	bl	8002cac <pec15_calc>
 8002c54:	4603      	mov	r3, r0
 8002c56:	823b      	strh	r3, [r7, #16]
		cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 8002c58:	8a3b      	ldrh	r3, [r7, #16]
 8002c5a:	0a1b      	lsrs	r3, r3, #8
 8002c5c:	b299      	uxth	r1, r3
 8002c5e:	7ffb      	ldrb	r3, [r7, #31]
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	4413      	add	r3, r2
 8002c64:	b2ca      	uxtb	r2, r1
 8002c66:	701a      	strb	r2, [r3, #0]
		cmd[cmd_index + 1] = (uint8_t)data_pec;
 8002c68:	7ffb      	ldrb	r3, [r7, #31]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	697a      	ldr	r2, [r7, #20]
 8002c6e:	4413      	add	r3, r2
 8002c70:	8a3a      	ldrh	r2, [r7, #16]
 8002c72:	b2d2      	uxtb	r2, r2
 8002c74:	701a      	strb	r2, [r3, #0]
		cmd_index = cmd_index + 2;
 8002c76:	7ffb      	ldrb	r3, [r7, #31]
 8002c78:	3302      	adds	r3, #2
 8002c7a:	77fb      	strb	r3, [r7, #31]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)               // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8002c7c:	7fbb      	ldrb	r3, [r7, #30]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	77bb      	strb	r3, [r7, #30]
 8002c82:	7fbb      	ldrb	r3, [r7, #30]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1b9      	bne.n	8002bfc <write_68+0x68>
	}

	cs_low(CS_PIN);
 8002c88:	200a      	movs	r0, #10
 8002c8a:	f001 f863 	bl	8003d54 <cs_low>
	spi_write_array(CMD_LEN, cmd);
 8002c8e:	7efb      	ldrb	r3, [r7, #27]
 8002c90:	6979      	ldr	r1, [r7, #20]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f001 f88a 	bl	8003dac <spi_write_array>
	cs_high(CS_PIN);
 8002c98:	200a      	movs	r0, #10
 8002c9a:	f001 f86b 	bl	8003d74 <cs_high>

	free(cmd);
 8002c9e:	6978      	ldr	r0, [r7, #20]
 8002ca0:	f006 fc68 	bl	8009574 <free>
}
 8002ca4:	bf00      	nop
 8002ca6:	3720      	adds	r7, #32
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <pec15_calc>:

/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
                    uint8_t *data //Array of data that will be used to calculate  a PEC
                   )
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	6039      	str	r1, [r7, #0]
 8002cb6:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder,addr;
	remainder = 16;//initialize the PEC
 8002cb8:	2310      	movs	r3, #16
 8002cba:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i<len; i++) // loops for each byte in data array
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	737b      	strb	r3, [r7, #13]
 8002cc0:	e019      	b.n	8002cf6 <pec15_calc+0x4a>
	{
		addr = ((remainder>>7)^data[i])&0xff;//calculate PEC table address
 8002cc2:	89fb      	ldrh	r3, [r7, #14]
 8002cc4:	09db      	lsrs	r3, r3, #7
 8002cc6:	b29a      	uxth	r2, r3
 8002cc8:	7b7b      	ldrb	r3, [r7, #13]
 8002cca:	6839      	ldr	r1, [r7, #0]
 8002ccc:	440b      	add	r3, r1
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	4053      	eors	r3, r2
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	817b      	strh	r3, [r7, #10]
		remainder = (remainder<<8)^crc15Table[addr];
 8002cda:	89fb      	ldrh	r3, [r7, #14]
 8002cdc:	021b      	lsls	r3, r3, #8
 8002cde:	b21a      	sxth	r2, r3
 8002ce0:	897b      	ldrh	r3, [r7, #10]
 8002ce2:	490b      	ldr	r1, [pc, #44]	; (8002d10 <pec15_calc+0x64>)
 8002ce4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002ce8:	b21b      	sxth	r3, r3
 8002cea:	4053      	eors	r3, r2
 8002cec:	b21b      	sxth	r3, r3
 8002cee:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i<len; i++) // loops for each byte in data array
 8002cf0:	7b7b      	ldrb	r3, [r7, #13]
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	737b      	strb	r3, [r7, #13]
 8002cf6:	7b7a      	ldrb	r2, [r7, #13]
 8002cf8:	79fb      	ldrb	r3, [r7, #7]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d3e1      	bcc.n	8002cc2 <pec15_calc+0x16>
	}

	return(remainder*2);//The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8002cfe:	89fb      	ldrh	r3, [r7, #14]
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	b29b      	uxth	r3, r3
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3714      	adds	r7, #20
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr
 8002d10:	0800c434 	.word	0x0800c434

08002d14 <LTC681x_wrcfg>:

/* Write the LTC681x CFGRA */
void LTC681x_wrcfg(uint8_t total_ic, //The number of ICs being written to
                   cell_asic ic[]  // A two dimensional array of the configuration data that will be written
                  )
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b0c4      	sub	sp, #272	; 0x110
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d20:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002d24:	6019      	str	r1, [r3, #0]
 8002d26:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d2a:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002d2e:	701a      	strb	r2, [r3, #0]
	uint8_t cmd[2] = {0x00 , 0x01} ;
 8002d30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d34:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint8_t write_buffer[256];
	uint8_t write_count = 0;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	uint8_t c_ic = 0;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8002d44:	2300      	movs	r3, #0
 8002d46:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 8002d4a:	e048      	b.n	8002dde <LTC681x_wrcfg+0xca>
	{
		if (ic->isospi_reverse == false)
 8002d4c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d50:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8002d5a:	f083 0301 	eor.w	r3, r3, #1
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d004      	beq.n	8002d6e <LTC681x_wrcfg+0x5a>
		{
			c_ic = current_ic;
 8002d64:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8002d68:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 8002d6c:	e00b      	b.n	8002d86 <LTC681x_wrcfg+0x72>
		}
		else
		{
			c_ic = total_ic - current_ic - 1;
 8002d6e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d72:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002d76:	781a      	ldrb	r2, [r3, #0]
 8002d78:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	3b01      	subs	r3, #1
 8002d82:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
		}

		for (uint8_t data = 0; data<6; data++)
 8002d86:	2300      	movs	r3, #0
 8002d88:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 8002d8c:	e01e      	b.n	8002dcc <LTC681x_wrcfg+0xb8>
		{
			write_buffer[write_count] = ic[c_ic].config.tx_data[data];
 8002d8e:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8002d92:	22e8      	movs	r2, #232	; 0xe8
 8002d94:	fb02 f303 	mul.w	r3, r2, r3
 8002d98:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002d9c:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8002da0:	6812      	ldr	r2, [r2, #0]
 8002da2:	18d1      	adds	r1, r2, r3
 8002da4:	f897 210c 	ldrb.w	r2, [r7, #268]	; 0x10c
 8002da8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002dac:	5c89      	ldrb	r1, [r1, r2]
 8002dae:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002db2:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8002db6:	54d1      	strb	r1, [r2, r3]
			write_count++;
 8002db8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
		for (uint8_t data = 0; data<6; data++)
 8002dc2:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 8002dcc:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 8002dd0:	2b05      	cmp	r3, #5
 8002dd2:	d9dc      	bls.n	8002d8e <LTC681x_wrcfg+0x7a>
	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8002dd4:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8002dd8:	3301      	adds	r3, #1
 8002dda:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 8002dde:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002de2:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002de6:	f897 210d 	ldrb.w	r2, [r7, #269]	; 0x10d
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d3ad      	bcc.n	8002d4c <LTC681x_wrcfg+0x38>
		}
	}
	write_68(total_ic, cmd, write_buffer);
 8002df0:	f107 0208 	add.w	r2, r7, #8
 8002df4:	f507 7184 	add.w	r1, r7, #264	; 0x108
 8002df8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002dfc:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7ff fec6 	bl	8002b94 <write_68>
}
 8002e08:	bf00      	nop
 8002e0a:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <LTC681x_adcv>:
/* Starts ADC conversion for cell voltage */
void LTC681x_adcv( uint8_t MD, //ADC Mode
				   uint8_t DCP, //Discharge Permit
				   uint8_t CH //Cell Channels to be measured
                 )
{
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b084      	sub	sp, #16
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	4603      	mov	r3, r0
 8002e1a:	71fb      	strb	r3, [r7, #7]
 8002e1c:	460b      	mov	r3, r1
 8002e1e:	71bb      	strb	r3, [r7, #6]
 8002e20:	4613      	mov	r3, r2
 8002e22:	717b      	strb	r3, [r7, #5]
	uint8_t cmd[2];
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	105b      	asrs	r3, r3, #1
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x02;
 8002e30:	7bfb      	ldrb	r3, [r7, #15]
 8002e32:	3302      	adds	r3, #2
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	733b      	strb	r3, [r7, #12]
	md_bits = (MD & 0x01) << 7;
 8002e38:	79fb      	ldrb	r3, [r7, #7]
 8002e3a:	01db      	lsls	r3, r3, #7
 8002e3c:	73fb      	strb	r3, [r7, #15]
	cmd[1] =  md_bits + 0x60 + (DCP<<4) + CH;
 8002e3e:	79bb      	ldrb	r3, [r7, #6]
 8002e40:	011b      	lsls	r3, r3, #4
 8002e42:	b2da      	uxtb	r2, r3
 8002e44:	7bfb      	ldrb	r3, [r7, #15]
 8002e46:	4413      	add	r3, r2
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	797b      	ldrb	r3, [r7, #5]
 8002e4c:	4413      	add	r3, r2
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	3360      	adds	r3, #96	; 0x60
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	737b      	strb	r3, [r7, #13]

	cmd_68(cmd);
 8002e56:	f107 030c 	add.w	r3, r7, #12
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7ff fe70 	bl	8002b40 <cmd_68>
}
 8002e60:	bf00      	nop
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <LTC681x_adax>:

/* Start ADC Conversion for GPIO and Vref2  */
void LTC681x_adax(uint8_t MD, //ADC Mode
				  uint8_t CHG //GPIO Channels to be measured
				  )
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	4603      	mov	r3, r0
 8002e70:	460a      	mov	r2, r1
 8002e72:	71fb      	strb	r3, [r7, #7]
 8002e74:	4613      	mov	r3, r2
 8002e76:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 8002e78:	79fb      	ldrb	r3, [r7, #7]
 8002e7a:	105b      	asrs	r3, r3, #1
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x04;
 8002e84:	7bfb      	ldrb	r3, [r7, #15]
 8002e86:	3304      	adds	r3, #4
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 8002e8c:	79fb      	ldrb	r3, [r7, #7]
 8002e8e:	01db      	lsls	r3, r3, #7
 8002e90:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + CHG ;
 8002e92:	7bfa      	ldrb	r2, [r7, #15]
 8002e94:	79bb      	ldrb	r3, [r7, #6]
 8002e96:	4413      	add	r3, r2
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	3360      	adds	r3, #96	; 0x60
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	727b      	strb	r3, [r7, #9]

	cmd_68(cmd);
 8002ea0:	f107 0308 	add.w	r3, r7, #8
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff fe4b 	bl	8002b40 <cmd_68>
}
 8002eaa:	bf00      	nop
 8002eac:	3710      	adds	r7, #16
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <LTC681x_rdcv>:
*/
uint8_t LTC681x_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
                     uint8_t total_ic, // The number of ICs in the system
                     cell_asic *ic // Array of the parsed cell codes
                    )
{
 8002eb2:	b5b0      	push	{r4, r5, r7, lr}
 8002eb4:	b088      	sub	sp, #32
 8002eb6:	af02      	add	r7, sp, #8
 8002eb8:	4603      	mov	r3, r0
 8002eba:	603a      	str	r2, [r7, #0]
 8002ebc:	71fb      	strb	r3, [r7, #7]
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	71bb      	strb	r3, [r7, #6]
	int8_t pec_error = 0;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	75fb      	strb	r3, [r7, #23]
	uint8_t *cell_data;
	uint8_t c_ic = 0;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	75bb      	strb	r3, [r7, #22]
	cell_data = (uint8_t *) malloc((NUM_RX_BYT*total_ic)*sizeof(uint8_t));
 8002eca:	79bb      	ldrb	r3, [r7, #6]
 8002ecc:	00db      	lsls	r3, r3, #3
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f006 fb48 	bl	8009564 <malloc>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	60bb      	str	r3, [r7, #8]

	if (reg == 0)
 8002ed8:	79fb      	ldrb	r3, [r7, #7]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d14b      	bne.n	8002f76 <LTC681x_rdcv+0xc4>
	{
		for (uint8_t cell_reg = 1; cell_reg<ic[0].ic_reg.num_cv_reg+1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 8002ede:	2301      	movs	r3, #1
 8002ee0:	757b      	strb	r3, [r7, #21]
 8002ee2:	e041      	b.n	8002f68 <LTC681x_rdcv+0xb6>
		{
			LTC681x_rdcv_reg(cell_reg, total_ic,cell_data );
 8002ee4:	79b9      	ldrb	r1, [r7, #6]
 8002ee6:	7d7b      	ldrb	r3, [r7, #21]
 8002ee8:	68ba      	ldr	r2, [r7, #8]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f000 f93d 	bl	800316a <LTC681x_rdcv_reg>
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	613b      	str	r3, [r7, #16]
 8002ef4:	e031      	b.n	8002f5a <LTC681x_rdcv+0xa8>
			{
			if (ic->isospi_reverse == false)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8002efc:	f083 0301 	eor.w	r3, r3, #1
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d002      	beq.n	8002f0c <LTC681x_rdcv+0x5a>
			{
			  c_ic = current_ic;
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	75bb      	strb	r3, [r7, #22]
 8002f0a:	e006      	b.n	8002f1a <LTC681x_rdcv+0x68>
			}
			else
			{
			  c_ic = total_ic - current_ic - 1;
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	79ba      	ldrb	r2, [r7, #6]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	3b01      	subs	r3, #1
 8002f18:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	b2d8      	uxtb	r0, r3
												&ic[c_ic].cells.c_codes[0],
 8002f1e:	7dbb      	ldrb	r3, [r7, #22]
 8002f20:	22e8      	movs	r2, #232	; 0xe8
 8002f22:	fb02 f303 	mul.w	r3, r2, r3
 8002f26:	683a      	ldr	r2, [r7, #0]
 8002f28:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 8002f2a:	f103 041e 	add.w	r4, r3, #30
												&ic[c_ic].cells.pec_match[0]);
 8002f2e:	7dbb      	ldrb	r3, [r7, #22]
 8002f30:	22e8      	movs	r2, #232	; 0xe8
 8002f32:	fb02 f303 	mul.w	r3, r2, r3
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 8002f3a:	3342      	adds	r3, #66	; 0x42
 8002f3c:	7d79      	ldrb	r1, [r7, #21]
 8002f3e:	9300      	str	r3, [sp, #0]
 8002f40:	4623      	mov	r3, r4
 8002f42:	68ba      	ldr	r2, [r7, #8]
 8002f44:	f000 f9c2 	bl	80032cc <parse_cells>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	b2da      	uxtb	r2, r3
 8002f4c:	7dfb      	ldrb	r3, [r7, #23]
 8002f4e:	4413      	add	r3, r2
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	75fb      	strb	r3, [r7, #23]
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	3301      	adds	r3, #1
 8002f58:	613b      	str	r3, [r7, #16]
 8002f5a:	79bb      	ldrb	r3, [r7, #6]
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	dbc9      	blt.n	8002ef6 <LTC681x_rdcv+0x44>
		for (uint8_t cell_reg = 1; cell_reg<ic[0].ic_reg.num_cv_reg+1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 8002f62:	7d7b      	ldrb	r3, [r7, #21]
 8002f64:	3301      	adds	r3, #1
 8002f66:	757b      	strb	r3, [r7, #21]
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8002f6e:	7d7a      	ldrb	r2, [r7, #21]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d9b7      	bls.n	8002ee4 <LTC681x_rdcv+0x32>
 8002f74:	e043      	b.n	8002ffe <LTC681x_rdcv+0x14c>
		}
	}

	else
	{
		LTC681x_rdcv_reg(reg, total_ic,cell_data);
 8002f76:	79b9      	ldrb	r1, [r7, #6]
 8002f78:	79fb      	ldrb	r3, [r7, #7]
 8002f7a:	68ba      	ldr	r2, [r7, #8]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f000 f8f4 	bl	800316a <LTC681x_rdcv_reg>

		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8002f82:	2300      	movs	r3, #0
 8002f84:	60fb      	str	r3, [r7, #12]
 8002f86:	e036      	b.n	8002ff6 <LTC681x_rdcv+0x144>
		{
			if (ic->isospi_reverse == false)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8002f8e:	f083 0301 	eor.w	r3, r3, #1
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d002      	beq.n	8002f9e <LTC681x_rdcv+0xec>
			{
			c_ic = current_ic;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	75bb      	strb	r3, [r7, #22]
 8002f9c:	e006      	b.n	8002fac <LTC681x_rdcv+0xfa>
			}
			else
			{
			c_ic = total_ic - current_ic - 1;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	79ba      	ldrb	r2, [r7, #6]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = pec_error + parse_cells(current_ic,reg, &cell_data[8*c_ic],
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	b2d8      	uxtb	r0, r3
 8002fb0:	7dbb      	ldrb	r3, [r7, #22]
 8002fb2:	00db      	lsls	r3, r3, #3
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	189c      	adds	r4, r3, r2
											  &ic[c_ic].cells.c_codes[0],
 8002fba:	7dbb      	ldrb	r3, [r7, #22]
 8002fbc:	22e8      	movs	r2, #232	; 0xe8
 8002fbe:	fb02 f303 	mul.w	r3, r2, r3
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,reg, &cell_data[8*c_ic],
 8002fc6:	f103 051e 	add.w	r5, r3, #30
											  &ic[c_ic].cells.pec_match[0]);
 8002fca:	7dbb      	ldrb	r3, [r7, #22]
 8002fcc:	22e8      	movs	r2, #232	; 0xe8
 8002fce:	fb02 f303 	mul.w	r3, r2, r3
 8002fd2:	683a      	ldr	r2, [r7, #0]
 8002fd4:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,reg, &cell_data[8*c_ic],
 8002fd6:	3342      	adds	r3, #66	; 0x42
 8002fd8:	79f9      	ldrb	r1, [r7, #7]
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	462b      	mov	r3, r5
 8002fde:	4622      	mov	r2, r4
 8002fe0:	f000 f974 	bl	80032cc <parse_cells>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	b2da      	uxtb	r2, r3
 8002fe8:	7dfb      	ldrb	r3, [r7, #23]
 8002fea:	4413      	add	r3, r2
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	75fb      	strb	r3, [r7, #23]
		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	79bb      	ldrb	r3, [r7, #6]
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	dbc4      	blt.n	8002f88 <LTC681x_rdcv+0xd6>
		}
	}
	LTC681x_check_pec(total_ic,CELL,ic);
 8002ffe:	79bb      	ldrb	r3, [r7, #6]
 8003000:	683a      	ldr	r2, [r7, #0]
 8003002:	2101      	movs	r1, #1
 8003004:	4618      	mov	r0, r3
 8003006:	f000 fa17 	bl	8003438 <LTC681x_check_pec>
	free(cell_data);
 800300a:	68b8      	ldr	r0, [r7, #8]
 800300c:	f006 fab2 	bl	8009574 <free>

	return(pec_error);
 8003010:	7dfb      	ldrb	r3, [r7, #23]
}
 8003012:	4618      	mov	r0, r3
 8003014:	3718      	adds	r7, #24
 8003016:	46bd      	mov	sp, r7
 8003018:	bdb0      	pop	{r4, r5, r7, pc}

0800301a <LTC681x_rdaux>:
*/
int8_t LTC681x_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
                     uint8_t total_ic,//The number of ICs in the system
                     cell_asic *ic//A two dimensional array of the gpio voltage codes.
                    )
{
 800301a:	b590      	push	{r4, r7, lr}
 800301c:	b089      	sub	sp, #36	; 0x24
 800301e:	af02      	add	r7, sp, #8
 8003020:	4603      	mov	r3, r0
 8003022:	603a      	str	r2, [r7, #0]
 8003024:	71fb      	strb	r3, [r7, #7]
 8003026:	460b      	mov	r3, r1
 8003028:	71bb      	strb	r3, [r7, #6]
	uint8_t *data;
	int8_t pec_error = 0;
 800302a:	2300      	movs	r3, #0
 800302c:	75fb      	strb	r3, [r7, #23]
	uint8_t c_ic =0;
 800302e:	2300      	movs	r3, #0
 8003030:	75bb      	strb	r3, [r7, #22]
	data = (uint8_t *) malloc((NUM_RX_BYT*total_ic)*sizeof(uint8_t));
 8003032:	79bb      	ldrb	r3, [r7, #6]
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	4618      	mov	r0, r3
 8003038:	f006 fa94 	bl	8009564 <malloc>
 800303c:	4603      	mov	r3, r0
 800303e:	60bb      	str	r3, [r7, #8]

	if (reg == 0)
 8003040:	79fb      	ldrb	r3, [r7, #7]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d147      	bne.n	80030d6 <LTC681x_rdaux+0xbc>
	{
		for (uint8_t gpio_reg = 1; gpio_reg<ic[0].ic_reg.num_gpio_reg+1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 8003046:	2301      	movs	r3, #1
 8003048:	757b      	strb	r3, [r7, #21]
 800304a:	e03d      	b.n	80030c8 <LTC681x_rdaux+0xae>
		{
			LTC681x_rdaux_reg(gpio_reg, total_ic,data);                 //Reads the raw auxiliary register data into the data[] array
 800304c:	79b9      	ldrb	r1, [r7, #6]
 800304e:	7d7b      	ldrb	r3, [r7, #21]
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	4618      	mov	r0, r3
 8003054:	f000 f8e7 	bl	8003226 <LTC681x_rdaux_reg>
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8003058:	2300      	movs	r3, #0
 800305a:	613b      	str	r3, [r7, #16]
 800305c:	e02d      	b.n	80030ba <LTC681x_rdaux+0xa0>
			{
				if (ic->isospi_reverse == false)
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8003064:	f083 0301 	eor.w	r3, r3, #1
 8003068:	b2db      	uxtb	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d002      	beq.n	8003074 <LTC681x_rdaux+0x5a>
				{
				  c_ic = current_ic;
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	75bb      	strb	r3, [r7, #22]
 8003072:	e006      	b.n	8003082 <LTC681x_rdaux+0x68>
				}
				else
				{
				  c_ic = total_ic - current_ic - 1;
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	b2db      	uxtb	r3, r3
 8003078:	79ba      	ldrb	r2, [r7, #6]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	b2db      	uxtb	r3, r3
 800307e:	3b01      	subs	r3, #1
 8003080:	75bb      	strb	r3, [r7, #22]
				}
				pec_error = parse_cells(current_ic,gpio_reg, data,
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	b2d8      	uxtb	r0, r3
										&ic[c_ic].aux.a_codes[0],
 8003086:	7dbb      	ldrb	r3, [r7, #22]
 8003088:	22e8      	movs	r2, #232	; 0xe8
 800308a:	fb02 f303 	mul.w	r3, r2, r3
 800308e:	683a      	ldr	r2, [r7, #0]
 8003090:	4413      	add	r3, r2
				pec_error = parse_cells(current_ic,gpio_reg, data,
 8003092:	f103 0448 	add.w	r4, r3, #72	; 0x48
										&ic[c_ic].aux.pec_match[0]);
 8003096:	7dbb      	ldrb	r3, [r7, #22]
 8003098:	22e8      	movs	r2, #232	; 0xe8
 800309a:	fb02 f303 	mul.w	r3, r2, r3
 800309e:	683a      	ldr	r2, [r7, #0]
 80030a0:	4413      	add	r3, r2
				pec_error = parse_cells(current_ic,gpio_reg, data,
 80030a2:	335a      	adds	r3, #90	; 0x5a
 80030a4:	7d79      	ldrb	r1, [r7, #21]
 80030a6:	9300      	str	r3, [sp, #0]
 80030a8:	4623      	mov	r3, r4
 80030aa:	68ba      	ldr	r2, [r7, #8]
 80030ac:	f000 f90e 	bl	80032cc <parse_cells>
 80030b0:	4603      	mov	r3, r0
 80030b2:	75fb      	strb	r3, [r7, #23]
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	3301      	adds	r3, #1
 80030b8:	613b      	str	r3, [r7, #16]
 80030ba:	79bb      	ldrb	r3, [r7, #6]
 80030bc:	693a      	ldr	r2, [r7, #16]
 80030be:	429a      	cmp	r2, r3
 80030c0:	dbcd      	blt.n	800305e <LTC681x_rdaux+0x44>
		for (uint8_t gpio_reg = 1; gpio_reg<ic[0].ic_reg.num_gpio_reg+1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 80030c2:	7d7b      	ldrb	r3, [r7, #21]
 80030c4:	3301      	adds	r3, #1
 80030c6:	757b      	strb	r3, [r7, #21]
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80030ce:	7d7a      	ldrb	r2, [r7, #21]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d9bb      	bls.n	800304c <LTC681x_rdaux+0x32>
 80030d4:	e03a      	b.n	800314c <LTC681x_rdaux+0x132>
			}
		}
	}
	else
	{
		LTC681x_rdaux_reg(reg, total_ic, data);
 80030d6:	79b9      	ldrb	r1, [r7, #6]
 80030d8:	79fb      	ldrb	r3, [r7, #7]
 80030da:	68ba      	ldr	r2, [r7, #8]
 80030dc:	4618      	mov	r0, r3
 80030de:	f000 f8a2 	bl	8003226 <LTC681x_rdaux_reg>

		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 80030e2:	2300      	movs	r3, #0
 80030e4:	60fb      	str	r3, [r7, #12]
 80030e6:	e02d      	b.n	8003144 <LTC681x_rdaux+0x12a>
		{
			if (ic->isospi_reverse == false)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 80030ee:	f083 0301 	eor.w	r3, r3, #1
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d002      	beq.n	80030fe <LTC681x_rdaux+0xe4>
			{
			c_ic = current_ic;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	75bb      	strb	r3, [r7, #22]
 80030fc:	e006      	b.n	800310c <LTC681x_rdaux+0xf2>
			}
			else
			{
			c_ic = total_ic - current_ic - 1;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	b2db      	uxtb	r3, r3
 8003102:	79ba      	ldrb	r2, [r7, #6]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	b2db      	uxtb	r3, r3
 8003108:	3b01      	subs	r3, #1
 800310a:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = parse_cells(current_ic,reg, data,
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	b2d8      	uxtb	r0, r3
								  &ic[c_ic].aux.a_codes[0],
 8003110:	7dbb      	ldrb	r3, [r7, #22]
 8003112:	22e8      	movs	r2, #232	; 0xe8
 8003114:	fb02 f303 	mul.w	r3, r2, r3
 8003118:	683a      	ldr	r2, [r7, #0]
 800311a:	4413      	add	r3, r2
			pec_error = parse_cells(current_ic,reg, data,
 800311c:	f103 0448 	add.w	r4, r3, #72	; 0x48
								  &ic[c_ic].aux.pec_match[0]);
 8003120:	7dbb      	ldrb	r3, [r7, #22]
 8003122:	22e8      	movs	r2, #232	; 0xe8
 8003124:	fb02 f303 	mul.w	r3, r2, r3
 8003128:	683a      	ldr	r2, [r7, #0]
 800312a:	4413      	add	r3, r2
			pec_error = parse_cells(current_ic,reg, data,
 800312c:	335a      	adds	r3, #90	; 0x5a
 800312e:	79f9      	ldrb	r1, [r7, #7]
 8003130:	9300      	str	r3, [sp, #0]
 8003132:	4623      	mov	r3, r4
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	f000 f8c9 	bl	80032cc <parse_cells>
 800313a:	4603      	mov	r3, r0
 800313c:	75fb      	strb	r3, [r7, #23]
		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	3301      	adds	r3, #1
 8003142:	60fb      	str	r3, [r7, #12]
 8003144:	79bb      	ldrb	r3, [r7, #6]
 8003146:	68fa      	ldr	r2, [r7, #12]
 8003148:	429a      	cmp	r2, r3
 800314a:	dbcd      	blt.n	80030e8 <LTC681x_rdaux+0xce>
		}
	}
	LTC681x_check_pec(total_ic,AUX,ic);
 800314c:	79bb      	ldrb	r3, [r7, #6]
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	2102      	movs	r1, #2
 8003152:	4618      	mov	r0, r3
 8003154:	f000 f970 	bl	8003438 <LTC681x_check_pec>
	free(data);
 8003158:	68b8      	ldr	r0, [r7, #8]
 800315a:	f006 fa0b 	bl	8009574 <free>

	return (pec_error);
 800315e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003162:	4618      	mov	r0, r3
 8003164:	371c      	adds	r7, #28
 8003166:	46bd      	mov	sp, r7
 8003168:	bd90      	pop	{r4, r7, pc}

0800316a <LTC681x_rdcv_reg>:
/* Writes the command and reads the raw cell voltage register data */
void LTC681x_rdcv_reg(uint8_t reg, //Determines which cell voltage register is read back
                      uint8_t total_ic, //the number of ICs in the
                      uint8_t *data //An array of the unparsed cell codes
                     )
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b084      	sub	sp, #16
 800316e:	af00      	add	r7, sp, #0
 8003170:	4603      	mov	r3, r0
 8003172:	603a      	str	r2, [r7, #0]
 8003174:	71fb      	strb	r3, [r7, #7]
 8003176:	460b      	mov	r3, r1
 8003178:	71bb      	strb	r3, [r7, #6]
	const uint8_t REG_LEN = 8; //Number of bytes in each ICs register + 2 bytes for the PEC
 800317a:	2308      	movs	r3, #8
 800317c:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)     //1: RDCVA
 800317e:	79fb      	ldrb	r3, [r7, #7]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d104      	bne.n	800318e <LTC681x_rdcv_reg+0x24>
	{
		cmd[1] = 0x04;
 8003184:	2304      	movs	r3, #4
 8003186:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003188:	2300      	movs	r3, #0
 800318a:	723b      	strb	r3, [r7, #8]
 800318c:	e026      	b.n	80031dc <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 2) //2: RDCVB
 800318e:	79fb      	ldrb	r3, [r7, #7]
 8003190:	2b02      	cmp	r3, #2
 8003192:	d104      	bne.n	800319e <LTC681x_rdcv_reg+0x34>
	{
		cmd[1] = 0x06;
 8003194:	2306      	movs	r3, #6
 8003196:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003198:	2300      	movs	r3, #0
 800319a:	723b      	strb	r3, [r7, #8]
 800319c:	e01e      	b.n	80031dc <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 3) //3: RDCVC
 800319e:	79fb      	ldrb	r3, [r7, #7]
 80031a0:	2b03      	cmp	r3, #3
 80031a2:	d104      	bne.n	80031ae <LTC681x_rdcv_reg+0x44>
	{
		cmd[1] = 0x08;
 80031a4:	2308      	movs	r3, #8
 80031a6:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80031a8:	2300      	movs	r3, #0
 80031aa:	723b      	strb	r3, [r7, #8]
 80031ac:	e016      	b.n	80031dc <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 4) //4: RDCVD
 80031ae:	79fb      	ldrb	r3, [r7, #7]
 80031b0:	2b04      	cmp	r3, #4
 80031b2:	d104      	bne.n	80031be <LTC681x_rdcv_reg+0x54>
	{
		cmd[1] = 0x0A;
 80031b4:	230a      	movs	r3, #10
 80031b6:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80031b8:	2300      	movs	r3, #0
 80031ba:	723b      	strb	r3, [r7, #8]
 80031bc:	e00e      	b.n	80031dc <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 5) //4: RDCVE
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	2b05      	cmp	r3, #5
 80031c2:	d104      	bne.n	80031ce <LTC681x_rdcv_reg+0x64>
	{
		cmd[1] = 0x09;
 80031c4:	2309      	movs	r3, #9
 80031c6:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80031c8:	2300      	movs	r3, #0
 80031ca:	723b      	strb	r3, [r7, #8]
 80031cc:	e006      	b.n	80031dc <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 6) //4: RDCVF
 80031ce:	79fb      	ldrb	r3, [r7, #7]
 80031d0:	2b06      	cmp	r3, #6
 80031d2:	d103      	bne.n	80031dc <LTC681x_rdcv_reg+0x72>
	{
		cmd[1] = 0x0B;
 80031d4:	230b      	movs	r3, #11
 80031d6:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80031d8:	2300      	movs	r3, #0
 80031da:	723b      	strb	r3, [r7, #8]
	}

	cmd_pec = pec15_calc(2, cmd);
 80031dc:	f107 0308 	add.w	r3, r7, #8
 80031e0:	4619      	mov	r1, r3
 80031e2:	2002      	movs	r0, #2
 80031e4:	f7ff fd62 	bl	8002cac <pec15_calc>
 80031e8:	4603      	mov	r3, r0
 80031ea:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 80031ec:	89bb      	ldrh	r3, [r7, #12]
 80031ee:	0a1b      	lsrs	r3, r3, #8
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 80031f6:	89bb      	ldrh	r3, [r7, #12]
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	72fb      	strb	r3, [r7, #11]

	cs_low(CS_PIN);
 80031fc:	200a      	movs	r0, #10
 80031fe:	f000 fda9 	bl	8003d54 <cs_low>
	spi_write_read(cmd,4,data,(REG_LEN*total_ic));
 8003202:	7bfa      	ldrb	r2, [r7, #15]
 8003204:	79bb      	ldrb	r3, [r7, #6]
 8003206:	fb12 f303 	smulbb	r3, r2, r3
 800320a:	b2db      	uxtb	r3, r3
 800320c:	f107 0008 	add.w	r0, r7, #8
 8003210:	683a      	ldr	r2, [r7, #0]
 8003212:	2104      	movs	r1, #4
 8003214:	f000 fdde 	bl	8003dd4 <spi_write_read>
	cs_high(CS_PIN);
 8003218:	200a      	movs	r0, #10
 800321a:	f000 fdab 	bl	8003d74 <cs_high>
}
 800321e:	bf00      	nop
 8003220:	3710      	adds	r7, #16
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}

08003226 <LTC681x_rdaux_reg>:
*/
void LTC681x_rdaux_reg(uint8_t reg, //Determines which GPIO voltage register is read back
                       uint8_t total_ic, //The number of ICs in the system
                       uint8_t *data //Array of the unparsed auxiliary codes
                      )
{
 8003226:	b580      	push	{r7, lr}
 8003228:	b084      	sub	sp, #16
 800322a:	af00      	add	r7, sp, #0
 800322c:	4603      	mov	r3, r0
 800322e:	603a      	str	r2, [r7, #0]
 8003230:	71fb      	strb	r3, [r7, #7]
 8003232:	460b      	mov	r3, r1
 8003234:	71bb      	strb	r3, [r7, #6]
	const uint8_t REG_LEN = 8; // Number of bytes in the register + 2 bytes for the PEC
 8003236:	2308      	movs	r3, #8
 8003238:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)     //Read back auxiliary group A
 800323a:	79fb      	ldrb	r3, [r7, #7]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d104      	bne.n	800324a <LTC681x_rdaux_reg+0x24>
	{
		cmd[1] = 0x0C;
 8003240:	230c      	movs	r3, #12
 8003242:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003244:	2300      	movs	r3, #0
 8003246:	723b      	strb	r3, [r7, #8]
 8003248:	e01b      	b.n	8003282 <LTC681x_rdaux_reg+0x5c>
	}
	else if (reg == 2)  //Read back auxiliary group B
 800324a:	79fb      	ldrb	r3, [r7, #7]
 800324c:	2b02      	cmp	r3, #2
 800324e:	d104      	bne.n	800325a <LTC681x_rdaux_reg+0x34>
	{
		cmd[1] = 0x0E;
 8003250:	230e      	movs	r3, #14
 8003252:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003254:	2300      	movs	r3, #0
 8003256:	723b      	strb	r3, [r7, #8]
 8003258:	e013      	b.n	8003282 <LTC681x_rdaux_reg+0x5c>
	}
	else if (reg == 3)  //Read back auxiliary group C
 800325a:	79fb      	ldrb	r3, [r7, #7]
 800325c:	2b03      	cmp	r3, #3
 800325e:	d104      	bne.n	800326a <LTC681x_rdaux_reg+0x44>
	{
		cmd[1] = 0x0D;
 8003260:	230d      	movs	r3, #13
 8003262:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003264:	2300      	movs	r3, #0
 8003266:	723b      	strb	r3, [r7, #8]
 8003268:	e00b      	b.n	8003282 <LTC681x_rdaux_reg+0x5c>
	}
	else if (reg == 4)  //Read back auxiliary group D
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	2b04      	cmp	r3, #4
 800326e:	d104      	bne.n	800327a <LTC681x_rdaux_reg+0x54>
	{
		cmd[1] = 0x0F;
 8003270:	230f      	movs	r3, #15
 8003272:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003274:	2300      	movs	r3, #0
 8003276:	723b      	strb	r3, [r7, #8]
 8003278:	e003      	b.n	8003282 <LTC681x_rdaux_reg+0x5c>
	}
	else          //Read back auxiliary group A
	{
		cmd[1] = 0x0C;
 800327a:	230c      	movs	r3, #12
 800327c:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 800327e:	2300      	movs	r3, #0
 8003280:	723b      	strb	r3, [r7, #8]
	}

	cmd_pec = pec15_calc(2, cmd);
 8003282:	f107 0308 	add.w	r3, r7, #8
 8003286:	4619      	mov	r1, r3
 8003288:	2002      	movs	r0, #2
 800328a:	f7ff fd0f 	bl	8002cac <pec15_calc>
 800328e:	4603      	mov	r3, r0
 8003290:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8003292:	89bb      	ldrh	r3, [r7, #12]
 8003294:	0a1b      	lsrs	r3, r3, #8
 8003296:	b29b      	uxth	r3, r3
 8003298:	b2db      	uxtb	r3, r3
 800329a:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 800329c:	89bb      	ldrh	r3, [r7, #12]
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	72fb      	strb	r3, [r7, #11]

	cs_low(CS_PIN);
 80032a2:	200a      	movs	r0, #10
 80032a4:	f000 fd56 	bl	8003d54 <cs_low>
	spi_write_read(cmd,4,data,(REG_LEN*total_ic));
 80032a8:	7bfa      	ldrb	r2, [r7, #15]
 80032aa:	79bb      	ldrb	r3, [r7, #6]
 80032ac:	fb12 f303 	smulbb	r3, r2, r3
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	f107 0008 	add.w	r0, r7, #8
 80032b6:	683a      	ldr	r2, [r7, #0]
 80032b8:	2104      	movs	r1, #4
 80032ba:	f000 fd8b 	bl	8003dd4 <spi_write_read>
	cs_high(CS_PIN);
 80032be:	200a      	movs	r0, #10
 80032c0:	f000 fd58 	bl	8003d74 <cs_high>
}
 80032c4:	bf00      	nop
 80032c6:	3710      	adds	r7, #16
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <parse_cells>:
					uint8_t cell_reg,  // Type of register
					uint8_t cell_data[], // Unparsed data
					uint16_t *cell_codes, // Parsed data
					uint8_t *ic_pec // PEC error
					)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b088      	sub	sp, #32
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60ba      	str	r2, [r7, #8]
 80032d4:	607b      	str	r3, [r7, #4]
 80032d6:	4603      	mov	r3, r0
 80032d8:	73fb      	strb	r3, [r7, #15]
 80032da:	460b      	mov	r3, r1
 80032dc:	73bb      	strb	r3, [r7, #14]
	const uint8_t BYT_IN_REG = 6;
 80032de:	2306      	movs	r3, #6
 80032e0:	773b      	strb	r3, [r7, #28]
	const uint8_t CELL_IN_REG = 3;
 80032e2:	2303      	movs	r3, #3
 80032e4:	76fb      	strb	r3, [r7, #27]
	int8_t pec_error = 0;
 80032e6:	2300      	movs	r3, #0
 80032e8:	77fb      	strb	r3, [r7, #31]
	uint16_t parsed_cell;
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = current_ic*NUM_RX_BYT; //data counter
 80032ea:	7bfb      	ldrb	r3, [r7, #15]
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	77bb      	strb	r3, [r7, #30]


	for (uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 80032f0:	2300      	movs	r3, #0
 80032f2:	777b      	strb	r3, [r7, #29]
 80032f4:	e020      	b.n	8003338 <parse_cells+0x6c>
	{																		// loops once for each of the 3 codes in the register

		parsed_cell = cell_data[data_counter] + (cell_data[data_counter + 1] << 8);//Each code is received as two bytes and is combined to
 80032f6:	7fbb      	ldrb	r3, [r7, #30]
 80032f8:	68ba      	ldr	r2, [r7, #8]
 80032fa:	4413      	add	r3, r2
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	b29a      	uxth	r2, r3
 8003300:	7fbb      	ldrb	r3, [r7, #30]
 8003302:	3301      	adds	r3, #1
 8003304:	68b9      	ldr	r1, [r7, #8]
 8003306:	440b      	add	r3, r1
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	b29b      	uxth	r3, r3
 800330c:	021b      	lsls	r3, r3, #8
 800330e:	b29b      	uxth	r3, r3
 8003310:	4413      	add	r3, r2
 8003312:	82bb      	strh	r3, [r7, #20]
																				   // create the parsed code
		cell_codes[current_cell  + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 8003314:	7f7a      	ldrb	r2, [r7, #29]
 8003316:	7bbb      	ldrb	r3, [r7, #14]
 8003318:	3b01      	subs	r3, #1
 800331a:	7ef9      	ldrb	r1, [r7, #27]
 800331c:	fb01 f303 	mul.w	r3, r1, r3
 8003320:	4413      	add	r3, r2
 8003322:	005b      	lsls	r3, r3, #1
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	4413      	add	r3, r2
 8003328:	8aba      	ldrh	r2, [r7, #20]
 800332a:	801a      	strh	r2, [r3, #0]

		data_counter = data_counter + 2;                       //Because the codes are two bytes, the data counter
 800332c:	7fbb      	ldrb	r3, [r7, #30]
 800332e:	3302      	adds	r3, #2
 8003330:	77bb      	strb	r3, [r7, #30]
	for (uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 8003332:	7f7b      	ldrb	r3, [r7, #29]
 8003334:	3301      	adds	r3, #1
 8003336:	777b      	strb	r3, [r7, #29]
 8003338:	7f7a      	ldrb	r2, [r7, #29]
 800333a:	7efb      	ldrb	r3, [r7, #27]
 800333c:	429a      	cmp	r2, r3
 800333e:	d3da      	bcc.n	80032f6 <parse_cells+0x2a>
															  //must increment by two for each parsed code
	}
	received_pec = (cell_data[data_counter] << 8) | cell_data[data_counter+1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 8003340:	7fbb      	ldrb	r3, [r7, #30]
 8003342:	68ba      	ldr	r2, [r7, #8]
 8003344:	4413      	add	r3, r2
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	021b      	lsls	r3, r3, #8
 800334a:	b21a      	sxth	r2, r3
 800334c:	7fbb      	ldrb	r3, [r7, #30]
 800334e:	3301      	adds	r3, #1
 8003350:	68b9      	ldr	r1, [r7, #8]
 8003352:	440b      	add	r3, r1
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	b21b      	sxth	r3, r3
 8003358:	4313      	orrs	r3, r2
 800335a:	b21b      	sxth	r3, r3
 800335c:	833b      	strh	r3, [r7, #24]
																			   //after the 6 cell voltage data bytes
	data_pec = pec15_calc(BYT_IN_REG, &cell_data[(current_ic) * NUM_RX_BYT]);
 800335e:	7bfb      	ldrb	r3, [r7, #15]
 8003360:	00db      	lsls	r3, r3, #3
 8003362:	461a      	mov	r2, r3
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	441a      	add	r2, r3
 8003368:	7f3b      	ldrb	r3, [r7, #28]
 800336a:	4611      	mov	r1, r2
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff fc9d 	bl	8002cac <pec15_calc>
 8003372:	4603      	mov	r3, r0
 8003374:	82fb      	strh	r3, [r7, #22]

	if (received_pec != data_pec)
 8003376:	8b3a      	ldrh	r2, [r7, #24]
 8003378:	8afb      	ldrh	r3, [r7, #22]
 800337a:	429a      	cmp	r2, r3
 800337c:	d008      	beq.n	8003390 <parse_cells+0xc4>
	{
		pec_error = 1;                             //The pec_error variable is simply set negative if any PEC errors
 800337e:	2301      	movs	r3, #1
 8003380:	77fb      	strb	r3, [r7, #31]
		ic_pec[cell_reg-1]=1;
 8003382:	7bbb      	ldrb	r3, [r7, #14]
 8003384:	3b01      	subs	r3, #1
 8003386:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003388:	4413      	add	r3, r2
 800338a:	2201      	movs	r2, #1
 800338c:	701a      	strb	r2, [r3, #0]
 800338e:	e005      	b.n	800339c <parse_cells+0xd0>
	}
	else
	{
		ic_pec[cell_reg-1]=0;
 8003390:	7bbb      	ldrb	r3, [r7, #14]
 8003392:	3b01      	subs	r3, #1
 8003394:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003396:	4413      	add	r3, r2
 8003398:	2200      	movs	r2, #0
 800339a:	701a      	strb	r2, [r3, #0]
	}
	data_counter=data_counter+2;
 800339c:	7fbb      	ldrb	r3, [r7, #30]
 800339e:	3302      	adds	r3, #2
 80033a0:	77bb      	strb	r3, [r7, #30]

	return(pec_error);
 80033a2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3720      	adds	r7, #32
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
	...

080033b0 <LTC681x_pollAdc>:
	return(adc_state);
}

/* This function will block operation until the ADC has finished it's conversion */
uint32_t LTC681x_pollAdc()
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
	uint32_t counter = 0;
 80033b6:	2300      	movs	r3, #0
 80033b8:	60fb      	str	r3, [r7, #12]
	uint8_t finished = 0;
 80033ba:	2300      	movs	r3, #0
 80033bc:	72fb      	strb	r3, [r7, #11]
	uint8_t current_time = 0;
 80033be:	2300      	movs	r3, #0
 80033c0:	72bb      	strb	r3, [r7, #10]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 80033c2:	2307      	movs	r3, #7
 80033c4:	713b      	strb	r3, [r7, #4]
	cmd[1] = 0x14;
 80033c6:	2314      	movs	r3, #20
 80033c8:	717b      	strb	r3, [r7, #5]
	cmd_pec = pec15_calc(2, cmd);
 80033ca:	1d3b      	adds	r3, r7, #4
 80033cc:	4619      	mov	r1, r3
 80033ce:	2002      	movs	r0, #2
 80033d0:	f7ff fc6c 	bl	8002cac <pec15_calc>
 80033d4:	4603      	mov	r3, r0
 80033d6:	813b      	strh	r3, [r7, #8]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 80033d8:	893b      	ldrh	r3, [r7, #8]
 80033da:	0a1b      	lsrs	r3, r3, #8
 80033dc:	b29b      	uxth	r3, r3
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	71bb      	strb	r3, [r7, #6]
	cmd[3] = (uint8_t)(cmd_pec);
 80033e2:	893b      	ldrh	r3, [r7, #8]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	71fb      	strb	r3, [r7, #7]

	cs_low(CS_PIN);
 80033e8:	200a      	movs	r0, #10
 80033ea:	f000 fcb3 	bl	8003d54 <cs_low>
	spi_write_array(4,cmd);
 80033ee:	1d3b      	adds	r3, r7, #4
 80033f0:	4619      	mov	r1, r3
 80033f2:	2004      	movs	r0, #4
 80033f4:	f000 fcda 	bl	8003dac <spi_write_array>
	while ((counter<200000)&&(finished == 0))
 80033f8:	e00d      	b.n	8003416 <LTC681x_pollAdc+0x66>
	{
		current_time = spi_read_byte(0xff);
 80033fa:	20ff      	movs	r0, #255	; 0xff
 80033fc:	f000 fd20 	bl	8003e40 <spi_read_byte>
 8003400:	4603      	mov	r3, r0
 8003402:	72bb      	strb	r3, [r7, #10]
		if (current_time>0)
 8003404:	7abb      	ldrb	r3, [r7, #10]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d002      	beq.n	8003410 <LTC681x_pollAdc+0x60>
		{
			finished = 1;
 800340a:	2301      	movs	r3, #1
 800340c:	72fb      	strb	r3, [r7, #11]
 800340e:	e002      	b.n	8003416 <LTC681x_pollAdc+0x66>
		}
		else
		{
			counter = counter + 10;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	330a      	adds	r3, #10
 8003414:	60fb      	str	r3, [r7, #12]
	while ((counter<200000)&&(finished == 0))
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	4a06      	ldr	r2, [pc, #24]	; (8003434 <LTC681x_pollAdc+0x84>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d802      	bhi.n	8003424 <LTC681x_pollAdc+0x74>
 800341e:	7afb      	ldrb	r3, [r7, #11]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d0ea      	beq.n	80033fa <LTC681x_pollAdc+0x4a>
		}
	}
	cs_high(CS_PIN);
 8003424:	200a      	movs	r0, #10
 8003426:	f000 fca5 	bl	8003d74 <cs_high>

	return(counter);
 800342a:	68fb      	ldr	r3, [r7, #12]
}
 800342c:	4618      	mov	r0, r3
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	00030d3f 	.word	0x00030d3f

08003438 <LTC681x_check_pec>:
/* Helper function that increments PEC counters */
void LTC681x_check_pec(uint8_t total_ic, //Number of ICs in the system
					   uint8_t reg, //Type of Register
					   cell_asic *ic //A two dimensional array that stores the data
					   )
{
 8003438:	b480      	push	{r7}
 800343a:	b08b      	sub	sp, #44	; 0x2c
 800343c:	af00      	add	r7, sp, #0
 800343e:	4603      	mov	r3, r0
 8003440:	603a      	str	r2, [r7, #0]
 8003442:	71fb      	strb	r3, [r7, #7]
 8003444:	460b      	mov	r3, r1
 8003446:	71bb      	strb	r3, [r7, #6]
	switch (reg)
 8003448:	79bb      	ldrb	r3, [r7, #6]
 800344a:	2b04      	cmp	r3, #4
 800344c:	f200 8191 	bhi.w	8003772 <LTC681x_check_pec+0x33a>
 8003450:	a201      	add	r2, pc, #4	; (adr r2, 8003458 <LTC681x_check_pec+0x20>)
 8003452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003456:	bf00      	nop
 8003458:	0800346d 	.word	0x0800346d
 800345c:	08003569 	.word	0x08003569
 8003460:	0800361b 	.word	0x0800361b
 8003464:	080036c7 	.word	0x080036c7
 8003468:	080034eb 	.word	0x080034eb
	{
		case LTC681x_CFGR:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 800346c:	2300      	movs	r3, #0
 800346e:	627b      	str	r3, [r7, #36]	; 0x24
 8003470:	e036      	b.n	80034e0 <LTC681x_check_pec+0xa8>
		  {
			ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].config.rx_pec_match;
 8003472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003474:	22e8      	movs	r2, #232	; 0xe8
 8003476:	fb02 f303 	mul.w	r3, r2, r3
 800347a:	683a      	ldr	r2, [r7, #0]
 800347c:	4413      	add	r3, r2
 800347e:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8003482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003484:	22e8      	movs	r2, #232	; 0xe8
 8003486:	fb02 f303 	mul.w	r3, r2, r3
 800348a:	683a      	ldr	r2, [r7, #0]
 800348c:	4413      	add	r3, r2
 800348e:	7b9b      	ldrb	r3, [r3, #14]
 8003490:	b29a      	uxth	r2, r3
 8003492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003494:	20e8      	movs	r0, #232	; 0xe8
 8003496:	fb00 f303 	mul.w	r3, r0, r3
 800349a:	6838      	ldr	r0, [r7, #0]
 800349c:	4403      	add	r3, r0
 800349e:	440a      	add	r2, r1
 80034a0:	b292      	uxth	r2, r2
 80034a2:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			ic[current_ic].crc_count.cfgr_pec = ic[current_ic].crc_count.cfgr_pec + ic[current_ic].config.rx_pec_match;
 80034a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a8:	22e8      	movs	r2, #232	; 0xe8
 80034aa:	fb02 f303 	mul.w	r3, r2, r3
 80034ae:	683a      	ldr	r2, [r7, #0]
 80034b0:	4413      	add	r3, r2
 80034b2:	f8b3 10c2 	ldrh.w	r1, [r3, #194]	; 0xc2
 80034b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b8:	22e8      	movs	r2, #232	; 0xe8
 80034ba:	fb02 f303 	mul.w	r3, r2, r3
 80034be:	683a      	ldr	r2, [r7, #0]
 80034c0:	4413      	add	r3, r2
 80034c2:	7b9b      	ldrb	r3, [r3, #14]
 80034c4:	b29a      	uxth	r2, r3
 80034c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c8:	20e8      	movs	r0, #232	; 0xe8
 80034ca:	fb00 f303 	mul.w	r3, r0, r3
 80034ce:	6838      	ldr	r0, [r7, #0]
 80034d0:	4403      	add	r3, r0
 80034d2:	440a      	add	r2, r1
 80034d4:	b292      	uxth	r2, r2
 80034d6:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80034da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034dc:	3301      	adds	r3, #1
 80034de:	627b      	str	r3, [r7, #36]	; 0x24
 80034e0:	79fb      	ldrb	r3, [r7, #7]
 80034e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034e4:	429a      	cmp	r2, r3
 80034e6:	dbc4      	blt.n	8003472 <LTC681x_check_pec+0x3a>
		  }
		break;
 80034e8:	e144      	b.n	8003774 <LTC681x_check_pec+0x33c>

		case CFGRB:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80034ea:	2300      	movs	r3, #0
 80034ec:	623b      	str	r3, [r7, #32]
 80034ee:	e036      	b.n	800355e <LTC681x_check_pec+0x126>
		  {
			ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].configb.rx_pec_match;
 80034f0:	6a3b      	ldr	r3, [r7, #32]
 80034f2:	22e8      	movs	r2, #232	; 0xe8
 80034f4:	fb02 f303 	mul.w	r3, r2, r3
 80034f8:	683a      	ldr	r2, [r7, #0]
 80034fa:	4413      	add	r3, r2
 80034fc:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8003500:	6a3b      	ldr	r3, [r7, #32]
 8003502:	22e8      	movs	r2, #232	; 0xe8
 8003504:	fb02 f303 	mul.w	r3, r2, r3
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	4413      	add	r3, r2
 800350c:	7f5b      	ldrb	r3, [r3, #29]
 800350e:	b29a      	uxth	r2, r3
 8003510:	6a3b      	ldr	r3, [r7, #32]
 8003512:	20e8      	movs	r0, #232	; 0xe8
 8003514:	fb00 f303 	mul.w	r3, r0, r3
 8003518:	6838      	ldr	r0, [r7, #0]
 800351a:	4403      	add	r3, r0
 800351c:	440a      	add	r2, r1
 800351e:	b292      	uxth	r2, r2
 8003520:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			ic[current_ic].crc_count.cfgr_pec = ic[current_ic].crc_count.cfgr_pec + ic[current_ic].configb.rx_pec_match;
 8003524:	6a3b      	ldr	r3, [r7, #32]
 8003526:	22e8      	movs	r2, #232	; 0xe8
 8003528:	fb02 f303 	mul.w	r3, r2, r3
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	4413      	add	r3, r2
 8003530:	f8b3 10c2 	ldrh.w	r1, [r3, #194]	; 0xc2
 8003534:	6a3b      	ldr	r3, [r7, #32]
 8003536:	22e8      	movs	r2, #232	; 0xe8
 8003538:	fb02 f303 	mul.w	r3, r2, r3
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	4413      	add	r3, r2
 8003540:	7f5b      	ldrb	r3, [r3, #29]
 8003542:	b29a      	uxth	r2, r3
 8003544:	6a3b      	ldr	r3, [r7, #32]
 8003546:	20e8      	movs	r0, #232	; 0xe8
 8003548:	fb00 f303 	mul.w	r3, r0, r3
 800354c:	6838      	ldr	r0, [r7, #0]
 800354e:	4403      	add	r3, r0
 8003550:	440a      	add	r2, r1
 8003552:	b292      	uxth	r2, r2
 8003554:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003558:	6a3b      	ldr	r3, [r7, #32]
 800355a:	3301      	adds	r3, #1
 800355c:	623b      	str	r3, [r7, #32]
 800355e:	79fb      	ldrb	r3, [r7, #7]
 8003560:	6a3a      	ldr	r2, [r7, #32]
 8003562:	429a      	cmp	r2, r3
 8003564:	dbc4      	blt.n	80034f0 <LTC681x_check_pec+0xb8>
		  }
		break;
 8003566:	e105      	b.n	8003774 <LTC681x_check_pec+0x33c>
		case CELL:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003568:	2300      	movs	r3, #0
 800356a:	61fb      	str	r3, [r7, #28]
 800356c:	e050      	b.n	8003610 <LTC681x_check_pec+0x1d8>
		  {
			for (int i=0; i<ic[0].ic_reg.num_cv_reg; i++)
 800356e:	2300      	movs	r3, #0
 8003570:	61bb      	str	r3, [r7, #24]
 8003572:	e043      	b.n	80035fc <LTC681x_check_pec+0x1c4>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].cells.pec_match[i];
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	22e8      	movs	r2, #232	; 0xe8
 8003578:	fb02 f303 	mul.w	r3, r2, r3
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	4413      	add	r3, r2
 8003580:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	22e8      	movs	r2, #232	; 0xe8
 8003588:	fb02 f303 	mul.w	r3, r2, r3
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	441a      	add	r2, r3
 8003590:	69bb      	ldr	r3, [r7, #24]
 8003592:	4413      	add	r3, r2
 8003594:	3342      	adds	r3, #66	; 0x42
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	b29a      	uxth	r2, r3
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	20e8      	movs	r0, #232	; 0xe8
 800359e:	fb00 f303 	mul.w	r3, r0, r3
 80035a2:	6838      	ldr	r0, [r7, #0]
 80035a4:	4403      	add	r3, r0
 80035a6:	440a      	add	r2, r1
 80035a8:	b292      	uxth	r2, r2
 80035aa:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			  ic[current_ic].crc_count.cell_pec[i] = ic[current_ic].crc_count.cell_pec[i] + ic[current_ic].cells.pec_match[i];
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	22e8      	movs	r2, #232	; 0xe8
 80035b2:	fb02 f303 	mul.w	r3, r2, r3
 80035b6:	683a      	ldr	r2, [r7, #0]
 80035b8:	441a      	add	r2, r3
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	3360      	adds	r3, #96	; 0x60
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	4413      	add	r3, r2
 80035c2:	8899      	ldrh	r1, [r3, #4]
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	22e8      	movs	r2, #232	; 0xe8
 80035c8:	fb02 f303 	mul.w	r3, r2, r3
 80035cc:	683a      	ldr	r2, [r7, #0]
 80035ce:	441a      	add	r2, r3
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	4413      	add	r3, r2
 80035d4:	3342      	adds	r3, #66	; 0x42
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	b29b      	uxth	r3, r3
 80035da:	69fa      	ldr	r2, [r7, #28]
 80035dc:	20e8      	movs	r0, #232	; 0xe8
 80035de:	fb00 f202 	mul.w	r2, r0, r2
 80035e2:	6838      	ldr	r0, [r7, #0]
 80035e4:	4402      	add	r2, r0
 80035e6:	440b      	add	r3, r1
 80035e8:	b299      	uxth	r1, r3
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	3360      	adds	r3, #96	; 0x60
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	4413      	add	r3, r2
 80035f2:	460a      	mov	r2, r1
 80035f4:	809a      	strh	r2, [r3, #4]
			for (int i=0; i<ic[0].ic_reg.num_cv_reg; i++)
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	3301      	adds	r3, #1
 80035fa:	61bb      	str	r3, [r7, #24]
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8003602:	461a      	mov	r2, r3
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	4293      	cmp	r3, r2
 8003608:	dbb4      	blt.n	8003574 <LTC681x_check_pec+0x13c>
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	3301      	adds	r3, #1
 800360e:	61fb      	str	r3, [r7, #28]
 8003610:	79fb      	ldrb	r3, [r7, #7]
 8003612:	69fa      	ldr	r2, [r7, #28]
 8003614:	429a      	cmp	r2, r3
 8003616:	dbaa      	blt.n	800356e <LTC681x_check_pec+0x136>
			}
		  }
		break;
 8003618:	e0ac      	b.n	8003774 <LTC681x_check_pec+0x33c>
		case AUX:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 800361a:	2300      	movs	r3, #0
 800361c:	617b      	str	r3, [r7, #20]
 800361e:	e04d      	b.n	80036bc <LTC681x_check_pec+0x284>
		  {
			for (int i=0; i<ic[0].ic_reg.num_gpio_reg; i++)
 8003620:	2300      	movs	r3, #0
 8003622:	613b      	str	r3, [r7, #16]
 8003624:	e040      	b.n	80036a8 <LTC681x_check_pec+0x270>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + (ic[current_ic].aux.pec_match[i]);
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	22e8      	movs	r2, #232	; 0xe8
 800362a:	fb02 f303 	mul.w	r3, r2, r3
 800362e:	683a      	ldr	r2, [r7, #0]
 8003630:	4413      	add	r3, r2
 8003632:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	22e8      	movs	r2, #232	; 0xe8
 800363a:	fb02 f303 	mul.w	r3, r2, r3
 800363e:	683a      	ldr	r2, [r7, #0]
 8003640:	441a      	add	r2, r3
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	4413      	add	r3, r2
 8003646:	335a      	adds	r3, #90	; 0x5a
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	b29a      	uxth	r2, r3
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	20e8      	movs	r0, #232	; 0xe8
 8003650:	fb00 f303 	mul.w	r3, r0, r3
 8003654:	6838      	ldr	r0, [r7, #0]
 8003656:	4403      	add	r3, r0
 8003658:	440a      	add	r2, r1
 800365a:	b292      	uxth	r2, r2
 800365c:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			  ic[current_ic].crc_count.aux_pec[i] = ic[current_ic].crc_count.aux_pec[i] + (ic[current_ic].aux.pec_match[i]);
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	22e8      	movs	r2, #232	; 0xe8
 8003664:	fb02 f303 	mul.w	r3, r2, r3
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	4413      	add	r3, r2
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	3268      	adds	r2, #104	; 0x68
 8003670:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	22e8      	movs	r2, #232	; 0xe8
 8003678:	fb02 f303 	mul.w	r3, r2, r3
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	441a      	add	r2, r3
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	4413      	add	r3, r2
 8003684:	335a      	adds	r3, #90	; 0x5a
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	b29a      	uxth	r2, r3
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	20e8      	movs	r0, #232	; 0xe8
 800368e:	fb00 f303 	mul.w	r3, r0, r3
 8003692:	6838      	ldr	r0, [r7, #0]
 8003694:	4403      	add	r3, r0
 8003696:	440a      	add	r2, r1
 8003698:	b291      	uxth	r1, r2
 800369a:	693a      	ldr	r2, [r7, #16]
 800369c:	3268      	adds	r2, #104	; 0x68
 800369e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i=0; i<ic[0].ic_reg.num_gpio_reg; i++)
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	3301      	adds	r3, #1
 80036a6:	613b      	str	r3, [r7, #16]
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80036ae:	461a      	mov	r2, r3
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	4293      	cmp	r3, r2
 80036b4:	dbb7      	blt.n	8003626 <LTC681x_check_pec+0x1ee>
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	3301      	adds	r3, #1
 80036ba:	617b      	str	r3, [r7, #20]
 80036bc:	79fb      	ldrb	r3, [r7, #7]
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	dbad      	blt.n	8003620 <LTC681x_check_pec+0x1e8>
			}
		  }

		break;
 80036c4:	e056      	b.n	8003774 <LTC681x_check_pec+0x33c>
		case STAT:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80036c6:	2300      	movs	r3, #0
 80036c8:	60fb      	str	r3, [r7, #12]
 80036ca:	e04d      	b.n	8003768 <LTC681x_check_pec+0x330>
		  {

			for (int i=0; i<ic[0].ic_reg.num_stat_reg-1; i++)
 80036cc:	2300      	movs	r3, #0
 80036ce:	60bb      	str	r3, [r7, #8]
 80036d0:	e040      	b.n	8003754 <LTC681x_check_pec+0x31c>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].stat.pec_match[i];
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	22e8      	movs	r2, #232	; 0xe8
 80036d6:	fb02 f303 	mul.w	r3, r2, r3
 80036da:	683a      	ldr	r2, [r7, #0]
 80036dc:	4413      	add	r3, r2
 80036de:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	22e8      	movs	r2, #232	; 0xe8
 80036e6:	fb02 f303 	mul.w	r3, r2, r3
 80036ea:	683a      	ldr	r2, [r7, #0]
 80036ec:	441a      	add	r2, r3
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	4413      	add	r3, r2
 80036f2:	336b      	adds	r3, #107	; 0x6b
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	20e8      	movs	r0, #232	; 0xe8
 80036fc:	fb00 f303 	mul.w	r3, r0, r3
 8003700:	6838      	ldr	r0, [r7, #0]
 8003702:	4403      	add	r3, r0
 8003704:	440a      	add	r2, r1
 8003706:	b292      	uxth	r2, r2
 8003708:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			  ic[current_ic].crc_count.stat_pec[i] = ic[current_ic].crc_count.stat_pec[i] + ic[current_ic].stat.pec_match[i];
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	22e8      	movs	r2, #232	; 0xe8
 8003710:	fb02 f303 	mul.w	r3, r2, r3
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	4413      	add	r3, r2
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	326c      	adds	r2, #108	; 0x6c
 800371c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	22e8      	movs	r2, #232	; 0xe8
 8003724:	fb02 f303 	mul.w	r3, r2, r3
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	441a      	add	r2, r3
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	4413      	add	r3, r2
 8003730:	336b      	adds	r3, #107	; 0x6b
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	b29a      	uxth	r2, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	20e8      	movs	r0, #232	; 0xe8
 800373a:	fb00 f303 	mul.w	r3, r0, r3
 800373e:	6838      	ldr	r0, [r7, #0]
 8003740:	4403      	add	r3, r0
 8003742:	440a      	add	r2, r1
 8003744:	b291      	uxth	r1, r2
 8003746:	68ba      	ldr	r2, [r7, #8]
 8003748:	326c      	adds	r2, #108	; 0x6c
 800374a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i=0; i<ic[0].ic_reg.num_stat_reg-1; i++)
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	3301      	adds	r3, #1
 8003752:	60bb      	str	r3, [r7, #8]
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 800375a:	3b01      	subs	r3, #1
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	429a      	cmp	r2, r3
 8003760:	dbb7      	blt.n	80036d2 <LTC681x_check_pec+0x29a>
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	3301      	adds	r3, #1
 8003766:	60fb      	str	r3, [r7, #12]
 8003768:	79fb      	ldrb	r3, [r7, #7]
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	429a      	cmp	r2, r3
 800376e:	dbad      	blt.n	80036cc <LTC681x_check_pec+0x294>
			}
		  }
		break;
 8003770:	e000      	b.n	8003774 <LTC681x_check_pec+0x33c>
		default:
		break;
 8003772:	bf00      	nop
	}
}
 8003774:	bf00      	nop
 8003776:	372c      	adds	r7, #44	; 0x2c
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <LTC681x_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC681x_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
							 cell_asic *ic //A two dimensional array that stores the data
							 )
{
 8003780:	b480      	push	{r7}
 8003782:	b087      	sub	sp, #28
 8003784:	af00      	add	r7, sp, #0
 8003786:	4603      	mov	r3, r0
 8003788:	6039      	str	r1, [r7, #0]
 800378a:	71fb      	strb	r3, [r7, #7]
	for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 800378c:	2300      	movs	r3, #0
 800378e:	617b      	str	r3, [r7, #20]
 8003790:	e051      	b.n	8003836 <LTC681x_reset_crc_count+0xb6>
	{
		ic[current_ic].crc_count.pec_count = 0;
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	22e8      	movs	r2, #232	; 0xe8
 8003796:	fb02 f303 	mul.w	r3, r2, r3
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	4413      	add	r3, r2
 800379e:	2200      	movs	r2, #0
 80037a0:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
		ic[current_ic].crc_count.cfgr_pec = 0;
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	22e8      	movs	r2, #232	; 0xe8
 80037a8:	fb02 f303 	mul.w	r3, r2, r3
 80037ac:	683a      	ldr	r2, [r7, #0]
 80037ae:	4413      	add	r3, r2
 80037b0:	2200      	movs	r2, #0
 80037b2:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
		for (int i=0; i<6; i++)
 80037b6:	2300      	movs	r3, #0
 80037b8:	613b      	str	r3, [r7, #16]
 80037ba:	e00e      	b.n	80037da <LTC681x_reset_crc_count+0x5a>
		{
			ic[current_ic].crc_count.cell_pec[i]=0;
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	22e8      	movs	r2, #232	; 0xe8
 80037c0:	fb02 f303 	mul.w	r3, r2, r3
 80037c4:	683a      	ldr	r2, [r7, #0]
 80037c6:	441a      	add	r2, r3
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	3360      	adds	r3, #96	; 0x60
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	4413      	add	r3, r2
 80037d0:	2200      	movs	r2, #0
 80037d2:	809a      	strh	r2, [r3, #4]
		for (int i=0; i<6; i++)
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	3301      	adds	r3, #1
 80037d8:	613b      	str	r3, [r7, #16]
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	2b05      	cmp	r3, #5
 80037de:	dded      	ble.n	80037bc <LTC681x_reset_crc_count+0x3c>

		}
		for (int i=0; i<4; i++)
 80037e0:	2300      	movs	r3, #0
 80037e2:	60fb      	str	r3, [r7, #12]
 80037e4:	e00d      	b.n	8003802 <LTC681x_reset_crc_count+0x82>
		{
			ic[current_ic].crc_count.aux_pec[i]=0;
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	22e8      	movs	r2, #232	; 0xe8
 80037ea:	fb02 f303 	mul.w	r3, r2, r3
 80037ee:	683a      	ldr	r2, [r7, #0]
 80037f0:	4413      	add	r3, r2
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	3268      	adds	r2, #104	; 0x68
 80037f6:	2100      	movs	r1, #0
 80037f8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for (int i=0; i<4; i++)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	3301      	adds	r3, #1
 8003800:	60fb      	str	r3, [r7, #12]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2b03      	cmp	r3, #3
 8003806:	ddee      	ble.n	80037e6 <LTC681x_reset_crc_count+0x66>
		}
		for (int i=0; i<2; i++)
 8003808:	2300      	movs	r3, #0
 800380a:	60bb      	str	r3, [r7, #8]
 800380c:	e00d      	b.n	800382a <LTC681x_reset_crc_count+0xaa>
		{
			ic[current_ic].crc_count.stat_pec[i]=0;
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	22e8      	movs	r2, #232	; 0xe8
 8003812:	fb02 f303 	mul.w	r3, r2, r3
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	4413      	add	r3, r2
 800381a:	68ba      	ldr	r2, [r7, #8]
 800381c:	326c      	adds	r2, #108	; 0x6c
 800381e:	2100      	movs	r1, #0
 8003820:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for (int i=0; i<2; i++)
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	3301      	adds	r3, #1
 8003828:	60bb      	str	r3, [r7, #8]
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	2b01      	cmp	r3, #1
 800382e:	ddee      	ble.n	800380e <LTC681x_reset_crc_count+0x8e>
	for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	3301      	adds	r3, #1
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	79fb      	ldrb	r3, [r7, #7]
 8003838:	697a      	ldr	r2, [r7, #20]
 800383a:	429a      	cmp	r2, r3
 800383c:	dba9      	blt.n	8003792 <LTC681x_reset_crc_count+0x12>
		}
	}
}
 800383e:	bf00      	nop
 8003840:	bf00      	nop
 8003842:	371c      	adds	r7, #28
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr

0800384c <LTC681x_init_cfg>:

/* Helper function to initialize CFG variables */
void LTC681x_init_cfg(uint8_t total_ic, //Number of ICs in the system
					  cell_asic *ic //A two dimensional array that stores the data
					  )
{
 800384c:	b480      	push	{r7}
 800384e:	b085      	sub	sp, #20
 8003850:	af00      	add	r7, sp, #0
 8003852:	4603      	mov	r3, r0
 8003854:	6039      	str	r1, [r7, #0]
 8003856:	71fb      	strb	r3, [r7, #7]
	for (uint8_t current_ic = 0; current_ic<total_ic;current_ic++)
 8003858:	2300      	movs	r3, #0
 800385a:	73fb      	strb	r3, [r7, #15]
 800385c:	e015      	b.n	800388a <LTC681x_init_cfg+0x3e>
	{
		for (int j =0; j<6; j++)
 800385e:	2300      	movs	r3, #0
 8003860:	60bb      	str	r3, [r7, #8]
 8003862:	e00c      	b.n	800387e <LTC681x_init_cfg+0x32>
		{
		  ic[current_ic].config.tx_data[j] = 0;
 8003864:	7bfb      	ldrb	r3, [r7, #15]
 8003866:	22e8      	movs	r2, #232	; 0xe8
 8003868:	fb02 f303 	mul.w	r3, r2, r3
 800386c:	683a      	ldr	r2, [r7, #0]
 800386e:	441a      	add	r2, r3
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	4413      	add	r3, r2
 8003874:	2200      	movs	r2, #0
 8003876:	701a      	strb	r2, [r3, #0]
		for (int j =0; j<6; j++)
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	3301      	adds	r3, #1
 800387c:	60bb      	str	r3, [r7, #8]
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	2b05      	cmp	r3, #5
 8003882:	ddef      	ble.n	8003864 <LTC681x_init_cfg+0x18>
	for (uint8_t current_ic = 0; current_ic<total_ic;current_ic++)
 8003884:	7bfb      	ldrb	r3, [r7, #15]
 8003886:	3301      	adds	r3, #1
 8003888:	73fb      	strb	r3, [r7, #15]
 800388a:	7bfa      	ldrb	r2, [r7, #15]
 800388c:	79fb      	ldrb	r3, [r7, #7]
 800388e:	429a      	cmp	r2, r3
 8003890:	d3e5      	bcc.n	800385e <LTC681x_init_cfg+0x12>
		}
	}
}
 8003892:	bf00      	nop
 8003894:	bf00      	nop
 8003896:	3714      	adds	r7, #20
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <LTC681x_set_cfgr>:
					 bool dcc[12], // The DCC bits
					 bool dcto[4], // The Dcto bits
					 uint16_t uv, // The UV value
					 uint16_t  ov // The OV value
					 )
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6039      	str	r1, [r7, #0]
 80038a8:	4611      	mov	r1, r2
 80038aa:	461a      	mov	r2, r3
 80038ac:	4603      	mov	r3, r0
 80038ae:	71fb      	strb	r3, [r7, #7]
 80038b0:	460b      	mov	r3, r1
 80038b2:	71bb      	strb	r3, [r7, #6]
 80038b4:	4613      	mov	r3, r2
 80038b6:	717b      	strb	r3, [r7, #5]
	LTC681x_set_cfgr_refon(nIC,ic,refon);
 80038b8:	79ba      	ldrb	r2, [r7, #6]
 80038ba:	79fb      	ldrb	r3, [r7, #7]
 80038bc:	6839      	ldr	r1, [r7, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f000 f828 	bl	8003914 <LTC681x_set_cfgr_refon>
	LTC681x_set_cfgr_adcopt(nIC,ic,adcopt);
 80038c4:	797a      	ldrb	r2, [r7, #5]
 80038c6:	79fb      	ldrb	r3, [r7, #7]
 80038c8:	6839      	ldr	r1, [r7, #0]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f000 f856 	bl	800397c <LTC681x_set_cfgr_adcopt>
	LTC681x_set_cfgr_gpio(nIC,ic,gpio);
 80038d0:	79fb      	ldrb	r3, [r7, #7]
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	6839      	ldr	r1, [r7, #0]
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 f884 	bl	80039e4 <LTC681x_set_cfgr_gpio>
	LTC681x_set_cfgr_dis(nIC,ic,dcc);
 80038dc:	79fb      	ldrb	r3, [r7, #7]
 80038de:	697a      	ldr	r2, [r7, #20]
 80038e0:	6839      	ldr	r1, [r7, #0]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f000 f8ce 	bl	8003a84 <LTC681x_set_cfgr_dis>
	LTC681x_set_cfgr_dcto(nIC,ic,dcto);
 80038e8:	79fb      	ldrb	r3, [r7, #7]
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	6839      	ldr	r1, [r7, #0]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f000 f957 	bl	8003ba2 <LTC681x_set_cfgr_dcto>
	LTC681x_set_cfgr_uv(nIC, ic, uv);
 80038f4:	8bba      	ldrh	r2, [r7, #28]
 80038f6:	79fb      	ldrb	r3, [r7, #7]
 80038f8:	6839      	ldr	r1, [r7, #0]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f000 f9a1 	bl	8003c42 <LTC681x_set_cfgr_uv>
	LTC681x_set_cfgr_ov(nIC, ic, ov);
 8003900:	8c3a      	ldrh	r2, [r7, #32]
 8003902:	79fb      	ldrb	r3, [r7, #7]
 8003904:	6839      	ldr	r1, [r7, #0]
 8003906:	4618      	mov	r0, r3
 8003908:	f000 f9e1 	bl	8003cce <LTC681x_set_cfgr_ov>
}
 800390c:	bf00      	nop
 800390e:	3708      	adds	r7, #8
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <LTC681x_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void LTC681x_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	4603      	mov	r3, r0
 800391c:	6039      	str	r1, [r7, #0]
 800391e:	71fb      	strb	r3, [r7, #7]
 8003920:	4613      	mov	r3, r2
 8003922:	71bb      	strb	r3, [r7, #6]
	if (refon) ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]|0x04;
 8003924:	79bb      	ldrb	r3, [r7, #6]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d011      	beq.n	800394e <LTC681x_set_cfgr_refon+0x3a>
 800392a:	79fb      	ldrb	r3, [r7, #7]
 800392c:	22e8      	movs	r2, #232	; 0xe8
 800392e:	fb02 f303 	mul.w	r3, r2, r3
 8003932:	683a      	ldr	r2, [r7, #0]
 8003934:	4413      	add	r3, r2
 8003936:	781a      	ldrb	r2, [r3, #0]
 8003938:	79fb      	ldrb	r3, [r7, #7]
 800393a:	21e8      	movs	r1, #232	; 0xe8
 800393c:	fb01 f303 	mul.w	r3, r1, r3
 8003940:	6839      	ldr	r1, [r7, #0]
 8003942:	440b      	add	r3, r1
 8003944:	f042 0204 	orr.w	r2, r2, #4
 8003948:	b2d2      	uxtb	r2, r2
 800394a:	701a      	strb	r2, [r3, #0]
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFB;
}
 800394c:	e010      	b.n	8003970 <LTC681x_set_cfgr_refon+0x5c>
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFB;
 800394e:	79fb      	ldrb	r3, [r7, #7]
 8003950:	22e8      	movs	r2, #232	; 0xe8
 8003952:	fb02 f303 	mul.w	r3, r2, r3
 8003956:	683a      	ldr	r2, [r7, #0]
 8003958:	4413      	add	r3, r2
 800395a:	781a      	ldrb	r2, [r3, #0]
 800395c:	79fb      	ldrb	r3, [r7, #7]
 800395e:	21e8      	movs	r1, #232	; 0xe8
 8003960:	fb01 f303 	mul.w	r3, r1, r3
 8003964:	6839      	ldr	r1, [r7, #0]
 8003966:	440b      	add	r3, r1
 8003968:	f022 0204 	bic.w	r2, r2, #4
 800396c:	b2d2      	uxtb	r2, r2
 800396e:	701a      	strb	r2, [r3, #0]
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <LTC681x_set_cfgr_adcopt>:

/* Helper function to set the ADCOPT bit */
void LTC681x_set_cfgr_adcopt(uint8_t nIC, cell_asic *ic, bool adcopt)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	4603      	mov	r3, r0
 8003984:	6039      	str	r1, [r7, #0]
 8003986:	71fb      	strb	r3, [r7, #7]
 8003988:	4613      	mov	r3, r2
 800398a:	71bb      	strb	r3, [r7, #6]
	if (adcopt) ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]|0x01;
 800398c:	79bb      	ldrb	r3, [r7, #6]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d011      	beq.n	80039b6 <LTC681x_set_cfgr_adcopt+0x3a>
 8003992:	79fb      	ldrb	r3, [r7, #7]
 8003994:	22e8      	movs	r2, #232	; 0xe8
 8003996:	fb02 f303 	mul.w	r3, r2, r3
 800399a:	683a      	ldr	r2, [r7, #0]
 800399c:	4413      	add	r3, r2
 800399e:	781a      	ldrb	r2, [r3, #0]
 80039a0:	79fb      	ldrb	r3, [r7, #7]
 80039a2:	21e8      	movs	r1, #232	; 0xe8
 80039a4:	fb01 f303 	mul.w	r3, r1, r3
 80039a8:	6839      	ldr	r1, [r7, #0]
 80039aa:	440b      	add	r3, r1
 80039ac:	f042 0201 	orr.w	r2, r2, #1
 80039b0:	b2d2      	uxtb	r2, r2
 80039b2:	701a      	strb	r2, [r3, #0]
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFE;
}
 80039b4:	e010      	b.n	80039d8 <LTC681x_set_cfgr_adcopt+0x5c>
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFE;
 80039b6:	79fb      	ldrb	r3, [r7, #7]
 80039b8:	22e8      	movs	r2, #232	; 0xe8
 80039ba:	fb02 f303 	mul.w	r3, r2, r3
 80039be:	683a      	ldr	r2, [r7, #0]
 80039c0:	4413      	add	r3, r2
 80039c2:	781a      	ldrb	r2, [r3, #0]
 80039c4:	79fb      	ldrb	r3, [r7, #7]
 80039c6:	21e8      	movs	r1, #232	; 0xe8
 80039c8:	fb01 f303 	mul.w	r3, r1, r3
 80039cc:	6839      	ldr	r1, [r7, #0]
 80039ce:	440b      	add	r3, r1
 80039d0:	f022 0201 	bic.w	r2, r2, #1
 80039d4:	b2d2      	uxtb	r2, r2
 80039d6:	701a      	strb	r2, [r3, #0]
}
 80039d8:	bf00      	nop
 80039da:	370c      	adds	r7, #12
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <LTC681x_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void LTC681x_set_cfgr_gpio(uint8_t nIC, cell_asic *ic,bool gpio[5])
{
 80039e4:	b480      	push	{r7}
 80039e6:	b087      	sub	sp, #28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	4603      	mov	r3, r0
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
 80039f0:	73fb      	strb	r3, [r7, #15]
	for (int i =0; i<5; i++)
 80039f2:	2300      	movs	r3, #0
 80039f4:	617b      	str	r3, [r7, #20]
 80039f6:	e03b      	b.n	8003a70 <LTC681x_set_cfgr_gpio+0x8c>
	{
		if (gpio[i])ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]|(0x01<<(i+3));
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	4413      	add	r3, r2
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d018      	beq.n	8003a36 <LTC681x_set_cfgr_gpio+0x52>
 8003a04:	7bfb      	ldrb	r3, [r7, #15]
 8003a06:	22e8      	movs	r2, #232	; 0xe8
 8003a08:	fb02 f303 	mul.w	r3, r2, r3
 8003a0c:	68ba      	ldr	r2, [r7, #8]
 8003a0e:	4413      	add	r3, r2
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	b25a      	sxtb	r2, r3
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	3303      	adds	r3, #3
 8003a18:	2101      	movs	r1, #1
 8003a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a1e:	b25b      	sxtb	r3, r3
 8003a20:	4313      	orrs	r3, r2
 8003a22:	b259      	sxtb	r1, r3
 8003a24:	7bfb      	ldrb	r3, [r7, #15]
 8003a26:	22e8      	movs	r2, #232	; 0xe8
 8003a28:	fb02 f303 	mul.w	r3, r2, r3
 8003a2c:	68ba      	ldr	r2, [r7, #8]
 8003a2e:	4413      	add	r3, r2
 8003a30:	b2ca      	uxtb	r2, r1
 8003a32:	701a      	strb	r2, [r3, #0]
 8003a34:	e019      	b.n	8003a6a <LTC681x_set_cfgr_gpio+0x86>
		else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&(~(0x01<<(i+3)));
 8003a36:	7bfb      	ldrb	r3, [r7, #15]
 8003a38:	22e8      	movs	r2, #232	; 0xe8
 8003a3a:	fb02 f303 	mul.w	r3, r2, r3
 8003a3e:	68ba      	ldr	r2, [r7, #8]
 8003a40:	4413      	add	r3, r2
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	b25a      	sxtb	r2, r3
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	3303      	adds	r3, #3
 8003a4a:	2101      	movs	r1, #1
 8003a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a50:	b25b      	sxtb	r3, r3
 8003a52:	43db      	mvns	r3, r3
 8003a54:	b25b      	sxtb	r3, r3
 8003a56:	4013      	ands	r3, r2
 8003a58:	b259      	sxtb	r1, r3
 8003a5a:	7bfb      	ldrb	r3, [r7, #15]
 8003a5c:	22e8      	movs	r2, #232	; 0xe8
 8003a5e:	fb02 f303 	mul.w	r3, r2, r3
 8003a62:	68ba      	ldr	r2, [r7, #8]
 8003a64:	4413      	add	r3, r2
 8003a66:	b2ca      	uxtb	r2, r1
 8003a68:	701a      	strb	r2, [r3, #0]
	for (int i =0; i<5; i++)
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	617b      	str	r3, [r7, #20]
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	2b04      	cmp	r3, #4
 8003a74:	ddc0      	ble.n	80039f8 <LTC681x_set_cfgr_gpio+0x14>
	}
}
 8003a76:	bf00      	nop
 8003a78:	bf00      	nop
 8003a7a:	371c      	adds	r7, #28
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <LTC681x_set_cfgr_dis>:

/* Helper function to control discharge */
void LTC681x_set_cfgr_dis(uint8_t nIC, cell_asic *ic,bool dcc[12])
{
 8003a84:	b480      	push	{r7}
 8003a86:	b087      	sub	sp, #28
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
 8003a90:	73fb      	strb	r3, [r7, #15]
	for (int i =0; i<8; i++)
 8003a92:	2300      	movs	r3, #0
 8003a94:	617b      	str	r3, [r7, #20]
 8003a96:	e039      	b.n	8003b0c <LTC681x_set_cfgr_dis+0x88>
	{
		if (dcc[i])ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]|(0x01<<i);
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d017      	beq.n	8003ad4 <LTC681x_set_cfgr_dis+0x50>
 8003aa4:	7bfb      	ldrb	r3, [r7, #15]
 8003aa6:	22e8      	movs	r2, #232	; 0xe8
 8003aa8:	fb02 f303 	mul.w	r3, r2, r3
 8003aac:	68ba      	ldr	r2, [r7, #8]
 8003aae:	4413      	add	r3, r2
 8003ab0:	791b      	ldrb	r3, [r3, #4]
 8003ab2:	b25a      	sxtb	r2, r3
 8003ab4:	2101      	movs	r1, #1
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8003abc:	b25b      	sxtb	r3, r3
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	b259      	sxtb	r1, r3
 8003ac2:	7bfb      	ldrb	r3, [r7, #15]
 8003ac4:	22e8      	movs	r2, #232	; 0xe8
 8003ac6:	fb02 f303 	mul.w	r3, r2, r3
 8003aca:	68ba      	ldr	r2, [r7, #8]
 8003acc:	4413      	add	r3, r2
 8003ace:	b2ca      	uxtb	r2, r1
 8003ad0:	711a      	strb	r2, [r3, #4]
 8003ad2:	e018      	b.n	8003b06 <LTC681x_set_cfgr_dis+0x82>
		else ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]& (~(0x01<<i));
 8003ad4:	7bfb      	ldrb	r3, [r7, #15]
 8003ad6:	22e8      	movs	r2, #232	; 0xe8
 8003ad8:	fb02 f303 	mul.w	r3, r2, r3
 8003adc:	68ba      	ldr	r2, [r7, #8]
 8003ade:	4413      	add	r3, r2
 8003ae0:	791b      	ldrb	r3, [r3, #4]
 8003ae2:	b25a      	sxtb	r2, r3
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8003aec:	b25b      	sxtb	r3, r3
 8003aee:	43db      	mvns	r3, r3
 8003af0:	b25b      	sxtb	r3, r3
 8003af2:	4013      	ands	r3, r2
 8003af4:	b259      	sxtb	r1, r3
 8003af6:	7bfb      	ldrb	r3, [r7, #15]
 8003af8:	22e8      	movs	r2, #232	; 0xe8
 8003afa:	fb02 f303 	mul.w	r3, r2, r3
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	4413      	add	r3, r2
 8003b02:	b2ca      	uxtb	r2, r1
 8003b04:	711a      	strb	r2, [r3, #4]
	for (int i =0; i<8; i++)
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	3301      	adds	r3, #1
 8003b0a:	617b      	str	r3, [r7, #20]
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	2b07      	cmp	r3, #7
 8003b10:	ddc2      	ble.n	8003a98 <LTC681x_set_cfgr_dis+0x14>
	}
	for (int i =0; i<4; i++)
 8003b12:	2300      	movs	r3, #0
 8003b14:	613b      	str	r3, [r7, #16]
 8003b16:	e03a      	b.n	8003b8e <LTC681x_set_cfgr_dis+0x10a>
	{
		if (dcc[i+8])ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]|(0x01<<i);
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	3308      	adds	r3, #8
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	4413      	add	r3, r2
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d017      	beq.n	8003b56 <LTC681x_set_cfgr_dis+0xd2>
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
 8003b28:	22e8      	movs	r2, #232	; 0xe8
 8003b2a:	fb02 f303 	mul.w	r3, r2, r3
 8003b2e:	68ba      	ldr	r2, [r7, #8]
 8003b30:	4413      	add	r3, r2
 8003b32:	795b      	ldrb	r3, [r3, #5]
 8003b34:	b25a      	sxtb	r2, r3
 8003b36:	2101      	movs	r1, #1
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3e:	b25b      	sxtb	r3, r3
 8003b40:	4313      	orrs	r3, r2
 8003b42:	b259      	sxtb	r1, r3
 8003b44:	7bfb      	ldrb	r3, [r7, #15]
 8003b46:	22e8      	movs	r2, #232	; 0xe8
 8003b48:	fb02 f303 	mul.w	r3, r2, r3
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	4413      	add	r3, r2
 8003b50:	b2ca      	uxtb	r2, r1
 8003b52:	715a      	strb	r2, [r3, #5]
 8003b54:	e018      	b.n	8003b88 <LTC681x_set_cfgr_dis+0x104>
		else ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]&(~(0x01<<i));
 8003b56:	7bfb      	ldrb	r3, [r7, #15]
 8003b58:	22e8      	movs	r2, #232	; 0xe8
 8003b5a:	fb02 f303 	mul.w	r3, r2, r3
 8003b5e:	68ba      	ldr	r2, [r7, #8]
 8003b60:	4413      	add	r3, r2
 8003b62:	795b      	ldrb	r3, [r3, #5]
 8003b64:	b25a      	sxtb	r2, r3
 8003b66:	2101      	movs	r1, #1
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b6e:	b25b      	sxtb	r3, r3
 8003b70:	43db      	mvns	r3, r3
 8003b72:	b25b      	sxtb	r3, r3
 8003b74:	4013      	ands	r3, r2
 8003b76:	b259      	sxtb	r1, r3
 8003b78:	7bfb      	ldrb	r3, [r7, #15]
 8003b7a:	22e8      	movs	r2, #232	; 0xe8
 8003b7c:	fb02 f303 	mul.w	r3, r2, r3
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	4413      	add	r3, r2
 8003b84:	b2ca      	uxtb	r2, r1
 8003b86:	715a      	strb	r2, [r3, #5]
	for (int i =0; i<4; i++)
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	613b      	str	r3, [r7, #16]
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	2b03      	cmp	r3, #3
 8003b92:	ddc1      	ble.n	8003b18 <LTC681x_set_cfgr_dis+0x94>
	}
}
 8003b94:	bf00      	nop
 8003b96:	bf00      	nop
 8003b98:	371c      	adds	r7, #28
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr

08003ba2 <LTC681x_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void LTC681x_set_cfgr_dcto(uint8_t nIC, cell_asic *ic,bool dcto[4])
{
 8003ba2:	b480      	push	{r7}
 8003ba4:	b087      	sub	sp, #28
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	4603      	mov	r3, r0
 8003baa:	60b9      	str	r1, [r7, #8]
 8003bac:	607a      	str	r2, [r7, #4]
 8003bae:	73fb      	strb	r3, [r7, #15]
	for(int i =0;i<4;i++)
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	617b      	str	r3, [r7, #20]
 8003bb4:	e03b      	b.n	8003c2e <LTC681x_set_cfgr_dcto+0x8c>
	{
		if(dcto[i])ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]|(0x01<<(i+4));
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	4413      	add	r3, r2
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d018      	beq.n	8003bf4 <LTC681x_set_cfgr_dcto+0x52>
 8003bc2:	7bfb      	ldrb	r3, [r7, #15]
 8003bc4:	22e8      	movs	r2, #232	; 0xe8
 8003bc6:	fb02 f303 	mul.w	r3, r2, r3
 8003bca:	68ba      	ldr	r2, [r7, #8]
 8003bcc:	4413      	add	r3, r2
 8003bce:	795b      	ldrb	r3, [r3, #5]
 8003bd0:	b25a      	sxtb	r2, r3
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	3304      	adds	r3, #4
 8003bd6:	2101      	movs	r1, #1
 8003bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bdc:	b25b      	sxtb	r3, r3
 8003bde:	4313      	orrs	r3, r2
 8003be0:	b259      	sxtb	r1, r3
 8003be2:	7bfb      	ldrb	r3, [r7, #15]
 8003be4:	22e8      	movs	r2, #232	; 0xe8
 8003be6:	fb02 f303 	mul.w	r3, r2, r3
 8003bea:	68ba      	ldr	r2, [r7, #8]
 8003bec:	4413      	add	r3, r2
 8003bee:	b2ca      	uxtb	r2, r1
 8003bf0:	715a      	strb	r2, [r3, #5]
 8003bf2:	e019      	b.n	8003c28 <LTC681x_set_cfgr_dcto+0x86>
		else ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]&(~(0x01<<(i+4)));
 8003bf4:	7bfb      	ldrb	r3, [r7, #15]
 8003bf6:	22e8      	movs	r2, #232	; 0xe8
 8003bf8:	fb02 f303 	mul.w	r3, r2, r3
 8003bfc:	68ba      	ldr	r2, [r7, #8]
 8003bfe:	4413      	add	r3, r2
 8003c00:	795b      	ldrb	r3, [r3, #5]
 8003c02:	b25a      	sxtb	r2, r3
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	3304      	adds	r3, #4
 8003c08:	2101      	movs	r1, #1
 8003c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c0e:	b25b      	sxtb	r3, r3
 8003c10:	43db      	mvns	r3, r3
 8003c12:	b25b      	sxtb	r3, r3
 8003c14:	4013      	ands	r3, r2
 8003c16:	b259      	sxtb	r1, r3
 8003c18:	7bfb      	ldrb	r3, [r7, #15]
 8003c1a:	22e8      	movs	r2, #232	; 0xe8
 8003c1c:	fb02 f303 	mul.w	r3, r2, r3
 8003c20:	68ba      	ldr	r2, [r7, #8]
 8003c22:	4413      	add	r3, r2
 8003c24:	b2ca      	uxtb	r2, r1
 8003c26:	715a      	strb	r2, [r3, #5]
	for(int i =0;i<4;i++)
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	617b      	str	r3, [r7, #20]
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	2b03      	cmp	r3, #3
 8003c32:	ddc0      	ble.n	8003bb6 <LTC681x_set_cfgr_dcto+0x14>
	}
}
 8003c34:	bf00      	nop
 8003c36:	bf00      	nop
 8003c38:	371c      	adds	r7, #28
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr

08003c42 <LTC681x_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void LTC681x_set_cfgr_uv(uint8_t nIC, cell_asic *ic,uint16_t uv)
{
 8003c42:	b480      	push	{r7}
 8003c44:	b085      	sub	sp, #20
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	4603      	mov	r3, r0
 8003c4a:	6039      	str	r1, [r7, #0]
 8003c4c:	71fb      	strb	r3, [r7, #7]
 8003c4e:	4613      	mov	r3, r2
 8003c50:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = (uv/16)-1;
 8003c52:	88bb      	ldrh	r3, [r7, #4]
 8003c54:	091b      	lsrs	r3, r3, #4
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	81fb      	strh	r3, [r7, #14]
	ic[nIC].config.tx_data[1] = 0x00FF & tmp;
 8003c5c:	79fb      	ldrb	r3, [r7, #7]
 8003c5e:	22e8      	movs	r2, #232	; 0xe8
 8003c60:	fb02 f303 	mul.w	r3, r2, r3
 8003c64:	683a      	ldr	r2, [r7, #0]
 8003c66:	4413      	add	r3, r2
 8003c68:	89fa      	ldrh	r2, [r7, #14]
 8003c6a:	b2d2      	uxtb	r2, r2
 8003c6c:	705a      	strb	r2, [r3, #1]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]&0xF0;
 8003c6e:	79fb      	ldrb	r3, [r7, #7]
 8003c70:	22e8      	movs	r2, #232	; 0xe8
 8003c72:	fb02 f303 	mul.w	r3, r2, r3
 8003c76:	683a      	ldr	r2, [r7, #0]
 8003c78:	4413      	add	r3, r2
 8003c7a:	789a      	ldrb	r2, [r3, #2]
 8003c7c:	79fb      	ldrb	r3, [r7, #7]
 8003c7e:	21e8      	movs	r1, #232	; 0xe8
 8003c80:	fb01 f303 	mul.w	r3, r1, r3
 8003c84:	6839      	ldr	r1, [r7, #0]
 8003c86:	440b      	add	r3, r1
 8003c88:	f022 020f 	bic.w	r2, r2, #15
 8003c8c:	b2d2      	uxtb	r2, r2
 8003c8e:	709a      	strb	r2, [r3, #2]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]|((0x0F00 & tmp)>>8);
 8003c90:	79fb      	ldrb	r3, [r7, #7]
 8003c92:	22e8      	movs	r2, #232	; 0xe8
 8003c94:	fb02 f303 	mul.w	r3, r2, r3
 8003c98:	683a      	ldr	r2, [r7, #0]
 8003c9a:	4413      	add	r3, r2
 8003c9c:	789b      	ldrb	r3, [r3, #2]
 8003c9e:	b25a      	sxtb	r2, r3
 8003ca0:	89fb      	ldrh	r3, [r7, #14]
 8003ca2:	0a1b      	lsrs	r3, r3, #8
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	b25b      	sxtb	r3, r3
 8003ca8:	f003 030f 	and.w	r3, r3, #15
 8003cac:	b25b      	sxtb	r3, r3
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	b259      	sxtb	r1, r3
 8003cb2:	79fb      	ldrb	r3, [r7, #7]
 8003cb4:	22e8      	movs	r2, #232	; 0xe8
 8003cb6:	fb02 f303 	mul.w	r3, r2, r3
 8003cba:	683a      	ldr	r2, [r7, #0]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	b2ca      	uxtb	r2, r1
 8003cc0:	709a      	strb	r2, [r3, #2]
}
 8003cc2:	bf00      	nop
 8003cc4:	3714      	adds	r7, #20
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr

08003cce <LTC681x_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void LTC681x_set_cfgr_ov(uint8_t nIC, cell_asic *ic,uint16_t ov)
{
 8003cce:	b480      	push	{r7}
 8003cd0:	b085      	sub	sp, #20
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	6039      	str	r1, [r7, #0]
 8003cd8:	71fb      	strb	r3, [r7, #7]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = (ov/16);
 8003cde:	88bb      	ldrh	r3, [r7, #4]
 8003ce0:	091b      	lsrs	r3, r3, #4
 8003ce2:	81fb      	strh	r3, [r7, #14]
	ic[nIC].config.tx_data[3] = 0x00FF & (tmp>>4);
 8003ce4:	89fb      	ldrh	r3, [r7, #14]
 8003ce6:	091b      	lsrs	r3, r3, #4
 8003ce8:	b299      	uxth	r1, r3
 8003cea:	79fb      	ldrb	r3, [r7, #7]
 8003cec:	22e8      	movs	r2, #232	; 0xe8
 8003cee:	fb02 f303 	mul.w	r3, r2, r3
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	4413      	add	r3, r2
 8003cf6:	b2ca      	uxtb	r2, r1
 8003cf8:	70da      	strb	r2, [r3, #3]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]&0x0F;
 8003cfa:	79fb      	ldrb	r3, [r7, #7]
 8003cfc:	22e8      	movs	r2, #232	; 0xe8
 8003cfe:	fb02 f303 	mul.w	r3, r2, r3
 8003d02:	683a      	ldr	r2, [r7, #0]
 8003d04:	4413      	add	r3, r2
 8003d06:	789a      	ldrb	r2, [r3, #2]
 8003d08:	79fb      	ldrb	r3, [r7, #7]
 8003d0a:	21e8      	movs	r1, #232	; 0xe8
 8003d0c:	fb01 f303 	mul.w	r3, r1, r3
 8003d10:	6839      	ldr	r1, [r7, #0]
 8003d12:	440b      	add	r3, r1
 8003d14:	f002 020f 	and.w	r2, r2, #15
 8003d18:	b2d2      	uxtb	r2, r2
 8003d1a:	709a      	strb	r2, [r3, #2]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]|((0x000F & tmp)<<4);
 8003d1c:	79fb      	ldrb	r3, [r7, #7]
 8003d1e:	22e8      	movs	r2, #232	; 0xe8
 8003d20:	fb02 f303 	mul.w	r3, r2, r3
 8003d24:	683a      	ldr	r2, [r7, #0]
 8003d26:	4413      	add	r3, r2
 8003d28:	789b      	ldrb	r3, [r3, #2]
 8003d2a:	b25a      	sxtb	r2, r3
 8003d2c:	89fb      	ldrh	r3, [r7, #14]
 8003d2e:	011b      	lsls	r3, r3, #4
 8003d30:	b25b      	sxtb	r3, r3
 8003d32:	4313      	orrs	r3, r2
 8003d34:	b259      	sxtb	r1, r3
 8003d36:	79fb      	ldrb	r3, [r7, #7]
 8003d38:	22e8      	movs	r2, #232	; 0xe8
 8003d3a:	fb02 f303 	mul.w	r3, r2, r3
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	4413      	add	r3, r2
 8003d42:	b2ca      	uxtb	r2, r1
 8003d44:	709a      	strb	r2, [r3, #2]
}
 8003d46:	bf00      	nop
 8003d48:	3714      	adds	r7, #20
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
	...

08003d54 <cs_low>:
#include "stm32f4xx_hal.h"

extern SPI_HandleTypeDef hspi1;

void cs_low(uint8_t pin)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8003d5e:	2200      	movs	r2, #0
 8003d60:	2108      	movs	r1, #8
 8003d62:	4803      	ldr	r0, [pc, #12]	; (8003d70 <cs_low+0x1c>)
 8003d64:	f002 fd26 	bl	80067b4 <HAL_GPIO_WritePin>
}
 8003d68:	bf00      	nop
 8003d6a:	3708      	adds	r7, #8
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	40020800 	.word	0x40020800

08003d74 <cs_high>:

void cs_high(uint8_t pin)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8003d7e:	2201      	movs	r2, #1
 8003d80:	2108      	movs	r1, #8
 8003d82:	4803      	ldr	r0, [pc, #12]	; (8003d90 <cs_high+0x1c>)
 8003d84:	f002 fd16 	bl	80067b4 <HAL_GPIO_WritePin>
}
 8003d88:	bf00      	nop
 8003d8a:	3708      	adds	r7, #8
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40020800 	.word	0x40020800

08003d94 <delay_u>:

void delay_u(uint16_t micro)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	80fb      	strh	r3, [r7, #6]
  HAL_Delay(1);
 8003d9e:	2001      	movs	r0, #1
 8003da0:	f001 f8da 	bl	8004f58 <HAL_Delay>
}
 8003da4:	bf00      	nop
 8003da6:	3708      	adds	r7, #8
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <spi_write_array>:
Writes an array of bytes out of the SPI port
*/
void spi_write_array(uint8_t len, // Option: Number of bytes to be written on the SPI port
                     uint8_t data[] //Array of bytes to be written on the SPI port
                    )
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	4603      	mov	r3, r0
 8003db4:	6039      	str	r1, [r7, #0]
 8003db6:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi1, data, len, 100);
 8003db8:	79fb      	ldrb	r3, [r7, #7]
 8003dba:	b29a      	uxth	r2, r3
 8003dbc:	2364      	movs	r3, #100	; 0x64
 8003dbe:	6839      	ldr	r1, [r7, #0]
 8003dc0:	4803      	ldr	r0, [pc, #12]	; (8003dd0 <spi_write_array+0x24>)
 8003dc2:	f003 fb82 	bl	80074ca <HAL_SPI_Transmit>
}
 8003dc6:	bf00      	nop
 8003dc8:	3708      	adds	r7, #8
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	2000299c 	.word	0x2000299c

08003dd4 <spi_write_read>:
void spi_write_read(uint8_t tx_Data[],//array of data to be written on SPI port
                    uint8_t tx_len, //length of the tx data arry
                    uint8_t *rx_data,//Input: array that will store the data read by the SPI port
                    uint8_t rx_len //Option: number of bytes to be read from the SPI port
                   )
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b086      	sub	sp, #24
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	607a      	str	r2, [r7, #4]
 8003dde:	461a      	mov	r2, r3
 8003de0:	460b      	mov	r3, r1
 8003de2:	72fb      	strb	r3, [r7, #11]
 8003de4:	4613      	mov	r3, r2
 8003de6:	72bb      	strb	r3, [r7, #10]
  for (uint8_t i = 0; i < tx_len; i++)
 8003de8:	2300      	movs	r3, #0
 8003dea:	75fb      	strb	r3, [r7, #23]
 8003dec:	e00a      	b.n	8003e04 <spi_write_read+0x30>
  {
    HAL_SPI_Transmit(&hspi1, &tx_Data[i], 1, 100);
 8003dee:	7dfb      	ldrb	r3, [r7, #23]
 8003df0:	68fa      	ldr	r2, [r7, #12]
 8003df2:	18d1      	adds	r1, r2, r3
 8003df4:	2364      	movs	r3, #100	; 0x64
 8003df6:	2201      	movs	r2, #1
 8003df8:	4810      	ldr	r0, [pc, #64]	; (8003e3c <spi_write_read+0x68>)
 8003dfa:	f003 fb66 	bl	80074ca <HAL_SPI_Transmit>
  for (uint8_t i = 0; i < tx_len; i++)
 8003dfe:	7dfb      	ldrb	r3, [r7, #23]
 8003e00:	3301      	adds	r3, #1
 8003e02:	75fb      	strb	r3, [r7, #23]
 8003e04:	7dfa      	ldrb	r2, [r7, #23]
 8003e06:	7afb      	ldrb	r3, [r7, #11]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d3f0      	bcc.n	8003dee <spi_write_read+0x1a>
  }

  for (uint8_t i = 0; i < rx_len; i++)
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	75bb      	strb	r3, [r7, #22]
 8003e10:	e00a      	b.n	8003e28 <spi_write_read+0x54>
  {
	HAL_SPI_Receive(&hspi1, &rx_data[i], 1, 100);
 8003e12:	7dbb      	ldrb	r3, [r7, #22]
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	18d1      	adds	r1, r2, r3
 8003e18:	2364      	movs	r3, #100	; 0x64
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	4807      	ldr	r0, [pc, #28]	; (8003e3c <spi_write_read+0x68>)
 8003e1e:	f003 fc90 	bl	8007742 <HAL_SPI_Receive>
  for (uint8_t i = 0; i < rx_len; i++)
 8003e22:	7dbb      	ldrb	r3, [r7, #22]
 8003e24:	3301      	adds	r3, #1
 8003e26:	75bb      	strb	r3, [r7, #22]
 8003e28:	7dba      	ldrb	r2, [r7, #22]
 8003e2a:	7abb      	ldrb	r3, [r7, #10]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d3f0      	bcc.n	8003e12 <spi_write_read+0x3e>
  }

}
 8003e30:	bf00      	nop
 8003e32:	bf00      	nop
 8003e34:	3718      	adds	r7, #24
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	2000299c 	.word	0x2000299c

08003e40 <spi_read_byte>:


uint8_t spi_read_byte(uint8_t tx_dat)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	4603      	mov	r3, r0
 8003e48:	71fb      	strb	r3, [r7, #7]
  uint8_t data;
  HAL_SPI_Receive(&hspi1, &data, 1, 100);
 8003e4a:	f107 010f 	add.w	r1, r7, #15
 8003e4e:	2364      	movs	r3, #100	; 0x64
 8003e50:	2201      	movs	r2, #1
 8003e52:	4804      	ldr	r0, [pc, #16]	; (8003e64 <spi_read_byte+0x24>)
 8003e54:	f003 fc75 	bl	8007742 <HAL_SPI_Receive>
  return(data);
 8003e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3710      	adds	r7, #16
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	2000299c 	.word	0x2000299c

08003e68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003e6c:	f001 f802 	bl	8004e74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003e70:	f000 f84c 	bl	8003f0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003e74:	f000 fba2 	bl	80045bc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003e78:	f000 fb76 	bl	8004568 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8003e7c:	f000 f958 	bl	8004130 <MX_CAN1_Init>
  MX_SPI1_Init();
 8003e80:	f000 f9c2 	bl	8004208 <MX_SPI1_Init>
  MX_CAN2_Init();
 8003e84:	f000 f98a 	bl	800419c <MX_CAN2_Init>
  MX_TIM1_Init();
 8003e88:	f000 f9f4 	bl	8004274 <MX_TIM1_Init>
  MX_TIM2_Init();
 8003e8c:	f000 fa9e 	bl	80043cc <MX_TIM2_Init>
  MX_TIM4_Init();
 8003e90:	f000 fb1c 	bl	80044cc <MX_TIM4_Init>
  MX_ADC1_Init();
 8003e94:	f000 f8a8 	bl	8003fe8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8003e98:	f000 f8f8 	bl	800408c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  FEB_BMS_Precharge_Open();
 8003e9c:	f7fd f896 	bl	8000fcc <FEB_BMS_Precharge_Open>
  FEB_BMS_Shutdown_Startup();
 8003ea0:	f7fd f8ac 	bl	8000ffc <FEB_BMS_Shutdown_Startup>
  FEB_BMS_State_Validate();
 8003ea4:	f7fd f8d6 	bl	8001054 <FEB_BMS_State_Validate>
  FEB_LTC6811_Setup();
 8003ea8:	f7fd fdc2 	bl	8001a30 <FEB_LTC6811_Setup>
  FEB_CAN_Init();
 8003eac:	f7fd f8da 	bl	8001064 <FEB_CAN_Init>
  FEB_CAN_Charger_Init();
 8003eb0:	f7fd f93e 	bl	8001130 <FEB_CAN_Charger_Init>
  FEB_Fan_Init();
 8003eb4:	f7fd fc20 	bl	80016f8 <FEB_Fan_Init>
  FEB_Timer_Init();
 8003eb8:	f7fe fcec 	bl	8002894 <FEB_Timer_Init>

  HAL_Delay(1000);
 8003ebc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ec0:	f001 f84a 	bl	8004f58 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	// *********************** Reset State ***********************
	FEB_LTC6811_Clear_Voltage();
 8003ec4:	f7fe f88e 	bl	8001fe4 <FEB_LTC6811_Clear_Voltage>
	FEB_LTC6811_Clear_Temperature();
 8003ec8:	f7fe fc30 	bl	800272c <FEB_LTC6811_Clear_Temperature>

	// *********************** Cell Voltage ***********************
	FEB_LTC6811_Poll_Voltage();
 8003ecc:	f7fd fe1e 	bl	8001b0c <FEB_LTC6811_Poll_Voltage>
  	FEB_LTC6811_Validate_Voltage();
 8003ed0:	f7fd ff96 	bl	8001e00 <FEB_LTC6811_Validate_Voltage>
	FEB_LTC6811_UART_Transmit_Voltage();
 8003ed4:	f7fd ffd2 	bl	8001e7c <FEB_LTC6811_UART_Transmit_Voltage>

	// *********************** Cell Temperature ***********************
	FEB_LTC6811_Poll_Temperature();
 8003ed8:	f7fe f8b0 	bl	800203c <FEB_LTC6811_Poll_Temperature>
  	FEB_LTC6811_Validate_Temperature();
 8003edc:	f7fe fb66 	bl	80025ac <FEB_LTC6811_Validate_Temperature>
	FEB_LTC6811_UART_Transmit_Temperature();
 8003ee0:	f7fe fba8 	bl	8002634 <FEB_LTC6811_UART_Transmit_Temperature>

	// *********************** IVT ***********************
	FEB_CAN_IVT_Process();
 8003ee4:	f7fd faac 	bl	8001440 <FEB_CAN_IVT_Process>

	// *********************** Cell Balance ***********************
	FEB_LTC6811_Balance_Cells();
 8003ee8:	f7fd fed2 	bl	8001c90 <FEB_LTC6811_Balance_Cells>
	FEB_LTC6811_UART_Transmit_Discharge();
 8003eec:	f7fd ff04 	bl	8001cf8 <FEB_LTC6811_UART_Transmit_Discharge>

	// *********************** Charger ***********************
	FEB_CAN_Charger_Process(&hcan1);
 8003ef0:	4805      	ldr	r0, [pc, #20]	; (8003f08 <main+0xa0>)
 8003ef2:	f7fd f9c6 	bl	8001282 <FEB_CAN_Charger_Process>

	// *********************** Fan ***********************
	FEB_Fan_Process();
 8003ef6:	f7fd fcef 	bl	80018d8 <FEB_Fan_Process>

	// *********************** Inverter ***********************
	FEB_CAN_Inverter_Process();
 8003efa:	f7fd fbdf 	bl	80016bc <FEB_CAN_Inverter_Process>

	if (FEB_CAN_CHARGER_START_CHARGE == 1) {
		HAL_Delay(1000);	// 1Hz
	} else {
		HAL_Delay(200);		// 5Hz
 8003efe:	20c8      	movs	r0, #200	; 0xc8
 8003f00:	f001 f82a 	bl	8004f58 <HAL_Delay>
	FEB_LTC6811_Clear_Voltage();
 8003f04:	e7de      	b.n	8003ec4 <main+0x5c>
 8003f06:	bf00      	nop
 8003f08:	2000294c 	.word	0x2000294c

08003f0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b094      	sub	sp, #80	; 0x50
 8003f10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f12:	f107 031c 	add.w	r3, r7, #28
 8003f16:	2234      	movs	r2, #52	; 0x34
 8003f18:	2100      	movs	r1, #0
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f005 fb32 	bl	8009584 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f20:	f107 0308 	add.w	r3, r7, #8
 8003f24:	2200      	movs	r2, #0
 8003f26:	601a      	str	r2, [r3, #0]
 8003f28:	605a      	str	r2, [r3, #4]
 8003f2a:	609a      	str	r2, [r3, #8]
 8003f2c:	60da      	str	r2, [r3, #12]
 8003f2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f30:	2300      	movs	r3, #0
 8003f32:	607b      	str	r3, [r7, #4]
 8003f34:	4b2a      	ldr	r3, [pc, #168]	; (8003fe0 <SystemClock_Config+0xd4>)
 8003f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f38:	4a29      	ldr	r2, [pc, #164]	; (8003fe0 <SystemClock_Config+0xd4>)
 8003f3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f3e:	6413      	str	r3, [r2, #64]	; 0x40
 8003f40:	4b27      	ldr	r3, [pc, #156]	; (8003fe0 <SystemClock_Config+0xd4>)
 8003f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f48:	607b      	str	r3, [r7, #4]
 8003f4a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	603b      	str	r3, [r7, #0]
 8003f50:	4b24      	ldr	r3, [pc, #144]	; (8003fe4 <SystemClock_Config+0xd8>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003f58:	4a22      	ldr	r2, [pc, #136]	; (8003fe4 <SystemClock_Config+0xd8>)
 8003f5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f5e:	6013      	str	r3, [r2, #0]
 8003f60:	4b20      	ldr	r3, [pc, #128]	; (8003fe4 <SystemClock_Config+0xd8>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003f68:	603b      	str	r3, [r7, #0]
 8003f6a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003f6c:	2302      	movs	r3, #2
 8003f6e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003f70:	2301      	movs	r3, #1
 8003f72:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003f74:	2310      	movs	r3, #16
 8003f76:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f78:	2302      	movs	r3, #2
 8003f7a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003f80:	2308      	movs	r3, #8
 8003f82:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 128;
 8003f84:	2380      	movs	r3, #128	; 0x80
 8003f86:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003f88:	2302      	movs	r3, #2
 8003f8a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003f90:	2302      	movs	r3, #2
 8003f92:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f94:	f107 031c 	add.w	r3, r7, #28
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f002 ff6f 	bl	8006e7c <HAL_RCC_OscConfig>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003fa4:	f000 fb74 	bl	8004690 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003fa8:	230f      	movs	r3, #15
 8003faa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003fac:	2302      	movs	r3, #2
 8003fae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003fb4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003fb8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003fba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003fbe:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003fc0:	f107 0308 	add.w	r3, r7, #8
 8003fc4:	2104      	movs	r1, #4
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f002 fc0e 	bl	80067e8 <HAL_RCC_ClockConfig>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d001      	beq.n	8003fd6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8003fd2:	f000 fb5d 	bl	8004690 <Error_Handler>
  }
}
 8003fd6:	bf00      	nop
 8003fd8:	3750      	adds	r7, #80	; 0x50
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	40023800 	.word	0x40023800
 8003fe4:	40007000 	.word	0x40007000

08003fe8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003fee:	463b      	mov	r3, r7
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	601a      	str	r2, [r3, #0]
 8003ff4:	605a      	str	r2, [r3, #4]
 8003ff6:	609a      	str	r2, [r3, #8]
 8003ff8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003ffa:	4b21      	ldr	r3, [pc, #132]	; (8004080 <MX_ADC1_Init+0x98>)
 8003ffc:	4a21      	ldr	r2, [pc, #132]	; (8004084 <MX_ADC1_Init+0x9c>)
 8003ffe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004000:	4b1f      	ldr	r3, [pc, #124]	; (8004080 <MX_ADC1_Init+0x98>)
 8004002:	2200      	movs	r2, #0
 8004004:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004006:	4b1e      	ldr	r3, [pc, #120]	; (8004080 <MX_ADC1_Init+0x98>)
 8004008:	2200      	movs	r2, #0
 800400a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800400c:	4b1c      	ldr	r3, [pc, #112]	; (8004080 <MX_ADC1_Init+0x98>)
 800400e:	2200      	movs	r2, #0
 8004010:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004012:	4b1b      	ldr	r3, [pc, #108]	; (8004080 <MX_ADC1_Init+0x98>)
 8004014:	2200      	movs	r2, #0
 8004016:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004018:	4b19      	ldr	r3, [pc, #100]	; (8004080 <MX_ADC1_Init+0x98>)
 800401a:	2200      	movs	r2, #0
 800401c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004020:	4b17      	ldr	r3, [pc, #92]	; (8004080 <MX_ADC1_Init+0x98>)
 8004022:	2200      	movs	r2, #0
 8004024:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004026:	4b16      	ldr	r3, [pc, #88]	; (8004080 <MX_ADC1_Init+0x98>)
 8004028:	4a17      	ldr	r2, [pc, #92]	; (8004088 <MX_ADC1_Init+0xa0>)
 800402a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800402c:	4b14      	ldr	r3, [pc, #80]	; (8004080 <MX_ADC1_Init+0x98>)
 800402e:	2200      	movs	r2, #0
 8004030:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8004032:	4b13      	ldr	r3, [pc, #76]	; (8004080 <MX_ADC1_Init+0x98>)
 8004034:	2201      	movs	r2, #1
 8004036:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004038:	4b11      	ldr	r3, [pc, #68]	; (8004080 <MX_ADC1_Init+0x98>)
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004040:	4b0f      	ldr	r3, [pc, #60]	; (8004080 <MX_ADC1_Init+0x98>)
 8004042:	2201      	movs	r2, #1
 8004044:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004046:	480e      	ldr	r0, [pc, #56]	; (8004080 <MX_ADC1_Init+0x98>)
 8004048:	f000 ffaa 	bl	8004fa0 <HAL_ADC_Init>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8004052:	f000 fb1d 	bl	8004690 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8004056:	2308      	movs	r3, #8
 8004058:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800405a:	2301      	movs	r3, #1
 800405c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800405e:	2300      	movs	r3, #0
 8004060:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004062:	463b      	mov	r3, r7
 8004064:	4619      	mov	r1, r3
 8004066:	4806      	ldr	r0, [pc, #24]	; (8004080 <MX_ADC1_Init+0x98>)
 8004068:	f001 f948 	bl	80052fc <HAL_ADC_ConfigChannel>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8004072:	f000 fb0d 	bl	8004690 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004076:	bf00      	nop
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	200028bc 	.word	0x200028bc
 8004084:	40012000 	.word	0x40012000
 8004088:	0f000001 	.word	0x0f000001

0800408c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004092:	463b      	mov	r3, r7
 8004094:	2200      	movs	r2, #0
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	605a      	str	r2, [r3, #4]
 800409a:	609a      	str	r2, [r3, #8]
 800409c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800409e:	4b21      	ldr	r3, [pc, #132]	; (8004124 <MX_ADC2_Init+0x98>)
 80040a0:	4a21      	ldr	r2, [pc, #132]	; (8004128 <MX_ADC2_Init+0x9c>)
 80040a2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80040a4:	4b1f      	ldr	r3, [pc, #124]	; (8004124 <MX_ADC2_Init+0x98>)
 80040a6:	2200      	movs	r2, #0
 80040a8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80040aa:	4b1e      	ldr	r3, [pc, #120]	; (8004124 <MX_ADC2_Init+0x98>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80040b0:	4b1c      	ldr	r3, [pc, #112]	; (8004124 <MX_ADC2_Init+0x98>)
 80040b2:	2200      	movs	r2, #0
 80040b4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80040b6:	4b1b      	ldr	r3, [pc, #108]	; (8004124 <MX_ADC2_Init+0x98>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80040bc:	4b19      	ldr	r3, [pc, #100]	; (8004124 <MX_ADC2_Init+0x98>)
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80040c4:	4b17      	ldr	r3, [pc, #92]	; (8004124 <MX_ADC2_Init+0x98>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80040ca:	4b16      	ldr	r3, [pc, #88]	; (8004124 <MX_ADC2_Init+0x98>)
 80040cc:	4a17      	ldr	r2, [pc, #92]	; (800412c <MX_ADC2_Init+0xa0>)
 80040ce:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80040d0:	4b14      	ldr	r3, [pc, #80]	; (8004124 <MX_ADC2_Init+0x98>)
 80040d2:	2200      	movs	r2, #0
 80040d4:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80040d6:	4b13      	ldr	r3, [pc, #76]	; (8004124 <MX_ADC2_Init+0x98>)
 80040d8:	2201      	movs	r2, #1
 80040da:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80040dc:	4b11      	ldr	r3, [pc, #68]	; (8004124 <MX_ADC2_Init+0x98>)
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80040e4:	4b0f      	ldr	r3, [pc, #60]	; (8004124 <MX_ADC2_Init+0x98>)
 80040e6:	2201      	movs	r2, #1
 80040e8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80040ea:	480e      	ldr	r0, [pc, #56]	; (8004124 <MX_ADC2_Init+0x98>)
 80040ec:	f000 ff58 	bl	8004fa0 <HAL_ADC_Init>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d001      	beq.n	80040fa <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80040f6:	f000 facb 	bl	8004690 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80040fa:	2309      	movs	r3, #9
 80040fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80040fe:	2301      	movs	r3, #1
 8004100:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004102:	2300      	movs	r3, #0
 8004104:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004106:	463b      	mov	r3, r7
 8004108:	4619      	mov	r1, r3
 800410a:	4806      	ldr	r0, [pc, #24]	; (8004124 <MX_ADC2_Init+0x98>)
 800410c:	f001 f8f6 	bl	80052fc <HAL_ADC_ConfigChannel>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8004116:	f000 fabb 	bl	8004690 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800411a:	bf00      	nop
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	20002904 	.word	0x20002904
 8004128:	40012100 	.word	0x40012100
 800412c:	0f000001 	.word	0x0f000001

08004130 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8004134:	4b17      	ldr	r3, [pc, #92]	; (8004194 <MX_CAN1_Init+0x64>)
 8004136:	4a18      	ldr	r2, [pc, #96]	; (8004198 <MX_CAN1_Init+0x68>)
 8004138:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800413a:	4b16      	ldr	r3, [pc, #88]	; (8004194 <MX_CAN1_Init+0x64>)
 800413c:	2210      	movs	r2, #16
 800413e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8004140:	4b14      	ldr	r3, [pc, #80]	; (8004194 <MX_CAN1_Init+0x64>)
 8004142:	2200      	movs	r2, #0
 8004144:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8004146:	4b13      	ldr	r3, [pc, #76]	; (8004194 <MX_CAN1_Init+0x64>)
 8004148:	2200      	movs	r2, #0
 800414a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800414c:	4b11      	ldr	r3, [pc, #68]	; (8004194 <MX_CAN1_Init+0x64>)
 800414e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004152:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8004154:	4b0f      	ldr	r3, [pc, #60]	; (8004194 <MX_CAN1_Init+0x64>)
 8004156:	2200      	movs	r2, #0
 8004158:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800415a:	4b0e      	ldr	r3, [pc, #56]	; (8004194 <MX_CAN1_Init+0x64>)
 800415c:	2200      	movs	r2, #0
 800415e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8004160:	4b0c      	ldr	r3, [pc, #48]	; (8004194 <MX_CAN1_Init+0x64>)
 8004162:	2200      	movs	r2, #0
 8004164:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8004166:	4b0b      	ldr	r3, [pc, #44]	; (8004194 <MX_CAN1_Init+0x64>)
 8004168:	2200      	movs	r2, #0
 800416a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800416c:	4b09      	ldr	r3, [pc, #36]	; (8004194 <MX_CAN1_Init+0x64>)
 800416e:	2200      	movs	r2, #0
 8004170:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8004172:	4b08      	ldr	r3, [pc, #32]	; (8004194 <MX_CAN1_Init+0x64>)
 8004174:	2200      	movs	r2, #0
 8004176:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8004178:	4b06      	ldr	r3, [pc, #24]	; (8004194 <MX_CAN1_Init+0x64>)
 800417a:	2200      	movs	r2, #0
 800417c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800417e:	4805      	ldr	r0, [pc, #20]	; (8004194 <MX_CAN1_Init+0x64>)
 8004180:	f001 faea 	bl	8005758 <HAL_CAN_Init>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d001      	beq.n	800418e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800418a:	f000 fa81 	bl	8004690 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800418e:	bf00      	nop
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	2000294c 	.word	0x2000294c
 8004198:	40006400 	.word	0x40006400

0800419c <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80041a0:	4b17      	ldr	r3, [pc, #92]	; (8004200 <MX_CAN2_Init+0x64>)
 80041a2:	4a18      	ldr	r2, [pc, #96]	; (8004204 <MX_CAN2_Init+0x68>)
 80041a4:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 80041a6:	4b16      	ldr	r3, [pc, #88]	; (8004200 <MX_CAN2_Init+0x64>)
 80041a8:	2210      	movs	r2, #16
 80041aa:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80041ac:	4b14      	ldr	r3, [pc, #80]	; (8004200 <MX_CAN2_Init+0x64>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80041b2:	4b13      	ldr	r3, [pc, #76]	; (8004200 <MX_CAN2_Init+0x64>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 80041b8:	4b11      	ldr	r3, [pc, #68]	; (8004200 <MX_CAN2_Init+0x64>)
 80041ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80041be:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80041c0:	4b0f      	ldr	r3, [pc, #60]	; (8004200 <MX_CAN2_Init+0x64>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80041c6:	4b0e      	ldr	r3, [pc, #56]	; (8004200 <MX_CAN2_Init+0x64>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80041cc:	4b0c      	ldr	r3, [pc, #48]	; (8004200 <MX_CAN2_Init+0x64>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80041d2:	4b0b      	ldr	r3, [pc, #44]	; (8004200 <MX_CAN2_Init+0x64>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80041d8:	4b09      	ldr	r3, [pc, #36]	; (8004200 <MX_CAN2_Init+0x64>)
 80041da:	2200      	movs	r2, #0
 80041dc:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80041de:	4b08      	ldr	r3, [pc, #32]	; (8004200 <MX_CAN2_Init+0x64>)
 80041e0:	2200      	movs	r2, #0
 80041e2:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80041e4:	4b06      	ldr	r3, [pc, #24]	; (8004200 <MX_CAN2_Init+0x64>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80041ea:	4805      	ldr	r0, [pc, #20]	; (8004200 <MX_CAN2_Init+0x64>)
 80041ec:	f001 fab4 	bl	8005758 <HAL_CAN_Init>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 80041f6:	f000 fa4b 	bl	8004690 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80041fa:	bf00      	nop
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	20002974 	.word	0x20002974
 8004204:	40006800 	.word	0x40006800

08004208 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800420c:	4b17      	ldr	r3, [pc, #92]	; (800426c <MX_SPI1_Init+0x64>)
 800420e:	4a18      	ldr	r2, [pc, #96]	; (8004270 <MX_SPI1_Init+0x68>)
 8004210:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004212:	4b16      	ldr	r3, [pc, #88]	; (800426c <MX_SPI1_Init+0x64>)
 8004214:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004218:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800421a:	4b14      	ldr	r3, [pc, #80]	; (800426c <MX_SPI1_Init+0x64>)
 800421c:	2200      	movs	r2, #0
 800421e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004220:	4b12      	ldr	r3, [pc, #72]	; (800426c <MX_SPI1_Init+0x64>)
 8004222:	2200      	movs	r2, #0
 8004224:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004226:	4b11      	ldr	r3, [pc, #68]	; (800426c <MX_SPI1_Init+0x64>)
 8004228:	2200      	movs	r2, #0
 800422a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800422c:	4b0f      	ldr	r3, [pc, #60]	; (800426c <MX_SPI1_Init+0x64>)
 800422e:	2200      	movs	r2, #0
 8004230:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004232:	4b0e      	ldr	r3, [pc, #56]	; (800426c <MX_SPI1_Init+0x64>)
 8004234:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004238:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800423a:	4b0c      	ldr	r3, [pc, #48]	; (800426c <MX_SPI1_Init+0x64>)
 800423c:	2228      	movs	r2, #40	; 0x28
 800423e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004240:	4b0a      	ldr	r3, [pc, #40]	; (800426c <MX_SPI1_Init+0x64>)
 8004242:	2200      	movs	r2, #0
 8004244:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004246:	4b09      	ldr	r3, [pc, #36]	; (800426c <MX_SPI1_Init+0x64>)
 8004248:	2200      	movs	r2, #0
 800424a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800424c:	4b07      	ldr	r3, [pc, #28]	; (800426c <MX_SPI1_Init+0x64>)
 800424e:	2200      	movs	r2, #0
 8004250:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004252:	4b06      	ldr	r3, [pc, #24]	; (800426c <MX_SPI1_Init+0x64>)
 8004254:	220a      	movs	r2, #10
 8004256:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004258:	4804      	ldr	r0, [pc, #16]	; (800426c <MX_SPI1_Init+0x64>)
 800425a:	f003 f8ad 	bl	80073b8 <HAL_SPI_Init>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d001      	beq.n	8004268 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004264:	f000 fa14 	bl	8004690 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004268:	bf00      	nop
 800426a:	bd80      	pop	{r7, pc}
 800426c:	2000299c 	.word	0x2000299c
 8004270:	40013000 	.word	0x40013000

08004274 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b096      	sub	sp, #88	; 0x58
 8004278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800427a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800427e:	2200      	movs	r2, #0
 8004280:	601a      	str	r2, [r3, #0]
 8004282:	605a      	str	r2, [r3, #4]
 8004284:	609a      	str	r2, [r3, #8]
 8004286:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004288:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800428c:	2200      	movs	r2, #0
 800428e:	601a      	str	r2, [r3, #0]
 8004290:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004292:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004296:	2200      	movs	r2, #0
 8004298:	601a      	str	r2, [r3, #0]
 800429a:	605a      	str	r2, [r3, #4]
 800429c:	609a      	str	r2, [r3, #8]
 800429e:	60da      	str	r2, [r3, #12]
 80042a0:	611a      	str	r2, [r3, #16]
 80042a2:	615a      	str	r2, [r3, #20]
 80042a4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80042a6:	1d3b      	adds	r3, r7, #4
 80042a8:	2220      	movs	r2, #32
 80042aa:	2100      	movs	r1, #0
 80042ac:	4618      	mov	r0, r3
 80042ae:	f005 f969 	bl	8009584 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80042b2:	4b44      	ldr	r3, [pc, #272]	; (80043c4 <MX_TIM1_Init+0x150>)
 80042b4:	4a44      	ldr	r2, [pc, #272]	; (80043c8 <MX_TIM1_Init+0x154>)
 80042b6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80042b8:	4b42      	ldr	r3, [pc, #264]	; (80043c4 <MX_TIM1_Init+0x150>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042be:	4b41      	ldr	r3, [pc, #260]	; (80043c4 <MX_TIM1_Init+0x150>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 80042c4:	4b3f      	ldr	r3, [pc, #252]	; (80043c4 <MX_TIM1_Init+0x150>)
 80042c6:	22ff      	movs	r2, #255	; 0xff
 80042c8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042ca:	4b3e      	ldr	r3, [pc, #248]	; (80043c4 <MX_TIM1_Init+0x150>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80042d0:	4b3c      	ldr	r3, [pc, #240]	; (80043c4 <MX_TIM1_Init+0x150>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042d6:	4b3b      	ldr	r3, [pc, #236]	; (80043c4 <MX_TIM1_Init+0x150>)
 80042d8:	2200      	movs	r2, #0
 80042da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80042dc:	4839      	ldr	r0, [pc, #228]	; (80043c4 <MX_TIM1_Init+0x150>)
 80042de:	f003 fe13 	bl	8007f08 <HAL_TIM_Base_Init>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d001      	beq.n	80042ec <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80042e8:	f000 f9d2 	bl	8004690 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042f0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80042f2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80042f6:	4619      	mov	r1, r3
 80042f8:	4832      	ldr	r0, [pc, #200]	; (80043c4 <MX_TIM1_Init+0x150>)
 80042fa:	f004 f8a1 	bl	8008440 <HAL_TIM_ConfigClockSource>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d001      	beq.n	8004308 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8004304:	f000 f9c4 	bl	8004690 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004308:	482e      	ldr	r0, [pc, #184]	; (80043c4 <MX_TIM1_Init+0x150>)
 800430a:	f003 feb5 	bl	8008078 <HAL_TIM_PWM_Init>
 800430e:	4603      	mov	r3, r0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d001      	beq.n	8004318 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8004314:	f000 f9bc 	bl	8004690 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004318:	2300      	movs	r3, #0
 800431a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800431c:	2300      	movs	r3, #0
 800431e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004320:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004324:	4619      	mov	r1, r3
 8004326:	4827      	ldr	r0, [pc, #156]	; (80043c4 <MX_TIM1_Init+0x150>)
 8004328:	f004 fc62 	bl	8008bf0 <HAL_TIMEx_MasterConfigSynchronization>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8004332:	f000 f9ad 	bl	8004690 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004336:	2360      	movs	r3, #96	; 0x60
 8004338:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800433a:	2300      	movs	r3, #0
 800433c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800433e:	2300      	movs	r3, #0
 8004340:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004342:	2300      	movs	r3, #0
 8004344:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004346:	2300      	movs	r3, #0
 8004348:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800434a:	2300      	movs	r3, #0
 800434c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800434e:	2300      	movs	r3, #0
 8004350:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004356:	2200      	movs	r2, #0
 8004358:	4619      	mov	r1, r3
 800435a:	481a      	ldr	r0, [pc, #104]	; (80043c4 <MX_TIM1_Init+0x150>)
 800435c:	f003 ffae 	bl	80082bc <HAL_TIM_PWM_ConfigChannel>
 8004360:	4603      	mov	r3, r0
 8004362:	2b00      	cmp	r3, #0
 8004364:	d001      	beq.n	800436a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8004366:	f000 f993 	bl	8004690 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800436a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800436e:	2204      	movs	r2, #4
 8004370:	4619      	mov	r1, r3
 8004372:	4814      	ldr	r0, [pc, #80]	; (80043c4 <MX_TIM1_Init+0x150>)
 8004374:	f003 ffa2 	bl	80082bc <HAL_TIM_PWM_ConfigChannel>
 8004378:	4603      	mov	r3, r0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d001      	beq.n	8004382 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 800437e:	f000 f987 	bl	8004690 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004382:	2300      	movs	r3, #0
 8004384:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004386:	2300      	movs	r3, #0
 8004388:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800438a:	2300      	movs	r3, #0
 800438c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800438e:	2300      	movs	r3, #0
 8004390:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004392:	2300      	movs	r3, #0
 8004394:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004396:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800439a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800439c:	2300      	movs	r3, #0
 800439e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80043a0:	1d3b      	adds	r3, r7, #4
 80043a2:	4619      	mov	r1, r3
 80043a4:	4807      	ldr	r0, [pc, #28]	; (80043c4 <MX_TIM1_Init+0x150>)
 80043a6:	f004 fc9f 	bl	8008ce8 <HAL_TIMEx_ConfigBreakDeadTime>
 80043aa:	4603      	mov	r3, r0
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d001      	beq.n	80043b4 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80043b0:	f000 f96e 	bl	8004690 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80043b4:	4803      	ldr	r0, [pc, #12]	; (80043c4 <MX_TIM1_Init+0x150>)
 80043b6:	f000 fb63 	bl	8004a80 <HAL_TIM_MspPostInit>

}
 80043ba:	bf00      	nop
 80043bc:	3758      	adds	r7, #88	; 0x58
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	200029f4 	.word	0x200029f4
 80043c8:	40010000 	.word	0x40010000

080043cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b08e      	sub	sp, #56	; 0x38
 80043d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80043d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80043d6:	2200      	movs	r2, #0
 80043d8:	601a      	str	r2, [r3, #0]
 80043da:	605a      	str	r2, [r3, #4]
 80043dc:	609a      	str	r2, [r3, #8]
 80043de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043e0:	f107 0320 	add.w	r3, r7, #32
 80043e4:	2200      	movs	r2, #0
 80043e6:	601a      	str	r2, [r3, #0]
 80043e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80043ea:	1d3b      	adds	r3, r7, #4
 80043ec:	2200      	movs	r2, #0
 80043ee:	601a      	str	r2, [r3, #0]
 80043f0:	605a      	str	r2, [r3, #4]
 80043f2:	609a      	str	r2, [r3, #8]
 80043f4:	60da      	str	r2, [r3, #12]
 80043f6:	611a      	str	r2, [r3, #16]
 80043f8:	615a      	str	r2, [r3, #20]
 80043fa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80043fc:	4b32      	ldr	r3, [pc, #200]	; (80044c8 <MX_TIM2_Init+0xfc>)
 80043fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004402:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004404:	4b30      	ldr	r3, [pc, #192]	; (80044c8 <MX_TIM2_Init+0xfc>)
 8004406:	2200      	movs	r2, #0
 8004408:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800440a:	4b2f      	ldr	r3, [pc, #188]	; (80044c8 <MX_TIM2_Init+0xfc>)
 800440c:	2200      	movs	r2, #0
 800440e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8004410:	4b2d      	ldr	r3, [pc, #180]	; (80044c8 <MX_TIM2_Init+0xfc>)
 8004412:	22ff      	movs	r2, #255	; 0xff
 8004414:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004416:	4b2c      	ldr	r3, [pc, #176]	; (80044c8 <MX_TIM2_Init+0xfc>)
 8004418:	2200      	movs	r2, #0
 800441a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800441c:	4b2a      	ldr	r3, [pc, #168]	; (80044c8 <MX_TIM2_Init+0xfc>)
 800441e:	2200      	movs	r2, #0
 8004420:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004422:	4829      	ldr	r0, [pc, #164]	; (80044c8 <MX_TIM2_Init+0xfc>)
 8004424:	f003 fd70 	bl	8007f08 <HAL_TIM_Base_Init>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d001      	beq.n	8004432 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800442e:	f000 f92f 	bl	8004690 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004432:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004436:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004438:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800443c:	4619      	mov	r1, r3
 800443e:	4822      	ldr	r0, [pc, #136]	; (80044c8 <MX_TIM2_Init+0xfc>)
 8004440:	f003 fffe 	bl	8008440 <HAL_TIM_ConfigClockSource>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d001      	beq.n	800444e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800444a:	f000 f921 	bl	8004690 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800444e:	481e      	ldr	r0, [pc, #120]	; (80044c8 <MX_TIM2_Init+0xfc>)
 8004450:	f003 fe12 	bl	8008078 <HAL_TIM_PWM_Init>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d001      	beq.n	800445e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800445a:	f000 f919 	bl	8004690 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800445e:	2300      	movs	r3, #0
 8004460:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004462:	2300      	movs	r3, #0
 8004464:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004466:	f107 0320 	add.w	r3, r7, #32
 800446a:	4619      	mov	r1, r3
 800446c:	4816      	ldr	r0, [pc, #88]	; (80044c8 <MX_TIM2_Init+0xfc>)
 800446e:	f004 fbbf 	bl	8008bf0 <HAL_TIMEx_MasterConfigSynchronization>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d001      	beq.n	800447c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8004478:	f000 f90a 	bl	8004690 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800447c:	2360      	movs	r3, #96	; 0x60
 800447e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004480:	2300      	movs	r3, #0
 8004482:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004484:	2300      	movs	r3, #0
 8004486:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004488:	2300      	movs	r3, #0
 800448a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800448c:	1d3b      	adds	r3, r7, #4
 800448e:	2200      	movs	r2, #0
 8004490:	4619      	mov	r1, r3
 8004492:	480d      	ldr	r0, [pc, #52]	; (80044c8 <MX_TIM2_Init+0xfc>)
 8004494:	f003 ff12 	bl	80082bc <HAL_TIM_PWM_ConfigChannel>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d001      	beq.n	80044a2 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800449e:	f000 f8f7 	bl	8004690 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80044a2:	1d3b      	adds	r3, r7, #4
 80044a4:	2204      	movs	r2, #4
 80044a6:	4619      	mov	r1, r3
 80044a8:	4807      	ldr	r0, [pc, #28]	; (80044c8 <MX_TIM2_Init+0xfc>)
 80044aa:	f003 ff07 	bl	80082bc <HAL_TIM_PWM_ConfigChannel>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 80044b4:	f000 f8ec 	bl	8004690 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80044b8:	4803      	ldr	r0, [pc, #12]	; (80044c8 <MX_TIM2_Init+0xfc>)
 80044ba:	f000 fae1 	bl	8004a80 <HAL_TIM_MspPostInit>

}
 80044be:	bf00      	nop
 80044c0:	3738      	adds	r7, #56	; 0x38
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	20002a3c 	.word	0x20002a3c

080044cc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b086      	sub	sp, #24
 80044d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80044d2:	f107 0308 	add.w	r3, r7, #8
 80044d6:	2200      	movs	r2, #0
 80044d8:	601a      	str	r2, [r3, #0]
 80044da:	605a      	str	r2, [r3, #4]
 80044dc:	609a      	str	r2, [r3, #8]
 80044de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044e0:	463b      	mov	r3, r7
 80044e2:	2200      	movs	r2, #0
 80044e4:	601a      	str	r2, [r3, #0]
 80044e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80044e8:	4b1d      	ldr	r3, [pc, #116]	; (8004560 <MX_TIM4_Init+0x94>)
 80044ea:	4a1e      	ldr	r2, [pc, #120]	; (8004564 <MX_TIM4_Init+0x98>)
 80044ec:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 63;
 80044ee:	4b1c      	ldr	r3, [pc, #112]	; (8004560 <MX_TIM4_Init+0x94>)
 80044f0:	223f      	movs	r2, #63	; 0x3f
 80044f2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044f4:	4b1a      	ldr	r3, [pc, #104]	; (8004560 <MX_TIM4_Init+0x94>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80044fa:	4b19      	ldr	r3, [pc, #100]	; (8004560 <MX_TIM4_Init+0x94>)
 80044fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004500:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004502:	4b17      	ldr	r3, [pc, #92]	; (8004560 <MX_TIM4_Init+0x94>)
 8004504:	2200      	movs	r2, #0
 8004506:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004508:	4b15      	ldr	r3, [pc, #84]	; (8004560 <MX_TIM4_Init+0x94>)
 800450a:	2200      	movs	r2, #0
 800450c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800450e:	4814      	ldr	r0, [pc, #80]	; (8004560 <MX_TIM4_Init+0x94>)
 8004510:	f003 fcfa 	bl	8007f08 <HAL_TIM_Base_Init>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d001      	beq.n	800451e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800451a:	f000 f8b9 	bl	8004690 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800451e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004522:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004524:	f107 0308 	add.w	r3, r7, #8
 8004528:	4619      	mov	r1, r3
 800452a:	480d      	ldr	r0, [pc, #52]	; (8004560 <MX_TIM4_Init+0x94>)
 800452c:	f003 ff88 	bl	8008440 <HAL_TIM_ConfigClockSource>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8004536:	f000 f8ab 	bl	8004690 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800453a:	2300      	movs	r3, #0
 800453c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800453e:	2300      	movs	r3, #0
 8004540:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004542:	463b      	mov	r3, r7
 8004544:	4619      	mov	r1, r3
 8004546:	4806      	ldr	r0, [pc, #24]	; (8004560 <MX_TIM4_Init+0x94>)
 8004548:	f004 fb52 	bl	8008bf0 <HAL_TIMEx_MasterConfigSynchronization>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8004552:	f000 f89d 	bl	8004690 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004556:	bf00      	nop
 8004558:	3718      	adds	r7, #24
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	20002a84 	.word	0x20002a84
 8004564:	40000800 	.word	0x40000800

08004568 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800456c:	4b11      	ldr	r3, [pc, #68]	; (80045b4 <MX_USART2_UART_Init+0x4c>)
 800456e:	4a12      	ldr	r2, [pc, #72]	; (80045b8 <MX_USART2_UART_Init+0x50>)
 8004570:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004572:	4b10      	ldr	r3, [pc, #64]	; (80045b4 <MX_USART2_UART_Init+0x4c>)
 8004574:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004578:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800457a:	4b0e      	ldr	r3, [pc, #56]	; (80045b4 <MX_USART2_UART_Init+0x4c>)
 800457c:	2200      	movs	r2, #0
 800457e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004580:	4b0c      	ldr	r3, [pc, #48]	; (80045b4 <MX_USART2_UART_Init+0x4c>)
 8004582:	2200      	movs	r2, #0
 8004584:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8004586:	4b0b      	ldr	r3, [pc, #44]	; (80045b4 <MX_USART2_UART_Init+0x4c>)
 8004588:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800458c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 800458e:	4b09      	ldr	r3, [pc, #36]	; (80045b4 <MX_USART2_UART_Init+0x4c>)
 8004590:	2208      	movs	r2, #8
 8004592:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004594:	4b07      	ldr	r3, [pc, #28]	; (80045b4 <MX_USART2_UART_Init+0x4c>)
 8004596:	2200      	movs	r2, #0
 8004598:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800459a:	4b06      	ldr	r3, [pc, #24]	; (80045b4 <MX_USART2_UART_Init+0x4c>)
 800459c:	2200      	movs	r2, #0
 800459e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80045a0:	4804      	ldr	r0, [pc, #16]	; (80045b4 <MX_USART2_UART_Init+0x4c>)
 80045a2:	f004 fbf3 	bl	8008d8c <HAL_UART_Init>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d001      	beq.n	80045b0 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 80045ac:	f000 f870 	bl	8004690 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80045b0:	bf00      	nop
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	20002acc 	.word	0x20002acc
 80045b8:	40004400 	.word	0x40004400

080045bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b088      	sub	sp, #32
 80045c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045c2:	f107 030c 	add.w	r3, r7, #12
 80045c6:	2200      	movs	r2, #0
 80045c8:	601a      	str	r2, [r3, #0]
 80045ca:	605a      	str	r2, [r3, #4]
 80045cc:	609a      	str	r2, [r3, #8]
 80045ce:	60da      	str	r2, [r3, #12]
 80045d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80045d2:	2300      	movs	r3, #0
 80045d4:	60bb      	str	r3, [r7, #8]
 80045d6:	4b2b      	ldr	r3, [pc, #172]	; (8004684 <MX_GPIO_Init+0xc8>)
 80045d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045da:	4a2a      	ldr	r2, [pc, #168]	; (8004684 <MX_GPIO_Init+0xc8>)
 80045dc:	f043 0304 	orr.w	r3, r3, #4
 80045e0:	6313      	str	r3, [r2, #48]	; 0x30
 80045e2:	4b28      	ldr	r3, [pc, #160]	; (8004684 <MX_GPIO_Init+0xc8>)
 80045e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e6:	f003 0304 	and.w	r3, r3, #4
 80045ea:	60bb      	str	r3, [r7, #8]
 80045ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80045ee:	2300      	movs	r3, #0
 80045f0:	607b      	str	r3, [r7, #4]
 80045f2:	4b24      	ldr	r3, [pc, #144]	; (8004684 <MX_GPIO_Init+0xc8>)
 80045f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f6:	4a23      	ldr	r2, [pc, #140]	; (8004684 <MX_GPIO_Init+0xc8>)
 80045f8:	f043 0301 	orr.w	r3, r3, #1
 80045fc:	6313      	str	r3, [r2, #48]	; 0x30
 80045fe:	4b21      	ldr	r3, [pc, #132]	; (8004684 <MX_GPIO_Init+0xc8>)
 8004600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004602:	f003 0301 	and.w	r3, r3, #1
 8004606:	607b      	str	r3, [r7, #4]
 8004608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800460a:	2300      	movs	r3, #0
 800460c:	603b      	str	r3, [r7, #0]
 800460e:	4b1d      	ldr	r3, [pc, #116]	; (8004684 <MX_GPIO_Init+0xc8>)
 8004610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004612:	4a1c      	ldr	r2, [pc, #112]	; (8004684 <MX_GPIO_Init+0xc8>)
 8004614:	f043 0302 	orr.w	r3, r3, #2
 8004618:	6313      	str	r3, [r2, #48]	; 0x30
 800461a:	4b1a      	ldr	r3, [pc, #104]	; (8004684 <MX_GPIO_Init+0xc8>)
 800461c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461e:	f003 0302 	and.w	r3, r3, #2
 8004622:	603b      	str	r3, [r7, #0]
 8004624:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_9, GPIO_PIN_RESET);
 8004626:	2200      	movs	r2, #0
 8004628:	f240 210e 	movw	r1, #526	; 0x20e
 800462c:	4816      	ldr	r0, [pc, #88]	; (8004688 <MX_GPIO_Init+0xcc>)
 800462e:	f002 f8c1 	bl	80067b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10, GPIO_PIN_RESET);
 8004632:	2200      	movs	r2, #0
 8004634:	f240 4104 	movw	r1, #1028	; 0x404
 8004638:	4814      	ldr	r0, [pc, #80]	; (800468c <MX_GPIO_Init+0xd0>)
 800463a:	f002 f8bb 	bl	80067b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC2 PC3 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_9;
 800463e:	f240 230e 	movw	r3, #526	; 0x20e
 8004642:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004644:	2301      	movs	r3, #1
 8004646:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004648:	2300      	movs	r3, #0
 800464a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800464c:	2300      	movs	r3, #0
 800464e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004650:	f107 030c 	add.w	r3, r7, #12
 8004654:	4619      	mov	r1, r3
 8004656:	480c      	ldr	r0, [pc, #48]	; (8004688 <MX_GPIO_Init+0xcc>)
 8004658:	f001 ff18 	bl	800648c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 800465c:	f240 4304 	movw	r3, #1028	; 0x404
 8004660:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004662:	2301      	movs	r3, #1
 8004664:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004666:	2300      	movs	r3, #0
 8004668:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800466a:	2300      	movs	r3, #0
 800466c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800466e:	f107 030c 	add.w	r3, r7, #12
 8004672:	4619      	mov	r1, r3
 8004674:	4805      	ldr	r0, [pc, #20]	; (800468c <MX_GPIO_Init+0xd0>)
 8004676:	f001 ff09 	bl	800648c <HAL_GPIO_Init>

}
 800467a:	bf00      	nop
 800467c:	3720      	adds	r7, #32
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	40023800 	.word	0x40023800
 8004688:	40020800 	.word	0x40020800
 800468c:	40020400 	.word	0x40020400

08004690 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004690:	b480      	push	{r7}
 8004692:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004694:	b672      	cpsid	i
}
 8004696:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004698:	e7fe      	b.n	8004698 <Error_Handler+0x8>
	...

0800469c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046a2:	2300      	movs	r3, #0
 80046a4:	607b      	str	r3, [r7, #4]
 80046a6:	4b10      	ldr	r3, [pc, #64]	; (80046e8 <HAL_MspInit+0x4c>)
 80046a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046aa:	4a0f      	ldr	r2, [pc, #60]	; (80046e8 <HAL_MspInit+0x4c>)
 80046ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046b0:	6453      	str	r3, [r2, #68]	; 0x44
 80046b2:	4b0d      	ldr	r3, [pc, #52]	; (80046e8 <HAL_MspInit+0x4c>)
 80046b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046ba:	607b      	str	r3, [r7, #4]
 80046bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046be:	2300      	movs	r3, #0
 80046c0:	603b      	str	r3, [r7, #0]
 80046c2:	4b09      	ldr	r3, [pc, #36]	; (80046e8 <HAL_MspInit+0x4c>)
 80046c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c6:	4a08      	ldr	r2, [pc, #32]	; (80046e8 <HAL_MspInit+0x4c>)
 80046c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046cc:	6413      	str	r3, [r2, #64]	; 0x40
 80046ce:	4b06      	ldr	r3, [pc, #24]	; (80046e8 <HAL_MspInit+0x4c>)
 80046d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046d6:	603b      	str	r3, [r7, #0]
 80046d8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80046da:	2007      	movs	r0, #7
 80046dc:	f001 fe94 	bl	8006408 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046e0:	bf00      	nop
 80046e2:	3708      	adds	r7, #8
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	40023800 	.word	0x40023800

080046ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b08c      	sub	sp, #48	; 0x30
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f4:	f107 031c 	add.w	r3, r7, #28
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]
 80046fc:	605a      	str	r2, [r3, #4]
 80046fe:	609a      	str	r2, [r3, #8]
 8004700:	60da      	str	r2, [r3, #12]
 8004702:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a2e      	ldr	r2, [pc, #184]	; (80047c4 <HAL_ADC_MspInit+0xd8>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d128      	bne.n	8004760 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800470e:	2300      	movs	r3, #0
 8004710:	61bb      	str	r3, [r7, #24]
 8004712:	4b2d      	ldr	r3, [pc, #180]	; (80047c8 <HAL_ADC_MspInit+0xdc>)
 8004714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004716:	4a2c      	ldr	r2, [pc, #176]	; (80047c8 <HAL_ADC_MspInit+0xdc>)
 8004718:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800471c:	6453      	str	r3, [r2, #68]	; 0x44
 800471e:	4b2a      	ldr	r3, [pc, #168]	; (80047c8 <HAL_ADC_MspInit+0xdc>)
 8004720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004726:	61bb      	str	r3, [r7, #24]
 8004728:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800472a:	2300      	movs	r3, #0
 800472c:	617b      	str	r3, [r7, #20]
 800472e:	4b26      	ldr	r3, [pc, #152]	; (80047c8 <HAL_ADC_MspInit+0xdc>)
 8004730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004732:	4a25      	ldr	r2, [pc, #148]	; (80047c8 <HAL_ADC_MspInit+0xdc>)
 8004734:	f043 0302 	orr.w	r3, r3, #2
 8004738:	6313      	str	r3, [r2, #48]	; 0x30
 800473a:	4b23      	ldr	r3, [pc, #140]	; (80047c8 <HAL_ADC_MspInit+0xdc>)
 800473c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	617b      	str	r3, [r7, #20]
 8004744:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004746:	2301      	movs	r3, #1
 8004748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800474a:	2303      	movs	r3, #3
 800474c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800474e:	2300      	movs	r3, #0
 8004750:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004752:	f107 031c 	add.w	r3, r7, #28
 8004756:	4619      	mov	r1, r3
 8004758:	481c      	ldr	r0, [pc, #112]	; (80047cc <HAL_ADC_MspInit+0xe0>)
 800475a:	f001 fe97 	bl	800648c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800475e:	e02c      	b.n	80047ba <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a1a      	ldr	r2, [pc, #104]	; (80047d0 <HAL_ADC_MspInit+0xe4>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d127      	bne.n	80047ba <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800476a:	2300      	movs	r3, #0
 800476c:	613b      	str	r3, [r7, #16]
 800476e:	4b16      	ldr	r3, [pc, #88]	; (80047c8 <HAL_ADC_MspInit+0xdc>)
 8004770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004772:	4a15      	ldr	r2, [pc, #84]	; (80047c8 <HAL_ADC_MspInit+0xdc>)
 8004774:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004778:	6453      	str	r3, [r2, #68]	; 0x44
 800477a:	4b13      	ldr	r3, [pc, #76]	; (80047c8 <HAL_ADC_MspInit+0xdc>)
 800477c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800477e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004782:	613b      	str	r3, [r7, #16]
 8004784:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004786:	2300      	movs	r3, #0
 8004788:	60fb      	str	r3, [r7, #12]
 800478a:	4b0f      	ldr	r3, [pc, #60]	; (80047c8 <HAL_ADC_MspInit+0xdc>)
 800478c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478e:	4a0e      	ldr	r2, [pc, #56]	; (80047c8 <HAL_ADC_MspInit+0xdc>)
 8004790:	f043 0302 	orr.w	r3, r3, #2
 8004794:	6313      	str	r3, [r2, #48]	; 0x30
 8004796:	4b0c      	ldr	r3, [pc, #48]	; (80047c8 <HAL_ADC_MspInit+0xdc>)
 8004798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	60fb      	str	r3, [r7, #12]
 80047a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80047a2:	2302      	movs	r3, #2
 80047a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047a6:	2303      	movs	r3, #3
 80047a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047aa:	2300      	movs	r3, #0
 80047ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047ae:	f107 031c 	add.w	r3, r7, #28
 80047b2:	4619      	mov	r1, r3
 80047b4:	4805      	ldr	r0, [pc, #20]	; (80047cc <HAL_ADC_MspInit+0xe0>)
 80047b6:	f001 fe69 	bl	800648c <HAL_GPIO_Init>
}
 80047ba:	bf00      	nop
 80047bc:	3730      	adds	r7, #48	; 0x30
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	40012000 	.word	0x40012000
 80047c8:	40023800 	.word	0x40023800
 80047cc:	40020400 	.word	0x40020400
 80047d0:	40012100 	.word	0x40012100

080047d4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b08c      	sub	sp, #48	; 0x30
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047dc:	f107 031c 	add.w	r3, r7, #28
 80047e0:	2200      	movs	r2, #0
 80047e2:	601a      	str	r2, [r3, #0]
 80047e4:	605a      	str	r2, [r3, #4]
 80047e6:	609a      	str	r2, [r3, #8]
 80047e8:	60da      	str	r2, [r3, #12]
 80047ea:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a53      	ldr	r2, [pc, #332]	; (8004940 <HAL_CAN_MspInit+0x16c>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d146      	bne.n	8004884 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80047f6:	4b53      	ldr	r3, [pc, #332]	; (8004944 <HAL_CAN_MspInit+0x170>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	3301      	adds	r3, #1
 80047fc:	4a51      	ldr	r2, [pc, #324]	; (8004944 <HAL_CAN_MspInit+0x170>)
 80047fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004800:	4b50      	ldr	r3, [pc, #320]	; (8004944 <HAL_CAN_MspInit+0x170>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2b01      	cmp	r3, #1
 8004806:	d10d      	bne.n	8004824 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004808:	2300      	movs	r3, #0
 800480a:	61bb      	str	r3, [r7, #24]
 800480c:	4b4e      	ldr	r3, [pc, #312]	; (8004948 <HAL_CAN_MspInit+0x174>)
 800480e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004810:	4a4d      	ldr	r2, [pc, #308]	; (8004948 <HAL_CAN_MspInit+0x174>)
 8004812:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004816:	6413      	str	r3, [r2, #64]	; 0x40
 8004818:	4b4b      	ldr	r3, [pc, #300]	; (8004948 <HAL_CAN_MspInit+0x174>)
 800481a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004820:	61bb      	str	r3, [r7, #24]
 8004822:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004824:	2300      	movs	r3, #0
 8004826:	617b      	str	r3, [r7, #20]
 8004828:	4b47      	ldr	r3, [pc, #284]	; (8004948 <HAL_CAN_MspInit+0x174>)
 800482a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800482c:	4a46      	ldr	r2, [pc, #280]	; (8004948 <HAL_CAN_MspInit+0x174>)
 800482e:	f043 0301 	orr.w	r3, r3, #1
 8004832:	6313      	str	r3, [r2, #48]	; 0x30
 8004834:	4b44      	ldr	r3, [pc, #272]	; (8004948 <HAL_CAN_MspInit+0x174>)
 8004836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004838:	f003 0301 	and.w	r3, r3, #1
 800483c:	617b      	str	r3, [r7, #20]
 800483e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004840:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004846:	2302      	movs	r3, #2
 8004848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800484a:	2300      	movs	r3, #0
 800484c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800484e:	2303      	movs	r3, #3
 8004850:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004852:	2309      	movs	r3, #9
 8004854:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004856:	f107 031c 	add.w	r3, r7, #28
 800485a:	4619      	mov	r1, r3
 800485c:	483b      	ldr	r0, [pc, #236]	; (800494c <HAL_CAN_MspInit+0x178>)
 800485e:	f001 fe15 	bl	800648c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8004862:	2200      	movs	r2, #0
 8004864:	2100      	movs	r1, #0
 8004866:	2014      	movs	r0, #20
 8004868:	f001 fdd9 	bl	800641e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800486c:	2014      	movs	r0, #20
 800486e:	f001 fdf2 	bl	8006456 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8004872:	2200      	movs	r2, #0
 8004874:	2100      	movs	r1, #0
 8004876:	2015      	movs	r0, #21
 8004878:	f001 fdd1 	bl	800641e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800487c:	2015      	movs	r0, #21
 800487e:	f001 fdea 	bl	8006456 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8004882:	e058      	b.n	8004936 <HAL_CAN_MspInit+0x162>
  else if(hcan->Instance==CAN2)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a31      	ldr	r2, [pc, #196]	; (8004950 <HAL_CAN_MspInit+0x17c>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d153      	bne.n	8004936 <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800488e:	2300      	movs	r3, #0
 8004890:	613b      	str	r3, [r7, #16]
 8004892:	4b2d      	ldr	r3, [pc, #180]	; (8004948 <HAL_CAN_MspInit+0x174>)
 8004894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004896:	4a2c      	ldr	r2, [pc, #176]	; (8004948 <HAL_CAN_MspInit+0x174>)
 8004898:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800489c:	6413      	str	r3, [r2, #64]	; 0x40
 800489e:	4b2a      	ldr	r3, [pc, #168]	; (8004948 <HAL_CAN_MspInit+0x174>)
 80048a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80048a6:	613b      	str	r3, [r7, #16]
 80048a8:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80048aa:	4b26      	ldr	r3, [pc, #152]	; (8004944 <HAL_CAN_MspInit+0x170>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	3301      	adds	r3, #1
 80048b0:	4a24      	ldr	r2, [pc, #144]	; (8004944 <HAL_CAN_MspInit+0x170>)
 80048b2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80048b4:	4b23      	ldr	r3, [pc, #140]	; (8004944 <HAL_CAN_MspInit+0x170>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d10d      	bne.n	80048d8 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80048bc:	2300      	movs	r3, #0
 80048be:	60fb      	str	r3, [r7, #12]
 80048c0:	4b21      	ldr	r3, [pc, #132]	; (8004948 <HAL_CAN_MspInit+0x174>)
 80048c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c4:	4a20      	ldr	r2, [pc, #128]	; (8004948 <HAL_CAN_MspInit+0x174>)
 80048c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80048ca:	6413      	str	r3, [r2, #64]	; 0x40
 80048cc:	4b1e      	ldr	r3, [pc, #120]	; (8004948 <HAL_CAN_MspInit+0x174>)
 80048ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048d4:	60fb      	str	r3, [r7, #12]
 80048d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048d8:	2300      	movs	r3, #0
 80048da:	60bb      	str	r3, [r7, #8]
 80048dc:	4b1a      	ldr	r3, [pc, #104]	; (8004948 <HAL_CAN_MspInit+0x174>)
 80048de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e0:	4a19      	ldr	r2, [pc, #100]	; (8004948 <HAL_CAN_MspInit+0x174>)
 80048e2:	f043 0302 	orr.w	r3, r3, #2
 80048e6:	6313      	str	r3, [r2, #48]	; 0x30
 80048e8:	4b17      	ldr	r3, [pc, #92]	; (8004948 <HAL_CAN_MspInit+0x174>)
 80048ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	60bb      	str	r3, [r7, #8]
 80048f2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80048f4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80048f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048fa:	2302      	movs	r3, #2
 80048fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048fe:	2300      	movs	r3, #0
 8004900:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004902:	2303      	movs	r3, #3
 8004904:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8004906:	2309      	movs	r3, #9
 8004908:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800490a:	f107 031c 	add.w	r3, r7, #28
 800490e:	4619      	mov	r1, r3
 8004910:	4810      	ldr	r0, [pc, #64]	; (8004954 <HAL_CAN_MspInit+0x180>)
 8004912:	f001 fdbb 	bl	800648c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8004916:	2200      	movs	r2, #0
 8004918:	2100      	movs	r1, #0
 800491a:	2040      	movs	r0, #64	; 0x40
 800491c:	f001 fd7f 	bl	800641e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8004920:	2040      	movs	r0, #64	; 0x40
 8004922:	f001 fd98 	bl	8006456 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8004926:	2200      	movs	r2, #0
 8004928:	2100      	movs	r1, #0
 800492a:	2041      	movs	r0, #65	; 0x41
 800492c:	f001 fd77 	bl	800641e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8004930:	2041      	movs	r0, #65	; 0x41
 8004932:	f001 fd90 	bl	8006456 <HAL_NVIC_EnableIRQ>
}
 8004936:	bf00      	nop
 8004938:	3730      	adds	r7, #48	; 0x30
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	40006400 	.word	0x40006400
 8004944:	20002b10 	.word	0x20002b10
 8004948:	40023800 	.word	0x40023800
 800494c:	40020000 	.word	0x40020000
 8004950:	40006800 	.word	0x40006800
 8004954:	40020400 	.word	0x40020400

08004958 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b08a      	sub	sp, #40	; 0x28
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004960:	f107 0314 	add.w	r3, r7, #20
 8004964:	2200      	movs	r2, #0
 8004966:	601a      	str	r2, [r3, #0]
 8004968:	605a      	str	r2, [r3, #4]
 800496a:	609a      	str	r2, [r3, #8]
 800496c:	60da      	str	r2, [r3, #12]
 800496e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a19      	ldr	r2, [pc, #100]	; (80049dc <HAL_SPI_MspInit+0x84>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d12b      	bne.n	80049d2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800497a:	2300      	movs	r3, #0
 800497c:	613b      	str	r3, [r7, #16]
 800497e:	4b18      	ldr	r3, [pc, #96]	; (80049e0 <HAL_SPI_MspInit+0x88>)
 8004980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004982:	4a17      	ldr	r2, [pc, #92]	; (80049e0 <HAL_SPI_MspInit+0x88>)
 8004984:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004988:	6453      	str	r3, [r2, #68]	; 0x44
 800498a:	4b15      	ldr	r3, [pc, #84]	; (80049e0 <HAL_SPI_MspInit+0x88>)
 800498c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800498e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004992:	613b      	str	r3, [r7, #16]
 8004994:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004996:	2300      	movs	r3, #0
 8004998:	60fb      	str	r3, [r7, #12]
 800499a:	4b11      	ldr	r3, [pc, #68]	; (80049e0 <HAL_SPI_MspInit+0x88>)
 800499c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499e:	4a10      	ldr	r2, [pc, #64]	; (80049e0 <HAL_SPI_MspInit+0x88>)
 80049a0:	f043 0301 	orr.w	r3, r3, #1
 80049a4:	6313      	str	r3, [r2, #48]	; 0x30
 80049a6:	4b0e      	ldr	r3, [pc, #56]	; (80049e0 <HAL_SPI_MspInit+0x88>)
 80049a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	60fb      	str	r3, [r7, #12]
 80049b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80049b2:	23e0      	movs	r3, #224	; 0xe0
 80049b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049b6:	2302      	movs	r3, #2
 80049b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ba:	2300      	movs	r3, #0
 80049bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049be:	2303      	movs	r3, #3
 80049c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80049c2:	2305      	movs	r3, #5
 80049c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049c6:	f107 0314 	add.w	r3, r7, #20
 80049ca:	4619      	mov	r1, r3
 80049cc:	4805      	ldr	r0, [pc, #20]	; (80049e4 <HAL_SPI_MspInit+0x8c>)
 80049ce:	f001 fd5d 	bl	800648c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80049d2:	bf00      	nop
 80049d4:	3728      	adds	r7, #40	; 0x28
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	40013000 	.word	0x40013000
 80049e0:	40023800 	.word	0x40023800
 80049e4:	40020000 	.word	0x40020000

080049e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b087      	sub	sp, #28
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a1f      	ldr	r2, [pc, #124]	; (8004a74 <HAL_TIM_Base_MspInit+0x8c>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d10e      	bne.n	8004a18 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80049fa:	2300      	movs	r3, #0
 80049fc:	617b      	str	r3, [r7, #20]
 80049fe:	4b1e      	ldr	r3, [pc, #120]	; (8004a78 <HAL_TIM_Base_MspInit+0x90>)
 8004a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a02:	4a1d      	ldr	r2, [pc, #116]	; (8004a78 <HAL_TIM_Base_MspInit+0x90>)
 8004a04:	f043 0301 	orr.w	r3, r3, #1
 8004a08:	6453      	str	r3, [r2, #68]	; 0x44
 8004a0a:	4b1b      	ldr	r3, [pc, #108]	; (8004a78 <HAL_TIM_Base_MspInit+0x90>)
 8004a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	617b      	str	r3, [r7, #20]
 8004a14:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004a16:	e026      	b.n	8004a66 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a20:	d10e      	bne.n	8004a40 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004a22:	2300      	movs	r3, #0
 8004a24:	613b      	str	r3, [r7, #16]
 8004a26:	4b14      	ldr	r3, [pc, #80]	; (8004a78 <HAL_TIM_Base_MspInit+0x90>)
 8004a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a2a:	4a13      	ldr	r2, [pc, #76]	; (8004a78 <HAL_TIM_Base_MspInit+0x90>)
 8004a2c:	f043 0301 	orr.w	r3, r3, #1
 8004a30:	6413      	str	r3, [r2, #64]	; 0x40
 8004a32:	4b11      	ldr	r3, [pc, #68]	; (8004a78 <HAL_TIM_Base_MspInit+0x90>)
 8004a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	613b      	str	r3, [r7, #16]
 8004a3c:	693b      	ldr	r3, [r7, #16]
}
 8004a3e:	e012      	b.n	8004a66 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM4)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a0d      	ldr	r2, [pc, #52]	; (8004a7c <HAL_TIM_Base_MspInit+0x94>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d10d      	bne.n	8004a66 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	60fb      	str	r3, [r7, #12]
 8004a4e:	4b0a      	ldr	r3, [pc, #40]	; (8004a78 <HAL_TIM_Base_MspInit+0x90>)
 8004a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a52:	4a09      	ldr	r2, [pc, #36]	; (8004a78 <HAL_TIM_Base_MspInit+0x90>)
 8004a54:	f043 0304 	orr.w	r3, r3, #4
 8004a58:	6413      	str	r3, [r2, #64]	; 0x40
 8004a5a:	4b07      	ldr	r3, [pc, #28]	; (8004a78 <HAL_TIM_Base_MspInit+0x90>)
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5e:	f003 0304 	and.w	r3, r3, #4
 8004a62:	60fb      	str	r3, [r7, #12]
 8004a64:	68fb      	ldr	r3, [r7, #12]
}
 8004a66:	bf00      	nop
 8004a68:	371c      	adds	r7, #28
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	40010000 	.word	0x40010000
 8004a78:	40023800 	.word	0x40023800
 8004a7c:	40000800 	.word	0x40000800

08004a80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b08a      	sub	sp, #40	; 0x28
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a88:	f107 0314 	add.w	r3, r7, #20
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	601a      	str	r2, [r3, #0]
 8004a90:	605a      	str	r2, [r3, #4]
 8004a92:	609a      	str	r2, [r3, #8]
 8004a94:	60da      	str	r2, [r3, #12]
 8004a96:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a24      	ldr	r2, [pc, #144]	; (8004b30 <HAL_TIM_MspPostInit+0xb0>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d11f      	bne.n	8004ae2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	613b      	str	r3, [r7, #16]
 8004aa6:	4b23      	ldr	r3, [pc, #140]	; (8004b34 <HAL_TIM_MspPostInit+0xb4>)
 8004aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aaa:	4a22      	ldr	r2, [pc, #136]	; (8004b34 <HAL_TIM_MspPostInit+0xb4>)
 8004aac:	f043 0301 	orr.w	r3, r3, #1
 8004ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ab2:	4b20      	ldr	r3, [pc, #128]	; (8004b34 <HAL_TIM_MspPostInit+0xb4>)
 8004ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab6:	f003 0301 	and.w	r3, r3, #1
 8004aba:	613b      	str	r3, [r7, #16]
 8004abc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004abe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004acc:	2300      	movs	r3, #0
 8004ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ad4:	f107 0314 	add.w	r3, r7, #20
 8004ad8:	4619      	mov	r1, r3
 8004ada:	4817      	ldr	r0, [pc, #92]	; (8004b38 <HAL_TIM_MspPostInit+0xb8>)
 8004adc:	f001 fcd6 	bl	800648c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004ae0:	e022      	b.n	8004b28 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004aea:	d11d      	bne.n	8004b28 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004aec:	2300      	movs	r3, #0
 8004aee:	60fb      	str	r3, [r7, #12]
 8004af0:	4b10      	ldr	r3, [pc, #64]	; (8004b34 <HAL_TIM_MspPostInit+0xb4>)
 8004af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af4:	4a0f      	ldr	r2, [pc, #60]	; (8004b34 <HAL_TIM_MspPostInit+0xb4>)
 8004af6:	f043 0301 	orr.w	r3, r3, #1
 8004afa:	6313      	str	r3, [r2, #48]	; 0x30
 8004afc:	4b0d      	ldr	r3, [pc, #52]	; (8004b34 <HAL_TIM_MspPostInit+0xb4>)
 8004afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	60fb      	str	r3, [r7, #12]
 8004b06:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b0c:	2302      	movs	r3, #2
 8004b0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b10:	2300      	movs	r3, #0
 8004b12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b14:	2300      	movs	r3, #0
 8004b16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b1c:	f107 0314 	add.w	r3, r7, #20
 8004b20:	4619      	mov	r1, r3
 8004b22:	4805      	ldr	r0, [pc, #20]	; (8004b38 <HAL_TIM_MspPostInit+0xb8>)
 8004b24:	f001 fcb2 	bl	800648c <HAL_GPIO_Init>
}
 8004b28:	bf00      	nop
 8004b2a:	3728      	adds	r7, #40	; 0x28
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	40010000 	.word	0x40010000
 8004b34:	40023800 	.word	0x40023800
 8004b38:	40020000 	.word	0x40020000

08004b3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b08a      	sub	sp, #40	; 0x28
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b44:	f107 0314 	add.w	r3, r7, #20
 8004b48:	2200      	movs	r2, #0
 8004b4a:	601a      	str	r2, [r3, #0]
 8004b4c:	605a      	str	r2, [r3, #4]
 8004b4e:	609a      	str	r2, [r3, #8]
 8004b50:	60da      	str	r2, [r3, #12]
 8004b52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a19      	ldr	r2, [pc, #100]	; (8004bc0 <HAL_UART_MspInit+0x84>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d12b      	bne.n	8004bb6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b5e:	2300      	movs	r3, #0
 8004b60:	613b      	str	r3, [r7, #16]
 8004b62:	4b18      	ldr	r3, [pc, #96]	; (8004bc4 <HAL_UART_MspInit+0x88>)
 8004b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b66:	4a17      	ldr	r2, [pc, #92]	; (8004bc4 <HAL_UART_MspInit+0x88>)
 8004b68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b6c:	6413      	str	r3, [r2, #64]	; 0x40
 8004b6e:	4b15      	ldr	r3, [pc, #84]	; (8004bc4 <HAL_UART_MspInit+0x88>)
 8004b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b76:	613b      	str	r3, [r7, #16]
 8004b78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	60fb      	str	r3, [r7, #12]
 8004b7e:	4b11      	ldr	r3, [pc, #68]	; (8004bc4 <HAL_UART_MspInit+0x88>)
 8004b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b82:	4a10      	ldr	r2, [pc, #64]	; (8004bc4 <HAL_UART_MspInit+0x88>)
 8004b84:	f043 0301 	orr.w	r3, r3, #1
 8004b88:	6313      	str	r3, [r2, #48]	; 0x30
 8004b8a:	4b0e      	ldr	r3, [pc, #56]	; (8004bc4 <HAL_UART_MspInit+0x88>)
 8004b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8e:	f003 0301 	and.w	r3, r3, #1
 8004b92:	60fb      	str	r3, [r7, #12]
 8004b94:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004b96:	230c      	movs	r3, #12
 8004b98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b9a:	2302      	movs	r3, #2
 8004b9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004ba6:	2307      	movs	r3, #7
 8004ba8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004baa:	f107 0314 	add.w	r3, r7, #20
 8004bae:	4619      	mov	r1, r3
 8004bb0:	4805      	ldr	r0, [pc, #20]	; (8004bc8 <HAL_UART_MspInit+0x8c>)
 8004bb2:	f001 fc6b 	bl	800648c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004bb6:	bf00      	nop
 8004bb8:	3728      	adds	r7, #40	; 0x28
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	40004400 	.word	0x40004400
 8004bc4:	40023800 	.word	0x40023800
 8004bc8:	40020000 	.word	0x40020000

08004bcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004bd0:	e7fe      	b.n	8004bd0 <NMI_Handler+0x4>

08004bd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004bd6:	e7fe      	b.n	8004bd6 <HardFault_Handler+0x4>

08004bd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004bdc:	e7fe      	b.n	8004bdc <MemManage_Handler+0x4>

08004bde <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004bde:	b480      	push	{r7}
 8004be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004be2:	e7fe      	b.n	8004be2 <BusFault_Handler+0x4>

08004be4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004be4:	b480      	push	{r7}
 8004be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004be8:	e7fe      	b.n	8004be8 <UsageFault_Handler+0x4>

08004bea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004bea:	b480      	push	{r7}
 8004bec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004bee:	bf00      	nop
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr

08004bf8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004bfc:	bf00      	nop
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004c06:	b480      	push	{r7}
 8004c08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004c0a:	bf00      	nop
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004c18:	f000 f97e 	bl	8004f18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c1c:	bf00      	nop
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004c24:	4802      	ldr	r0, [pc, #8]	; (8004c30 <CAN1_RX0_IRQHandler+0x10>)
 8004c26:	f001 f8ef 	bl	8005e08 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004c2a:	bf00      	nop
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	2000294c 	.word	0x2000294c

08004c34 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004c38:	4802      	ldr	r0, [pc, #8]	; (8004c44 <CAN1_RX1_IRQHandler+0x10>)
 8004c3a:	f001 f8e5 	bl	8005e08 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8004c3e:	bf00      	nop
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	2000294c 	.word	0x2000294c

08004c48 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupt.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004c4c:	4802      	ldr	r0, [pc, #8]	; (8004c58 <CAN2_RX0_IRQHandler+0x10>)
 8004c4e:	f001 f8db 	bl	8005e08 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8004c52:	bf00      	nop
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	20002974 	.word	0x20002974

08004c5c <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004c60:	4802      	ldr	r0, [pc, #8]	; (8004c6c <CAN2_RX1_IRQHandler+0x10>)
 8004c62:	f001 f8d1 	bl	8005e08 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8004c66:	bf00      	nop
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	20002974 	.word	0x20002974

08004c70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004c70:	b480      	push	{r7}
 8004c72:	af00      	add	r7, sp, #0
	return 1;
 8004c74:	2301      	movs	r3, #1
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <_kill>:

int _kill(int pid, int sig)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b082      	sub	sp, #8
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004c8a:	f004 fc41 	bl	8009510 <__errno>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2216      	movs	r2, #22
 8004c92:	601a      	str	r2, [r3, #0]
	return -1;
 8004c94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3708      	adds	r7, #8
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <_exit>:

void _exit (int status)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004ca8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f7ff ffe7 	bl	8004c80 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004cb2:	e7fe      	b.n	8004cb2 <_exit+0x12>

08004cb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b086      	sub	sp, #24
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	617b      	str	r3, [r7, #20]
 8004cc4:	e00a      	b.n	8004cdc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004cc6:	f3af 8000 	nop.w
 8004cca:	4601      	mov	r1, r0
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	1c5a      	adds	r2, r3, #1
 8004cd0:	60ba      	str	r2, [r7, #8]
 8004cd2:	b2ca      	uxtb	r2, r1
 8004cd4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	3301      	adds	r3, #1
 8004cda:	617b      	str	r3, [r7, #20]
 8004cdc:	697a      	ldr	r2, [r7, #20]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	dbf0      	blt.n	8004cc6 <_read+0x12>
	}

return len;
 8004ce4:	687b      	ldr	r3, [r7, #4]
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3718      	adds	r7, #24
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}

08004cee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004cee:	b580      	push	{r7, lr}
 8004cf0:	b086      	sub	sp, #24
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	60f8      	str	r0, [r7, #12]
 8004cf6:	60b9      	str	r1, [r7, #8]
 8004cf8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	617b      	str	r3, [r7, #20]
 8004cfe:	e009      	b.n	8004d14 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	1c5a      	adds	r2, r3, #1
 8004d04:	60ba      	str	r2, [r7, #8]
 8004d06:	781b      	ldrb	r3, [r3, #0]
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	3301      	adds	r3, #1
 8004d12:	617b      	str	r3, [r7, #20]
 8004d14:	697a      	ldr	r2, [r7, #20]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	dbf1      	blt.n	8004d00 <_write+0x12>
	}
	return len;
 8004d1c:	687b      	ldr	r3, [r7, #4]
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}

08004d26 <_close>:

int _close(int file)
{
 8004d26:	b480      	push	{r7}
 8004d28:	b083      	sub	sp, #12
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
	return -1;
 8004d2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	370c      	adds	r7, #12
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr

08004d3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b083      	sub	sp, #12
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
 8004d46:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d4e:	605a      	str	r2, [r3, #4]
	return 0;
 8004d50:	2300      	movs	r3, #0
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	370c      	adds	r7, #12
 8004d56:	46bd      	mov	sp, r7
 8004d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5c:	4770      	bx	lr

08004d5e <_isatty>:

int _isatty(int file)
{
 8004d5e:	b480      	push	{r7}
 8004d60:	b083      	sub	sp, #12
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
	return 1;
 8004d66:	2301      	movs	r3, #1
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b085      	sub	sp, #20
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	607a      	str	r2, [r7, #4]
	return 0;
 8004d80:	2300      	movs	r3, #0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3714      	adds	r7, #20
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
	...

08004d90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b086      	sub	sp, #24
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d98:	4a14      	ldr	r2, [pc, #80]	; (8004dec <_sbrk+0x5c>)
 8004d9a:	4b15      	ldr	r3, [pc, #84]	; (8004df0 <_sbrk+0x60>)
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004da4:	4b13      	ldr	r3, [pc, #76]	; (8004df4 <_sbrk+0x64>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d102      	bne.n	8004db2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004dac:	4b11      	ldr	r3, [pc, #68]	; (8004df4 <_sbrk+0x64>)
 8004dae:	4a12      	ldr	r2, [pc, #72]	; (8004df8 <_sbrk+0x68>)
 8004db0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004db2:	4b10      	ldr	r3, [pc, #64]	; (8004df4 <_sbrk+0x64>)
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4413      	add	r3, r2
 8004dba:	693a      	ldr	r2, [r7, #16]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d207      	bcs.n	8004dd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004dc0:	f004 fba6 	bl	8009510 <__errno>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	220c      	movs	r2, #12
 8004dc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004dca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004dce:	e009      	b.n	8004de4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004dd0:	4b08      	ldr	r3, [pc, #32]	; (8004df4 <_sbrk+0x64>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004dd6:	4b07      	ldr	r3, [pc, #28]	; (8004df4 <_sbrk+0x64>)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4413      	add	r3, r2
 8004dde:	4a05      	ldr	r2, [pc, #20]	; (8004df4 <_sbrk+0x64>)
 8004de0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004de2:	68fb      	ldr	r3, [r7, #12]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3718      	adds	r7, #24
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}
 8004dec:	20020000 	.word	0x20020000
 8004df0:	00000400 	.word	0x00000400
 8004df4:	20002b14 	.word	0x20002b14
 8004df8:	20002b30 	.word	0x20002b30

08004dfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e00:	4b06      	ldr	r3, [pc, #24]	; (8004e1c <SystemInit+0x20>)
 8004e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e06:	4a05      	ldr	r2, [pc, #20]	; (8004e1c <SystemInit+0x20>)
 8004e08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e10:	bf00      	nop
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	e000ed00 	.word	0xe000ed00

08004e20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004e20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004e58 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004e24:	480d      	ldr	r0, [pc, #52]	; (8004e5c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004e26:	490e      	ldr	r1, [pc, #56]	; (8004e60 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004e28:	4a0e      	ldr	r2, [pc, #56]	; (8004e64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004e2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e2c:	e002      	b.n	8004e34 <LoopCopyDataInit>

08004e2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e32:	3304      	adds	r3, #4

08004e34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e38:	d3f9      	bcc.n	8004e2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e3a:	4a0b      	ldr	r2, [pc, #44]	; (8004e68 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004e3c:	4c0b      	ldr	r4, [pc, #44]	; (8004e6c <LoopFillZerobss+0x26>)
  movs r3, #0
 8004e3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e40:	e001      	b.n	8004e46 <LoopFillZerobss>

08004e42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e44:	3204      	adds	r2, #4

08004e46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e48:	d3fb      	bcc.n	8004e42 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004e4a:	f7ff ffd7 	bl	8004dfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e4e:	f004 fb65 	bl	800951c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e52:	f7ff f809 	bl	8003e68 <main>
  bx  lr    
 8004e56:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004e58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004e5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e60:	200025cc 	.word	0x200025cc
  ldr r2, =_sidata
 8004e64:	0800ca34 	.word	0x0800ca34
  ldr r2, =_sbss
 8004e68:	200025cc 	.word	0x200025cc
  ldr r4, =_ebss
 8004e6c:	20002b2c 	.word	0x20002b2c

08004e70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004e70:	e7fe      	b.n	8004e70 <ADC_IRQHandler>
	...

08004e74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004e78:	4b0e      	ldr	r3, [pc, #56]	; (8004eb4 <HAL_Init+0x40>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a0d      	ldr	r2, [pc, #52]	; (8004eb4 <HAL_Init+0x40>)
 8004e7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004e82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004e84:	4b0b      	ldr	r3, [pc, #44]	; (8004eb4 <HAL_Init+0x40>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a0a      	ldr	r2, [pc, #40]	; (8004eb4 <HAL_Init+0x40>)
 8004e8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004e8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e90:	4b08      	ldr	r3, [pc, #32]	; (8004eb4 <HAL_Init+0x40>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a07      	ldr	r2, [pc, #28]	; (8004eb4 <HAL_Init+0x40>)
 8004e96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e9c:	2003      	movs	r0, #3
 8004e9e:	f001 fab3 	bl	8006408 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ea2:	2000      	movs	r0, #0
 8004ea4:	f000 f808 	bl	8004eb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ea8:	f7ff fbf8 	bl	800469c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004eac:	2300      	movs	r3, #0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	40023c00 	.word	0x40023c00

08004eb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b082      	sub	sp, #8
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004ec0:	4b12      	ldr	r3, [pc, #72]	; (8004f0c <HAL_InitTick+0x54>)
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	4b12      	ldr	r3, [pc, #72]	; (8004f10 <HAL_InitTick+0x58>)
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	4619      	mov	r1, r3
 8004eca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004ece:	fbb3 f3f1 	udiv	r3, r3, r1
 8004ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f001 facb 	bl	8006472 <HAL_SYSTICK_Config>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d001      	beq.n	8004ee6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e00e      	b.n	8004f04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2b0f      	cmp	r3, #15
 8004eea:	d80a      	bhi.n	8004f02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004eec:	2200      	movs	r2, #0
 8004eee:	6879      	ldr	r1, [r7, #4]
 8004ef0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ef4:	f001 fa93 	bl	800641e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004ef8:	4a06      	ldr	r2, [pc, #24]	; (8004f14 <HAL_InitTick+0x5c>)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004efe:	2300      	movs	r3, #0
 8004f00:	e000      	b.n	8004f04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3708      	adds	r7, #8
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	200023f0 	.word	0x200023f0
 8004f10:	200023f8 	.word	0x200023f8
 8004f14:	200023f4 	.word	0x200023f4

08004f18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f1c:	4b06      	ldr	r3, [pc, #24]	; (8004f38 <HAL_IncTick+0x20>)
 8004f1e:	781b      	ldrb	r3, [r3, #0]
 8004f20:	461a      	mov	r2, r3
 8004f22:	4b06      	ldr	r3, [pc, #24]	; (8004f3c <HAL_IncTick+0x24>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4413      	add	r3, r2
 8004f28:	4a04      	ldr	r2, [pc, #16]	; (8004f3c <HAL_IncTick+0x24>)
 8004f2a:	6013      	str	r3, [r2, #0]
}
 8004f2c:	bf00      	nop
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	200023f8 	.word	0x200023f8
 8004f3c:	20002b18 	.word	0x20002b18

08004f40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f40:	b480      	push	{r7}
 8004f42:	af00      	add	r7, sp, #0
  return uwTick;
 8004f44:	4b03      	ldr	r3, [pc, #12]	; (8004f54 <HAL_GetTick+0x14>)
 8004f46:	681b      	ldr	r3, [r3, #0]
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	20002b18 	.word	0x20002b18

08004f58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f60:	f7ff ffee 	bl	8004f40 <HAL_GetTick>
 8004f64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f70:	d005      	beq.n	8004f7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f72:	4b0a      	ldr	r3, [pc, #40]	; (8004f9c <HAL_Delay+0x44>)
 8004f74:	781b      	ldrb	r3, [r3, #0]
 8004f76:	461a      	mov	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004f7e:	bf00      	nop
 8004f80:	f7ff ffde 	bl	8004f40 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d8f7      	bhi.n	8004f80 <HAL_Delay+0x28>
  {
  }
}
 8004f90:	bf00      	nop
 8004f92:	bf00      	nop
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	200023f8 	.word	0x200023f8

08004fa0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e033      	b.n	800501e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d109      	bne.n	8004fd2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f7ff fb94 	bl	80046ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd6:	f003 0310 	and.w	r3, r3, #16
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d118      	bne.n	8005010 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004fe6:	f023 0302 	bic.w	r3, r3, #2
 8004fea:	f043 0202 	orr.w	r2, r3, #2
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 fab4 	bl	8005560 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005002:	f023 0303 	bic.w	r3, r3, #3
 8005006:	f043 0201 	orr.w	r2, r3, #1
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	641a      	str	r2, [r3, #64]	; 0x40
 800500e:	e001      	b.n	8005014 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800501c:	7bfb      	ldrb	r3, [r7, #15]
}
 800501e:	4618      	mov	r0, r3
 8005020:	3710      	adds	r7, #16
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
	...

08005028 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005030:	2300      	movs	r3, #0
 8005032:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800503a:	2b01      	cmp	r3, #1
 800503c:	d101      	bne.n	8005042 <HAL_ADC_Start+0x1a>
 800503e:	2302      	movs	r3, #2
 8005040:	e0b2      	b.n	80051a8 <HAL_ADC_Start+0x180>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2201      	movs	r2, #1
 8005046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	f003 0301 	and.w	r3, r3, #1
 8005054:	2b01      	cmp	r3, #1
 8005056:	d018      	beq.n	800508a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	689a      	ldr	r2, [r3, #8]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f042 0201 	orr.w	r2, r2, #1
 8005066:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005068:	4b52      	ldr	r3, [pc, #328]	; (80051b4 <HAL_ADC_Start+0x18c>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a52      	ldr	r2, [pc, #328]	; (80051b8 <HAL_ADC_Start+0x190>)
 800506e:	fba2 2303 	umull	r2, r3, r2, r3
 8005072:	0c9a      	lsrs	r2, r3, #18
 8005074:	4613      	mov	r3, r2
 8005076:	005b      	lsls	r3, r3, #1
 8005078:	4413      	add	r3, r2
 800507a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800507c:	e002      	b.n	8005084 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	3b01      	subs	r3, #1
 8005082:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d1f9      	bne.n	800507e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f003 0301 	and.w	r3, r3, #1
 8005094:	2b01      	cmp	r3, #1
 8005096:	d17a      	bne.n	800518e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800509c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80050a0:	f023 0301 	bic.w	r3, r3, #1
 80050a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d007      	beq.n	80050ca <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80050c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050d6:	d106      	bne.n	80050e6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050dc:	f023 0206 	bic.w	r2, r3, #6
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	645a      	str	r2, [r3, #68]	; 0x44
 80050e4:	e002      	b.n	80050ec <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80050f4:	4b31      	ldr	r3, [pc, #196]	; (80051bc <HAL_ADC_Start+0x194>)
 80050f6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005100:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f003 031f 	and.w	r3, r3, #31
 800510a:	2b00      	cmp	r3, #0
 800510c:	d12a      	bne.n	8005164 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a2b      	ldr	r2, [pc, #172]	; (80051c0 <HAL_ADC_Start+0x198>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d015      	beq.n	8005144 <HAL_ADC_Start+0x11c>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a29      	ldr	r2, [pc, #164]	; (80051c4 <HAL_ADC_Start+0x19c>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d105      	bne.n	800512e <HAL_ADC_Start+0x106>
 8005122:	4b26      	ldr	r3, [pc, #152]	; (80051bc <HAL_ADC_Start+0x194>)
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f003 031f 	and.w	r3, r3, #31
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00a      	beq.n	8005144 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a25      	ldr	r2, [pc, #148]	; (80051c8 <HAL_ADC_Start+0x1a0>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d136      	bne.n	80051a6 <HAL_ADC_Start+0x17e>
 8005138:	4b20      	ldr	r3, [pc, #128]	; (80051bc <HAL_ADC_Start+0x194>)
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	f003 0310 	and.w	r3, r3, #16
 8005140:	2b00      	cmp	r3, #0
 8005142:	d130      	bne.n	80051a6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d129      	bne.n	80051a6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	689a      	ldr	r2, [r3, #8]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005160:	609a      	str	r2, [r3, #8]
 8005162:	e020      	b.n	80051a6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a15      	ldr	r2, [pc, #84]	; (80051c0 <HAL_ADC_Start+0x198>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d11b      	bne.n	80051a6 <HAL_ADC_Start+0x17e>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d114      	bne.n	80051a6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689a      	ldr	r2, [r3, #8]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800518a:	609a      	str	r2, [r3, #8]
 800518c:	e00b      	b.n	80051a6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005192:	f043 0210 	orr.w	r2, r3, #16
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800519e:	f043 0201 	orr.w	r2, r3, #1
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80051a6:	2300      	movs	r3, #0
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3714      	adds	r7, #20
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr
 80051b4:	200023f0 	.word	0x200023f0
 80051b8:	431bde83 	.word	0x431bde83
 80051bc:	40012300 	.word	0x40012300
 80051c0:	40012000 	.word	0x40012000
 80051c4:	40012100 	.word	0x40012100
 80051c8:	40012200 	.word	0x40012200

080051cc <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80051d6:	2300      	movs	r3, #0
 80051d8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051e8:	d113      	bne.n	8005212 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80051f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051f8:	d10b      	bne.n	8005212 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fe:	f043 0220 	orr.w	r2, r3, #32
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e063      	b.n	80052da <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005212:	f7ff fe95 	bl	8004f40 <HAL_GetTick>
 8005216:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005218:	e021      	b.n	800525e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005220:	d01d      	beq.n	800525e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d007      	beq.n	8005238 <HAL_ADC_PollForConversion+0x6c>
 8005228:	f7ff fe8a 	bl	8004f40 <HAL_GetTick>
 800522c:	4602      	mov	r2, r0
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	1ad3      	subs	r3, r2, r3
 8005232:	683a      	ldr	r2, [r7, #0]
 8005234:	429a      	cmp	r2, r3
 8005236:	d212      	bcs.n	800525e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0302 	and.w	r3, r3, #2
 8005242:	2b02      	cmp	r3, #2
 8005244:	d00b      	beq.n	800525e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524a:	f043 0204 	orr.w	r2, r3, #4
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e03d      	b.n	80052da <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0302 	and.w	r3, r3, #2
 8005268:	2b02      	cmp	r3, #2
 800526a:	d1d6      	bne.n	800521a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f06f 0212 	mvn.w	r2, #18
 8005274:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d123      	bne.n	80052d8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005294:	2b00      	cmp	r3, #0
 8005296:	d11f      	bne.n	80052d8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800529e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d006      	beq.n	80052b4 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d111      	bne.n	80052d8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d105      	bne.n	80052d8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d0:	f043 0201 	orr.w	r2, r3, #1
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3710      	adds	r7, #16
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}

080052e2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80052e2:	b480      	push	{r7}
 80052e4:	b083      	sub	sp, #12
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b085      	sub	sp, #20
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005306:	2300      	movs	r3, #0
 8005308:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005310:	2b01      	cmp	r3, #1
 8005312:	d101      	bne.n	8005318 <HAL_ADC_ConfigChannel+0x1c>
 8005314:	2302      	movs	r3, #2
 8005316:	e113      	b.n	8005540 <HAL_ADC_ConfigChannel+0x244>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b09      	cmp	r3, #9
 8005326:	d925      	bls.n	8005374 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68d9      	ldr	r1, [r3, #12]
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	b29b      	uxth	r3, r3
 8005334:	461a      	mov	r2, r3
 8005336:	4613      	mov	r3, r2
 8005338:	005b      	lsls	r3, r3, #1
 800533a:	4413      	add	r3, r2
 800533c:	3b1e      	subs	r3, #30
 800533e:	2207      	movs	r2, #7
 8005340:	fa02 f303 	lsl.w	r3, r2, r3
 8005344:	43da      	mvns	r2, r3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	400a      	ands	r2, r1
 800534c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68d9      	ldr	r1, [r3, #12]
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	689a      	ldr	r2, [r3, #8]
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	b29b      	uxth	r3, r3
 800535e:	4618      	mov	r0, r3
 8005360:	4603      	mov	r3, r0
 8005362:	005b      	lsls	r3, r3, #1
 8005364:	4403      	add	r3, r0
 8005366:	3b1e      	subs	r3, #30
 8005368:	409a      	lsls	r2, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	430a      	orrs	r2, r1
 8005370:	60da      	str	r2, [r3, #12]
 8005372:	e022      	b.n	80053ba <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	6919      	ldr	r1, [r3, #16]
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	b29b      	uxth	r3, r3
 8005380:	461a      	mov	r2, r3
 8005382:	4613      	mov	r3, r2
 8005384:	005b      	lsls	r3, r3, #1
 8005386:	4413      	add	r3, r2
 8005388:	2207      	movs	r2, #7
 800538a:	fa02 f303 	lsl.w	r3, r2, r3
 800538e:	43da      	mvns	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	400a      	ands	r2, r1
 8005396:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	6919      	ldr	r1, [r3, #16]
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	689a      	ldr	r2, [r3, #8]
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	4618      	mov	r0, r3
 80053aa:	4603      	mov	r3, r0
 80053ac:	005b      	lsls	r3, r3, #1
 80053ae:	4403      	add	r3, r0
 80053b0:	409a      	lsls	r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	430a      	orrs	r2, r1
 80053b8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	2b06      	cmp	r3, #6
 80053c0:	d824      	bhi.n	800540c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	685a      	ldr	r2, [r3, #4]
 80053cc:	4613      	mov	r3, r2
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	4413      	add	r3, r2
 80053d2:	3b05      	subs	r3, #5
 80053d4:	221f      	movs	r2, #31
 80053d6:	fa02 f303 	lsl.w	r3, r2, r3
 80053da:	43da      	mvns	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	400a      	ands	r2, r1
 80053e2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	4618      	mov	r0, r3
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	685a      	ldr	r2, [r3, #4]
 80053f6:	4613      	mov	r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	4413      	add	r3, r2
 80053fc:	3b05      	subs	r3, #5
 80053fe:	fa00 f203 	lsl.w	r2, r0, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	430a      	orrs	r2, r1
 8005408:	635a      	str	r2, [r3, #52]	; 0x34
 800540a:	e04c      	b.n	80054a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	2b0c      	cmp	r3, #12
 8005412:	d824      	bhi.n	800545e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	4613      	mov	r3, r2
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	4413      	add	r3, r2
 8005424:	3b23      	subs	r3, #35	; 0x23
 8005426:	221f      	movs	r2, #31
 8005428:	fa02 f303 	lsl.w	r3, r2, r3
 800542c:	43da      	mvns	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	400a      	ands	r2, r1
 8005434:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	b29b      	uxth	r3, r3
 8005442:	4618      	mov	r0, r3
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685a      	ldr	r2, [r3, #4]
 8005448:	4613      	mov	r3, r2
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	4413      	add	r3, r2
 800544e:	3b23      	subs	r3, #35	; 0x23
 8005450:	fa00 f203 	lsl.w	r2, r0, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	430a      	orrs	r2, r1
 800545a:	631a      	str	r2, [r3, #48]	; 0x30
 800545c:	e023      	b.n	80054a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	685a      	ldr	r2, [r3, #4]
 8005468:	4613      	mov	r3, r2
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	4413      	add	r3, r2
 800546e:	3b41      	subs	r3, #65	; 0x41
 8005470:	221f      	movs	r2, #31
 8005472:	fa02 f303 	lsl.w	r3, r2, r3
 8005476:	43da      	mvns	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	400a      	ands	r2, r1
 800547e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	b29b      	uxth	r3, r3
 800548c:	4618      	mov	r0, r3
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	685a      	ldr	r2, [r3, #4]
 8005492:	4613      	mov	r3, r2
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	4413      	add	r3, r2
 8005498:	3b41      	subs	r3, #65	; 0x41
 800549a:	fa00 f203 	lsl.w	r2, r0, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	430a      	orrs	r2, r1
 80054a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80054a6:	4b29      	ldr	r3, [pc, #164]	; (800554c <HAL_ADC_ConfigChannel+0x250>)
 80054a8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a28      	ldr	r2, [pc, #160]	; (8005550 <HAL_ADC_ConfigChannel+0x254>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d10f      	bne.n	80054d4 <HAL_ADC_ConfigChannel+0x1d8>
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b12      	cmp	r3, #18
 80054ba:	d10b      	bne.n	80054d4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a1d      	ldr	r2, [pc, #116]	; (8005550 <HAL_ADC_ConfigChannel+0x254>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d12b      	bne.n	8005536 <HAL_ADC_ConfigChannel+0x23a>
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a1c      	ldr	r2, [pc, #112]	; (8005554 <HAL_ADC_ConfigChannel+0x258>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d003      	beq.n	80054f0 <HAL_ADC_ConfigChannel+0x1f4>
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2b11      	cmp	r3, #17
 80054ee:	d122      	bne.n	8005536 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a11      	ldr	r2, [pc, #68]	; (8005554 <HAL_ADC_ConfigChannel+0x258>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d111      	bne.n	8005536 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005512:	4b11      	ldr	r3, [pc, #68]	; (8005558 <HAL_ADC_ConfigChannel+0x25c>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a11      	ldr	r2, [pc, #68]	; (800555c <HAL_ADC_ConfigChannel+0x260>)
 8005518:	fba2 2303 	umull	r2, r3, r2, r3
 800551c:	0c9a      	lsrs	r2, r3, #18
 800551e:	4613      	mov	r3, r2
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	4413      	add	r3, r2
 8005524:	005b      	lsls	r3, r3, #1
 8005526:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005528:	e002      	b.n	8005530 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	3b01      	subs	r3, #1
 800552e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1f9      	bne.n	800552a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800553e:	2300      	movs	r3, #0
}
 8005540:	4618      	mov	r0, r3
 8005542:	3714      	adds	r7, #20
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr
 800554c:	40012300 	.word	0x40012300
 8005550:	40012000 	.word	0x40012000
 8005554:	10000012 	.word	0x10000012
 8005558:	200023f0 	.word	0x200023f0
 800555c:	431bde83 	.word	0x431bde83

08005560 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005560:	b480      	push	{r7}
 8005562:	b085      	sub	sp, #20
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005568:	4b79      	ldr	r3, [pc, #484]	; (8005750 <ADC_Init+0x1f0>)
 800556a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	431a      	orrs	r2, r3
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685a      	ldr	r2, [r3, #4]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005594:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	6859      	ldr	r1, [r3, #4]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	021a      	lsls	r2, r3, #8
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	685a      	ldr	r2, [r3, #4]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80055b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	6859      	ldr	r1, [r3, #4]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689a      	ldr	r2, [r3, #8]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	430a      	orrs	r2, r1
 80055ca:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	689a      	ldr	r2, [r3, #8]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6899      	ldr	r1, [r3, #8]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	68da      	ldr	r2, [r3, #12]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	430a      	orrs	r2, r1
 80055ec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f2:	4a58      	ldr	r2, [pc, #352]	; (8005754 <ADC_Init+0x1f4>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d022      	beq.n	800563e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	689a      	ldr	r2, [r3, #8]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005606:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	6899      	ldr	r1, [r3, #8]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	430a      	orrs	r2, r1
 8005618:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	689a      	ldr	r2, [r3, #8]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005628:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	6899      	ldr	r1, [r3, #8]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	430a      	orrs	r2, r1
 800563a:	609a      	str	r2, [r3, #8]
 800563c:	e00f      	b.n	800565e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	689a      	ldr	r2, [r3, #8]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800564c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	689a      	ldr	r2, [r3, #8]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800565c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f022 0202 	bic.w	r2, r2, #2
 800566c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	6899      	ldr	r1, [r3, #8]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	7e1b      	ldrb	r3, [r3, #24]
 8005678:	005a      	lsls	r2, r3, #1
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	430a      	orrs	r2, r1
 8005680:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d01b      	beq.n	80056c4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685a      	ldr	r2, [r3, #4]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800569a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	685a      	ldr	r2, [r3, #4]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80056aa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	6859      	ldr	r1, [r3, #4]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b6:	3b01      	subs	r3, #1
 80056b8:	035a      	lsls	r2, r3, #13
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	430a      	orrs	r2, r1
 80056c0:	605a      	str	r2, [r3, #4]
 80056c2:	e007      	b.n	80056d4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	685a      	ldr	r2, [r3, #4]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056d2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80056e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	69db      	ldr	r3, [r3, #28]
 80056ee:	3b01      	subs	r3, #1
 80056f0:	051a      	lsls	r2, r3, #20
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	430a      	orrs	r2, r1
 80056f8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	689a      	ldr	r2, [r3, #8]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005708:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	6899      	ldr	r1, [r3, #8]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005716:	025a      	lsls	r2, r3, #9
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	430a      	orrs	r2, r1
 800571e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	689a      	ldr	r2, [r3, #8]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800572e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6899      	ldr	r1, [r3, #8]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	029a      	lsls	r2, r3, #10
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	430a      	orrs	r2, r1
 8005742:	609a      	str	r2, [r3, #8]
}
 8005744:	bf00      	nop
 8005746:	3714      	adds	r7, #20
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr
 8005750:	40012300 	.word	0x40012300
 8005754:	0f000001 	.word	0x0f000001

08005758 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d101      	bne.n	800576a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e0ed      	b.n	8005946 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005770:	b2db      	uxtb	r3, r3
 8005772:	2b00      	cmp	r3, #0
 8005774:	d102      	bne.n	800577c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f7ff f82c 	bl	80047d4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f042 0201 	orr.w	r2, r2, #1
 800578a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800578c:	f7ff fbd8 	bl	8004f40 <HAL_GetTick>
 8005790:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005792:	e012      	b.n	80057ba <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005794:	f7ff fbd4 	bl	8004f40 <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	2b0a      	cmp	r3, #10
 80057a0:	d90b      	bls.n	80057ba <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2205      	movs	r2, #5
 80057b2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e0c5      	b.n	8005946 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	f003 0301 	and.w	r3, r3, #1
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d0e5      	beq.n	8005794 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f022 0202 	bic.w	r2, r2, #2
 80057d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80057d8:	f7ff fbb2 	bl	8004f40 <HAL_GetTick>
 80057dc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80057de:	e012      	b.n	8005806 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80057e0:	f7ff fbae 	bl	8004f40 <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	2b0a      	cmp	r3, #10
 80057ec:	d90b      	bls.n	8005806 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2205      	movs	r2, #5
 80057fe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e09f      	b.n	8005946 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	2b00      	cmp	r3, #0
 8005812:	d1e5      	bne.n	80057e0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	7e1b      	ldrb	r3, [r3, #24]
 8005818:	2b01      	cmp	r3, #1
 800581a:	d108      	bne.n	800582e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800582a:	601a      	str	r2, [r3, #0]
 800582c:	e007      	b.n	800583e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800583c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	7e5b      	ldrb	r3, [r3, #25]
 8005842:	2b01      	cmp	r3, #1
 8005844:	d108      	bne.n	8005858 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005854:	601a      	str	r2, [r3, #0]
 8005856:	e007      	b.n	8005868 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005866:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	7e9b      	ldrb	r3, [r3, #26]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d108      	bne.n	8005882 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f042 0220 	orr.w	r2, r2, #32
 800587e:	601a      	str	r2, [r3, #0]
 8005880:	e007      	b.n	8005892 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f022 0220 	bic.w	r2, r2, #32
 8005890:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	7edb      	ldrb	r3, [r3, #27]
 8005896:	2b01      	cmp	r3, #1
 8005898:	d108      	bne.n	80058ac <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f022 0210 	bic.w	r2, r2, #16
 80058a8:	601a      	str	r2, [r3, #0]
 80058aa:	e007      	b.n	80058bc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f042 0210 	orr.w	r2, r2, #16
 80058ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	7f1b      	ldrb	r3, [r3, #28]
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d108      	bne.n	80058d6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f042 0208 	orr.w	r2, r2, #8
 80058d2:	601a      	str	r2, [r3, #0]
 80058d4:	e007      	b.n	80058e6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f022 0208 	bic.w	r2, r2, #8
 80058e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	7f5b      	ldrb	r3, [r3, #29]
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d108      	bne.n	8005900 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f042 0204 	orr.w	r2, r2, #4
 80058fc:	601a      	str	r2, [r3, #0]
 80058fe:	e007      	b.n	8005910 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f022 0204 	bic.w	r2, r2, #4
 800590e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	689a      	ldr	r2, [r3, #8]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	431a      	orrs	r2, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	431a      	orrs	r2, r3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	695b      	ldr	r3, [r3, #20]
 8005924:	ea42 0103 	orr.w	r1, r2, r3
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	1e5a      	subs	r2, r3, #1
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	430a      	orrs	r2, r1
 8005934:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3710      	adds	r7, #16
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
	...

08005950 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8005950:	b480      	push	{r7}
 8005952:	b087      	sub	sp, #28
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005966:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005968:	7cfb      	ldrb	r3, [r7, #19]
 800596a:	2b01      	cmp	r3, #1
 800596c:	d003      	beq.n	8005976 <HAL_CAN_ConfigFilter+0x26>
 800596e:	7cfb      	ldrb	r3, [r7, #19]
 8005970:	2b02      	cmp	r3, #2
 8005972:	f040 80be 	bne.w	8005af2 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005976:	4b65      	ldr	r3, [pc, #404]	; (8005b0c <HAL_CAN_ConfigFilter+0x1bc>)
 8005978:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005980:	f043 0201 	orr.w	r2, r3, #1
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005990:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a4:	021b      	lsls	r3, r3, #8
 80059a6:	431a      	orrs	r2, r3
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	695b      	ldr	r3, [r3, #20]
 80059b2:	f003 031f 	and.w	r3, r3, #31
 80059b6:	2201      	movs	r2, #1
 80059b8:	fa02 f303 	lsl.w	r3, r2, r3
 80059bc:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	43db      	mvns	r3, r3
 80059c8:	401a      	ands	r2, r3
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	69db      	ldr	r3, [r3, #28]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d123      	bne.n	8005a20 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	43db      	mvns	r3, r3
 80059e2:	401a      	ands	r2, r3
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80059f6:	683a      	ldr	r2, [r7, #0]
 80059f8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80059fa:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	3248      	adds	r2, #72	; 0x48
 8005a00:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005a14:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005a16:	6979      	ldr	r1, [r7, #20]
 8005a18:	3348      	adds	r3, #72	; 0x48
 8005a1a:	00db      	lsls	r3, r3, #3
 8005a1c:	440b      	add	r3, r1
 8005a1e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	69db      	ldr	r3, [r3, #28]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d122      	bne.n	8005a6e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	431a      	orrs	r2, r3
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005a44:	683a      	ldr	r2, [r7, #0]
 8005a46:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005a48:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	3248      	adds	r2, #72	; 0x48
 8005a4e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005a62:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005a64:	6979      	ldr	r1, [r7, #20]
 8005a66:	3348      	adds	r3, #72	; 0x48
 8005a68:	00db      	lsls	r3, r3, #3
 8005a6a:	440b      	add	r3, r1
 8005a6c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d109      	bne.n	8005a8a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	43db      	mvns	r3, r3
 8005a80:	401a      	ands	r2, r3
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005a88:	e007      	b.n	8005a9a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	431a      	orrs	r2, r3
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	691b      	ldr	r3, [r3, #16]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d109      	bne.n	8005ab6 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	43db      	mvns	r3, r3
 8005aac:	401a      	ands	r2, r3
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005ab4:	e007      	b.n	8005ac6 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	431a      	orrs	r2, r3
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	6a1b      	ldr	r3, [r3, #32]
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d107      	bne.n	8005ade <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005ae4:	f023 0201 	bic.w	r2, r3, #1
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005aee:	2300      	movs	r3, #0
 8005af0:	e006      	b.n	8005b00 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
  }
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	371c      	adds	r7, #28
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr
 8005b0c:	40006400 	.word	0x40006400

08005b10 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d12e      	bne.n	8005b82 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2202      	movs	r2, #2
 8005b28:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f022 0201 	bic.w	r2, r2, #1
 8005b3a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005b3c:	f7ff fa00 	bl	8004f40 <HAL_GetTick>
 8005b40:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005b42:	e012      	b.n	8005b6a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005b44:	f7ff f9fc 	bl	8004f40 <HAL_GetTick>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	2b0a      	cmp	r3, #10
 8005b50:	d90b      	bls.n	8005b6a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b56:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2205      	movs	r2, #5
 8005b62:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e012      	b.n	8005b90 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f003 0301 	and.w	r3, r3, #1
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d1e5      	bne.n	8005b44 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	e006      	b.n	8005b90 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b86:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
  }
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3710      	adds	r7, #16
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
 8005ba4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bac:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005bae:	7dfb      	ldrb	r3, [r7, #23]
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d003      	beq.n	8005bbc <HAL_CAN_GetRxMessage+0x24>
 8005bb4:	7dfb      	ldrb	r3, [r7, #23]
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	f040 80f3 	bne.w	8005da2 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d10e      	bne.n	8005be0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	f003 0303 	and.w	r3, r3, #3
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d116      	bne.n	8005bfe <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e0e7      	b.n	8005db0 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	f003 0303 	and.w	r3, r3, #3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d107      	bne.n	8005bfe <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e0d8      	b.n	8005db0 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	331b      	adds	r3, #27
 8005c06:	011b      	lsls	r3, r3, #4
 8005c08:	4413      	add	r3, r2
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f003 0204 	and.w	r2, r3, #4
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d10c      	bne.n	8005c36 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	331b      	adds	r3, #27
 8005c24:	011b      	lsls	r3, r3, #4
 8005c26:	4413      	add	r3, r2
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	0d5b      	lsrs	r3, r3, #21
 8005c2c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	601a      	str	r2, [r3, #0]
 8005c34:	e00b      	b.n	8005c4e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	331b      	adds	r3, #27
 8005c3e:	011b      	lsls	r3, r3, #4
 8005c40:	4413      	add	r3, r2
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	08db      	lsrs	r3, r3, #3
 8005c46:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	331b      	adds	r3, #27
 8005c56:	011b      	lsls	r3, r3, #4
 8005c58:	4413      	add	r3, r2
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0202 	and.w	r2, r3, #2
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	331b      	adds	r3, #27
 8005c6c:	011b      	lsls	r3, r3, #4
 8005c6e:	4413      	add	r3, r2
 8005c70:	3304      	adds	r3, #4
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 020f 	and.w	r2, r3, #15
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	331b      	adds	r3, #27
 8005c84:	011b      	lsls	r3, r3, #4
 8005c86:	4413      	add	r3, r2
 8005c88:	3304      	adds	r3, #4
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	0a1b      	lsrs	r3, r3, #8
 8005c8e:	b2da      	uxtb	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	331b      	adds	r3, #27
 8005c9c:	011b      	lsls	r3, r3, #4
 8005c9e:	4413      	add	r3, r2
 8005ca0:	3304      	adds	r3, #4
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	0c1b      	lsrs	r3, r3, #16
 8005ca6:	b29a      	uxth	r2, r3
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	011b      	lsls	r3, r3, #4
 8005cb4:	4413      	add	r3, r2
 8005cb6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	b2da      	uxtb	r2, r3
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	011b      	lsls	r3, r3, #4
 8005cca:	4413      	add	r3, r2
 8005ccc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	0a1a      	lsrs	r2, r3, #8
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	b2d2      	uxtb	r2, r2
 8005cda:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	011b      	lsls	r3, r3, #4
 8005ce4:	4413      	add	r3, r2
 8005ce6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	0c1a      	lsrs	r2, r3, #16
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	3302      	adds	r3, #2
 8005cf2:	b2d2      	uxtb	r2, r2
 8005cf4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	011b      	lsls	r3, r3, #4
 8005cfe:	4413      	add	r3, r2
 8005d00:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	0e1a      	lsrs	r2, r3, #24
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	3303      	adds	r3, #3
 8005d0c:	b2d2      	uxtb	r2, r2
 8005d0e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	011b      	lsls	r3, r3, #4
 8005d18:	4413      	add	r3, r2
 8005d1a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	3304      	adds	r3, #4
 8005d24:	b2d2      	uxtb	r2, r2
 8005d26:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	011b      	lsls	r3, r3, #4
 8005d30:	4413      	add	r3, r2
 8005d32:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	0a1a      	lsrs	r2, r3, #8
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	3305      	adds	r3, #5
 8005d3e:	b2d2      	uxtb	r2, r2
 8005d40:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	011b      	lsls	r3, r3, #4
 8005d4a:	4413      	add	r3, r2
 8005d4c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	0c1a      	lsrs	r2, r3, #16
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	3306      	adds	r3, #6
 8005d58:	b2d2      	uxtb	r2, r2
 8005d5a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	011b      	lsls	r3, r3, #4
 8005d64:	4413      	add	r3, r2
 8005d66:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	0e1a      	lsrs	r2, r3, #24
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	3307      	adds	r3, #7
 8005d72:	b2d2      	uxtb	r2, r2
 8005d74:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d108      	bne.n	8005d8e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68da      	ldr	r2, [r3, #12]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f042 0220 	orr.w	r2, r2, #32
 8005d8a:	60da      	str	r2, [r3, #12]
 8005d8c:	e007      	b.n	8005d9e <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	691a      	ldr	r2, [r3, #16]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f042 0220 	orr.w	r2, r2, #32
 8005d9c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	e006      	b.n	8005db0 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
  }
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	371c      	adds	r7, #28
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b085      	sub	sp, #20
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005dcc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005dce:	7bfb      	ldrb	r3, [r7, #15]
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d002      	beq.n	8005dda <HAL_CAN_ActivateNotification+0x1e>
 8005dd4:	7bfb      	ldrb	r3, [r7, #15]
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d109      	bne.n	8005dee <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	6959      	ldr	r1, [r3, #20]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	683a      	ldr	r2, [r7, #0]
 8005de6:	430a      	orrs	r2, r1
 8005de8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005dea:	2300      	movs	r3, #0
 8005dec:	e006      	b.n	8005dfc <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
  }
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3714      	adds	r7, #20
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b08a      	sub	sp, #40	; 0x28
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005e10:	2300      	movs	r3, #0
 8005e12:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	695b      	ldr	r3, [r3, #20]
 8005e1a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	699b      	ldr	r3, [r3, #24]
 8005e42:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005e44:	6a3b      	ldr	r3, [r7, #32]
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d07c      	beq.n	8005f48 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d023      	beq.n	8005ea0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	f003 0302 	and.w	r3, r3, #2
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d003      	beq.n	8005e72 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 f983 	bl	8006176 <HAL_CAN_TxMailbox0CompleteCallback>
 8005e70:	e016      	b.n	8005ea0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	f003 0304 	and.w	r3, r3, #4
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d004      	beq.n	8005e86 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e7e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005e82:	627b      	str	r3, [r7, #36]	; 0x24
 8005e84:	e00c      	b.n	8005ea0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	f003 0308 	and.w	r3, r3, #8
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d004      	beq.n	8005e9a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e92:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005e96:	627b      	str	r3, [r7, #36]	; 0x24
 8005e98:	e002      	b.n	8005ea0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f989 	bl	80061b2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005ea0:	69bb      	ldr	r3, [r7, #24]
 8005ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d024      	beq.n	8005ef4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005eb2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d003      	beq.n	8005ec6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 f963 	bl	800618a <HAL_CAN_TxMailbox1CompleteCallback>
 8005ec4:	e016      	b.n	8005ef4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005ec6:	69bb      	ldr	r3, [r7, #24]
 8005ec8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d004      	beq.n	8005eda <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005ed6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ed8:	e00c      	b.n	8005ef4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005eda:	69bb      	ldr	r3, [r7, #24]
 8005edc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d004      	beq.n	8005eee <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005eea:	627b      	str	r3, [r7, #36]	; 0x24
 8005eec:	e002      	b.n	8005ef4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 f969 	bl	80061c6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005ef4:	69bb      	ldr	r3, [r7, #24]
 8005ef6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d024      	beq.n	8005f48 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005f06:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d003      	beq.n	8005f1a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 f943 	bl	800619e <HAL_CAN_TxMailbox2CompleteCallback>
 8005f18:	e016      	b.n	8005f48 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d004      	beq.n	8005f2e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f2a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f2c:	e00c      	b.n	8005f48 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d004      	beq.n	8005f42 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f3e:	627b      	str	r3, [r7, #36]	; 0x24
 8005f40:	e002      	b.n	8005f48 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f000 f949 	bl	80061da <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005f48:	6a3b      	ldr	r3, [r7, #32]
 8005f4a:	f003 0308 	and.w	r3, r3, #8
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00c      	beq.n	8005f6c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	f003 0310 	and.w	r3, r3, #16
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d007      	beq.n	8005f6c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f62:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2210      	movs	r2, #16
 8005f6a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005f6c:	6a3b      	ldr	r3, [r7, #32]
 8005f6e:	f003 0304 	and.w	r3, r3, #4
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d00b      	beq.n	8005f8e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	f003 0308 	and.w	r3, r3, #8
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d006      	beq.n	8005f8e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2208      	movs	r2, #8
 8005f86:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f000 f930 	bl	80061ee <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005f8e:	6a3b      	ldr	r3, [r7, #32]
 8005f90:	f003 0302 	and.w	r3, r3, #2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d009      	beq.n	8005fac <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	f003 0303 	and.w	r3, r3, #3
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d002      	beq.n	8005fac <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7fb f89c 	bl	80010e4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005fac:	6a3b      	ldr	r3, [r7, #32]
 8005fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00c      	beq.n	8005fd0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	f003 0310 	and.w	r3, r3, #16
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d007      	beq.n	8005fd0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005fc6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	2210      	movs	r2, #16
 8005fce:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005fd0:	6a3b      	ldr	r3, [r7, #32]
 8005fd2:	f003 0320 	and.w	r3, r3, #32
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00b      	beq.n	8005ff2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	f003 0308 	and.w	r3, r3, #8
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d006      	beq.n	8005ff2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2208      	movs	r2, #8
 8005fea:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 f912 	bl	8006216 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005ff2:	6a3b      	ldr	r3, [r7, #32]
 8005ff4:	f003 0310 	and.w	r3, r3, #16
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d009      	beq.n	8006010 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	f003 0303 	and.w	r3, r3, #3
 8006006:	2b00      	cmp	r3, #0
 8006008:	d002      	beq.n	8006010 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 f8f9 	bl	8006202 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006010:	6a3b      	ldr	r3, [r7, #32]
 8006012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00b      	beq.n	8006032 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	f003 0310 	and.w	r3, r3, #16
 8006020:	2b00      	cmp	r3, #0
 8006022:	d006      	beq.n	8006032 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2210      	movs	r2, #16
 800602a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 f8fc 	bl	800622a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006032:	6a3b      	ldr	r3, [r7, #32]
 8006034:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d00b      	beq.n	8006054 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	f003 0308 	and.w	r3, r3, #8
 8006042:	2b00      	cmp	r3, #0
 8006044:	d006      	beq.n	8006054 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2208      	movs	r2, #8
 800604c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f000 f8f5 	bl	800623e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006054:	6a3b      	ldr	r3, [r7, #32]
 8006056:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800605a:	2b00      	cmp	r3, #0
 800605c:	d07b      	beq.n	8006156 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	f003 0304 	and.w	r3, r3, #4
 8006064:	2b00      	cmp	r3, #0
 8006066:	d072      	beq.n	800614e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006068:	6a3b      	ldr	r3, [r7, #32]
 800606a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800606e:	2b00      	cmp	r3, #0
 8006070:	d008      	beq.n	8006084 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006078:	2b00      	cmp	r3, #0
 800607a:	d003      	beq.n	8006084 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800607c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607e:	f043 0301 	orr.w	r3, r3, #1
 8006082:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006084:	6a3b      	ldr	r3, [r7, #32]
 8006086:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800608a:	2b00      	cmp	r3, #0
 800608c:	d008      	beq.n	80060a0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006094:	2b00      	cmp	r3, #0
 8006096:	d003      	beq.n	80060a0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609a:	f043 0302 	orr.w	r3, r3, #2
 800609e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80060a0:	6a3b      	ldr	r3, [r7, #32]
 80060a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d008      	beq.n	80060bc <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d003      	beq.n	80060bc <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80060b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b6:	f043 0304 	orr.w	r3, r3, #4
 80060ba:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80060bc:	6a3b      	ldr	r3, [r7, #32]
 80060be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d043      	beq.n	800614e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d03e      	beq.n	800614e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80060d6:	2b60      	cmp	r3, #96	; 0x60
 80060d8:	d02b      	beq.n	8006132 <HAL_CAN_IRQHandler+0x32a>
 80060da:	2b60      	cmp	r3, #96	; 0x60
 80060dc:	d82e      	bhi.n	800613c <HAL_CAN_IRQHandler+0x334>
 80060de:	2b50      	cmp	r3, #80	; 0x50
 80060e0:	d022      	beq.n	8006128 <HAL_CAN_IRQHandler+0x320>
 80060e2:	2b50      	cmp	r3, #80	; 0x50
 80060e4:	d82a      	bhi.n	800613c <HAL_CAN_IRQHandler+0x334>
 80060e6:	2b40      	cmp	r3, #64	; 0x40
 80060e8:	d019      	beq.n	800611e <HAL_CAN_IRQHandler+0x316>
 80060ea:	2b40      	cmp	r3, #64	; 0x40
 80060ec:	d826      	bhi.n	800613c <HAL_CAN_IRQHandler+0x334>
 80060ee:	2b30      	cmp	r3, #48	; 0x30
 80060f0:	d010      	beq.n	8006114 <HAL_CAN_IRQHandler+0x30c>
 80060f2:	2b30      	cmp	r3, #48	; 0x30
 80060f4:	d822      	bhi.n	800613c <HAL_CAN_IRQHandler+0x334>
 80060f6:	2b10      	cmp	r3, #16
 80060f8:	d002      	beq.n	8006100 <HAL_CAN_IRQHandler+0x2f8>
 80060fa:	2b20      	cmp	r3, #32
 80060fc:	d005      	beq.n	800610a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80060fe:	e01d      	b.n	800613c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006102:	f043 0308 	orr.w	r3, r3, #8
 8006106:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006108:	e019      	b.n	800613e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800610a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800610c:	f043 0310 	orr.w	r3, r3, #16
 8006110:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006112:	e014      	b.n	800613e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006116:	f043 0320 	orr.w	r3, r3, #32
 800611a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800611c:	e00f      	b.n	800613e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800611e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006120:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006124:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006126:	e00a      	b.n	800613e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800612e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006130:	e005      	b.n	800613e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006134:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006138:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800613a:	e000      	b.n	800613e <HAL_CAN_IRQHandler+0x336>
            break;
 800613c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	699a      	ldr	r2, [r3, #24]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800614c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2204      	movs	r2, #4
 8006154:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006158:	2b00      	cmp	r3, #0
 800615a:	d008      	beq.n	800616e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006162:	431a      	orrs	r2, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f000 f872 	bl	8006252 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800616e:	bf00      	nop
 8006170:	3728      	adds	r7, #40	; 0x28
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}

08006176 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006176:	b480      	push	{r7}
 8006178:	b083      	sub	sp, #12
 800617a:	af00      	add	r7, sp, #0
 800617c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800617e:	bf00      	nop
 8006180:	370c      	adds	r7, #12
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr

0800618a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800618a:	b480      	push	{r7}
 800618c:	b083      	sub	sp, #12
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006192:	bf00      	nop
 8006194:	370c      	adds	r7, #12
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr

0800619e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800619e:	b480      	push	{r7}
 80061a0:	b083      	sub	sp, #12
 80061a2:	af00      	add	r7, sp, #0
 80061a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80061a6:	bf00      	nop
 80061a8:	370c      	adds	r7, #12
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr

080061b2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80061b2:	b480      	push	{r7}
 80061b4:	b083      	sub	sp, #12
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80061ba:	bf00      	nop
 80061bc:	370c      	adds	r7, #12
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr

080061c6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80061c6:	b480      	push	{r7}
 80061c8:	b083      	sub	sp, #12
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80061ce:	bf00      	nop
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr

080061da <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80061da:	b480      	push	{r7}
 80061dc:	b083      	sub	sp, #12
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80061e2:	bf00      	nop
 80061e4:	370c      	adds	r7, #12
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr

080061ee <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80061ee:	b480      	push	{r7}
 80061f0:	b083      	sub	sp, #12
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80061f6:	bf00      	nop
 80061f8:	370c      	adds	r7, #12
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr

08006202 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006202:	b480      	push	{r7}
 8006204:	b083      	sub	sp, #12
 8006206:	af00      	add	r7, sp, #0
 8006208:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800620a:	bf00      	nop
 800620c:	370c      	adds	r7, #12
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr

08006216 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006216:	b480      	push	{r7}
 8006218:	b083      	sub	sp, #12
 800621a:	af00      	add	r7, sp, #0
 800621c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800621e:	bf00      	nop
 8006220:	370c      	adds	r7, #12
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr

0800622a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800622a:	b480      	push	{r7}
 800622c:	b083      	sub	sp, #12
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006232:	bf00      	nop
 8006234:	370c      	adds	r7, #12
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr

0800623e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800623e:	b480      	push	{r7}
 8006240:	b083      	sub	sp, #12
 8006242:	af00      	add	r7, sp, #0
 8006244:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006246:	bf00      	nop
 8006248:	370c      	adds	r7, #12
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr

08006252 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006252:	b480      	push	{r7}
 8006254:	b083      	sub	sp, #12
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800625a:	bf00      	nop
 800625c:	370c      	adds	r7, #12
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr
	...

08006268 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006268:	b480      	push	{r7}
 800626a:	b085      	sub	sp, #20
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f003 0307 	and.w	r3, r3, #7
 8006276:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006278:	4b0c      	ldr	r3, [pc, #48]	; (80062ac <__NVIC_SetPriorityGrouping+0x44>)
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800627e:	68ba      	ldr	r2, [r7, #8]
 8006280:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006284:	4013      	ands	r3, r2
 8006286:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006290:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006294:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006298:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800629a:	4a04      	ldr	r2, [pc, #16]	; (80062ac <__NVIC_SetPriorityGrouping+0x44>)
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	60d3      	str	r3, [r2, #12]
}
 80062a0:	bf00      	nop
 80062a2:	3714      	adds	r7, #20
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr
 80062ac:	e000ed00 	.word	0xe000ed00

080062b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80062b0:	b480      	push	{r7}
 80062b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80062b4:	4b04      	ldr	r3, [pc, #16]	; (80062c8 <__NVIC_GetPriorityGrouping+0x18>)
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	0a1b      	lsrs	r3, r3, #8
 80062ba:	f003 0307 	and.w	r3, r3, #7
}
 80062be:	4618      	mov	r0, r3
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr
 80062c8:	e000ed00 	.word	0xe000ed00

080062cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	4603      	mov	r3, r0
 80062d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80062d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	db0b      	blt.n	80062f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80062de:	79fb      	ldrb	r3, [r7, #7]
 80062e0:	f003 021f 	and.w	r2, r3, #31
 80062e4:	4907      	ldr	r1, [pc, #28]	; (8006304 <__NVIC_EnableIRQ+0x38>)
 80062e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062ea:	095b      	lsrs	r3, r3, #5
 80062ec:	2001      	movs	r0, #1
 80062ee:	fa00 f202 	lsl.w	r2, r0, r2
 80062f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80062f6:	bf00      	nop
 80062f8:	370c      	adds	r7, #12
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	e000e100 	.word	0xe000e100

08006308 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	4603      	mov	r3, r0
 8006310:	6039      	str	r1, [r7, #0]
 8006312:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006318:	2b00      	cmp	r3, #0
 800631a:	db0a      	blt.n	8006332 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	b2da      	uxtb	r2, r3
 8006320:	490c      	ldr	r1, [pc, #48]	; (8006354 <__NVIC_SetPriority+0x4c>)
 8006322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006326:	0112      	lsls	r2, r2, #4
 8006328:	b2d2      	uxtb	r2, r2
 800632a:	440b      	add	r3, r1
 800632c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006330:	e00a      	b.n	8006348 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	b2da      	uxtb	r2, r3
 8006336:	4908      	ldr	r1, [pc, #32]	; (8006358 <__NVIC_SetPriority+0x50>)
 8006338:	79fb      	ldrb	r3, [r7, #7]
 800633a:	f003 030f 	and.w	r3, r3, #15
 800633e:	3b04      	subs	r3, #4
 8006340:	0112      	lsls	r2, r2, #4
 8006342:	b2d2      	uxtb	r2, r2
 8006344:	440b      	add	r3, r1
 8006346:	761a      	strb	r2, [r3, #24]
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr
 8006354:	e000e100 	.word	0xe000e100
 8006358:	e000ed00 	.word	0xe000ed00

0800635c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800635c:	b480      	push	{r7}
 800635e:	b089      	sub	sp, #36	; 0x24
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f003 0307 	and.w	r3, r3, #7
 800636e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006370:	69fb      	ldr	r3, [r7, #28]
 8006372:	f1c3 0307 	rsb	r3, r3, #7
 8006376:	2b04      	cmp	r3, #4
 8006378:	bf28      	it	cs
 800637a:	2304      	movcs	r3, #4
 800637c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	3304      	adds	r3, #4
 8006382:	2b06      	cmp	r3, #6
 8006384:	d902      	bls.n	800638c <NVIC_EncodePriority+0x30>
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	3b03      	subs	r3, #3
 800638a:	e000      	b.n	800638e <NVIC_EncodePriority+0x32>
 800638c:	2300      	movs	r3, #0
 800638e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006390:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006394:	69bb      	ldr	r3, [r7, #24]
 8006396:	fa02 f303 	lsl.w	r3, r2, r3
 800639a:	43da      	mvns	r2, r3
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	401a      	ands	r2, r3
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80063a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	fa01 f303 	lsl.w	r3, r1, r3
 80063ae:	43d9      	mvns	r1, r3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063b4:	4313      	orrs	r3, r2
         );
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3724      	adds	r7, #36	; 0x24
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr
	...

080063c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	3b01      	subs	r3, #1
 80063d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80063d4:	d301      	bcc.n	80063da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80063d6:	2301      	movs	r3, #1
 80063d8:	e00f      	b.n	80063fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80063da:	4a0a      	ldr	r2, [pc, #40]	; (8006404 <SysTick_Config+0x40>)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	3b01      	subs	r3, #1
 80063e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80063e2:	210f      	movs	r1, #15
 80063e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063e8:	f7ff ff8e 	bl	8006308 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80063ec:	4b05      	ldr	r3, [pc, #20]	; (8006404 <SysTick_Config+0x40>)
 80063ee:	2200      	movs	r2, #0
 80063f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80063f2:	4b04      	ldr	r3, [pc, #16]	; (8006404 <SysTick_Config+0x40>)
 80063f4:	2207      	movs	r2, #7
 80063f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80063f8:	2300      	movs	r3, #0
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3708      	adds	r7, #8
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	e000e010 	.word	0xe000e010

08006408 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b082      	sub	sp, #8
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f7ff ff29 	bl	8006268 <__NVIC_SetPriorityGrouping>
}
 8006416:	bf00      	nop
 8006418:	3708      	adds	r7, #8
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}

0800641e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800641e:	b580      	push	{r7, lr}
 8006420:	b086      	sub	sp, #24
 8006422:	af00      	add	r7, sp, #0
 8006424:	4603      	mov	r3, r0
 8006426:	60b9      	str	r1, [r7, #8]
 8006428:	607a      	str	r2, [r7, #4]
 800642a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800642c:	2300      	movs	r3, #0
 800642e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006430:	f7ff ff3e 	bl	80062b0 <__NVIC_GetPriorityGrouping>
 8006434:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	68b9      	ldr	r1, [r7, #8]
 800643a:	6978      	ldr	r0, [r7, #20]
 800643c:	f7ff ff8e 	bl	800635c <NVIC_EncodePriority>
 8006440:	4602      	mov	r2, r0
 8006442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006446:	4611      	mov	r1, r2
 8006448:	4618      	mov	r0, r3
 800644a:	f7ff ff5d 	bl	8006308 <__NVIC_SetPriority>
}
 800644e:	bf00      	nop
 8006450:	3718      	adds	r7, #24
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}

08006456 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006456:	b580      	push	{r7, lr}
 8006458:	b082      	sub	sp, #8
 800645a:	af00      	add	r7, sp, #0
 800645c:	4603      	mov	r3, r0
 800645e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006464:	4618      	mov	r0, r3
 8006466:	f7ff ff31 	bl	80062cc <__NVIC_EnableIRQ>
}
 800646a:	bf00      	nop
 800646c:	3708      	adds	r7, #8
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}

08006472 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006472:	b580      	push	{r7, lr}
 8006474:	b082      	sub	sp, #8
 8006476:	af00      	add	r7, sp, #0
 8006478:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f7ff ffa2 	bl	80063c4 <SysTick_Config>
 8006480:	4603      	mov	r3, r0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
	...

0800648c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800648c:	b480      	push	{r7}
 800648e:	b089      	sub	sp, #36	; 0x24
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006496:	2300      	movs	r3, #0
 8006498:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800649a:	2300      	movs	r3, #0
 800649c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800649e:	2300      	movs	r3, #0
 80064a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064a2:	2300      	movs	r3, #0
 80064a4:	61fb      	str	r3, [r7, #28]
 80064a6:	e165      	b.n	8006774 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80064a8:	2201      	movs	r2, #1
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	fa02 f303 	lsl.w	r3, r2, r3
 80064b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	4013      	ands	r3, r2
 80064ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80064bc:	693a      	ldr	r2, [r7, #16]
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	429a      	cmp	r2, r3
 80064c2:	f040 8154 	bne.w	800676e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	f003 0303 	and.w	r3, r3, #3
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d005      	beq.n	80064de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80064da:	2b02      	cmp	r3, #2
 80064dc:	d130      	bne.n	8006540 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	005b      	lsls	r3, r3, #1
 80064e8:	2203      	movs	r2, #3
 80064ea:	fa02 f303 	lsl.w	r3, r2, r3
 80064ee:	43db      	mvns	r3, r3
 80064f0:	69ba      	ldr	r2, [r7, #24]
 80064f2:	4013      	ands	r3, r2
 80064f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	68da      	ldr	r2, [r3, #12]
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	005b      	lsls	r3, r3, #1
 80064fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006502:	69ba      	ldr	r2, [r7, #24]
 8006504:	4313      	orrs	r3, r2
 8006506:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	69ba      	ldr	r2, [r7, #24]
 800650c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006514:	2201      	movs	r2, #1
 8006516:	69fb      	ldr	r3, [r7, #28]
 8006518:	fa02 f303 	lsl.w	r3, r2, r3
 800651c:	43db      	mvns	r3, r3
 800651e:	69ba      	ldr	r2, [r7, #24]
 8006520:	4013      	ands	r3, r2
 8006522:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	091b      	lsrs	r3, r3, #4
 800652a:	f003 0201 	and.w	r2, r3, #1
 800652e:	69fb      	ldr	r3, [r7, #28]
 8006530:	fa02 f303 	lsl.w	r3, r2, r3
 8006534:	69ba      	ldr	r2, [r7, #24]
 8006536:	4313      	orrs	r3, r2
 8006538:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	69ba      	ldr	r2, [r7, #24]
 800653e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	f003 0303 	and.w	r3, r3, #3
 8006548:	2b03      	cmp	r3, #3
 800654a:	d017      	beq.n	800657c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	005b      	lsls	r3, r3, #1
 8006556:	2203      	movs	r2, #3
 8006558:	fa02 f303 	lsl.w	r3, r2, r3
 800655c:	43db      	mvns	r3, r3
 800655e:	69ba      	ldr	r2, [r7, #24]
 8006560:	4013      	ands	r3, r2
 8006562:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	689a      	ldr	r2, [r3, #8]
 8006568:	69fb      	ldr	r3, [r7, #28]
 800656a:	005b      	lsls	r3, r3, #1
 800656c:	fa02 f303 	lsl.w	r3, r2, r3
 8006570:	69ba      	ldr	r2, [r7, #24]
 8006572:	4313      	orrs	r3, r2
 8006574:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	69ba      	ldr	r2, [r7, #24]
 800657a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	f003 0303 	and.w	r3, r3, #3
 8006584:	2b02      	cmp	r3, #2
 8006586:	d123      	bne.n	80065d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	08da      	lsrs	r2, r3, #3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	3208      	adds	r2, #8
 8006590:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006594:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	f003 0307 	and.w	r3, r3, #7
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	220f      	movs	r2, #15
 80065a0:	fa02 f303 	lsl.w	r3, r2, r3
 80065a4:	43db      	mvns	r3, r3
 80065a6:	69ba      	ldr	r2, [r7, #24]
 80065a8:	4013      	ands	r3, r2
 80065aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	691a      	ldr	r2, [r3, #16]
 80065b0:	69fb      	ldr	r3, [r7, #28]
 80065b2:	f003 0307 	and.w	r3, r3, #7
 80065b6:	009b      	lsls	r3, r3, #2
 80065b8:	fa02 f303 	lsl.w	r3, r2, r3
 80065bc:	69ba      	ldr	r2, [r7, #24]
 80065be:	4313      	orrs	r3, r2
 80065c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	08da      	lsrs	r2, r3, #3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	3208      	adds	r2, #8
 80065ca:	69b9      	ldr	r1, [r7, #24]
 80065cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80065d6:	69fb      	ldr	r3, [r7, #28]
 80065d8:	005b      	lsls	r3, r3, #1
 80065da:	2203      	movs	r2, #3
 80065dc:	fa02 f303 	lsl.w	r3, r2, r3
 80065e0:	43db      	mvns	r3, r3
 80065e2:	69ba      	ldr	r2, [r7, #24]
 80065e4:	4013      	ands	r3, r2
 80065e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f003 0203 	and.w	r2, r3, #3
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	005b      	lsls	r3, r3, #1
 80065f4:	fa02 f303 	lsl.w	r3, r2, r3
 80065f8:	69ba      	ldr	r2, [r7, #24]
 80065fa:	4313      	orrs	r3, r2
 80065fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	69ba      	ldr	r2, [r7, #24]
 8006602:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800660c:	2b00      	cmp	r3, #0
 800660e:	f000 80ae 	beq.w	800676e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006612:	2300      	movs	r3, #0
 8006614:	60fb      	str	r3, [r7, #12]
 8006616:	4b5d      	ldr	r3, [pc, #372]	; (800678c <HAL_GPIO_Init+0x300>)
 8006618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800661a:	4a5c      	ldr	r2, [pc, #368]	; (800678c <HAL_GPIO_Init+0x300>)
 800661c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006620:	6453      	str	r3, [r2, #68]	; 0x44
 8006622:	4b5a      	ldr	r3, [pc, #360]	; (800678c <HAL_GPIO_Init+0x300>)
 8006624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006626:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800662a:	60fb      	str	r3, [r7, #12]
 800662c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800662e:	4a58      	ldr	r2, [pc, #352]	; (8006790 <HAL_GPIO_Init+0x304>)
 8006630:	69fb      	ldr	r3, [r7, #28]
 8006632:	089b      	lsrs	r3, r3, #2
 8006634:	3302      	adds	r3, #2
 8006636:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800663a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	f003 0303 	and.w	r3, r3, #3
 8006642:	009b      	lsls	r3, r3, #2
 8006644:	220f      	movs	r2, #15
 8006646:	fa02 f303 	lsl.w	r3, r2, r3
 800664a:	43db      	mvns	r3, r3
 800664c:	69ba      	ldr	r2, [r7, #24]
 800664e:	4013      	ands	r3, r2
 8006650:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a4f      	ldr	r2, [pc, #316]	; (8006794 <HAL_GPIO_Init+0x308>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d025      	beq.n	80066a6 <HAL_GPIO_Init+0x21a>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a4e      	ldr	r2, [pc, #312]	; (8006798 <HAL_GPIO_Init+0x30c>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d01f      	beq.n	80066a2 <HAL_GPIO_Init+0x216>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a4d      	ldr	r2, [pc, #308]	; (800679c <HAL_GPIO_Init+0x310>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d019      	beq.n	800669e <HAL_GPIO_Init+0x212>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a4c      	ldr	r2, [pc, #304]	; (80067a0 <HAL_GPIO_Init+0x314>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d013      	beq.n	800669a <HAL_GPIO_Init+0x20e>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a4b      	ldr	r2, [pc, #300]	; (80067a4 <HAL_GPIO_Init+0x318>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d00d      	beq.n	8006696 <HAL_GPIO_Init+0x20a>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a4a      	ldr	r2, [pc, #296]	; (80067a8 <HAL_GPIO_Init+0x31c>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d007      	beq.n	8006692 <HAL_GPIO_Init+0x206>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a49      	ldr	r2, [pc, #292]	; (80067ac <HAL_GPIO_Init+0x320>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d101      	bne.n	800668e <HAL_GPIO_Init+0x202>
 800668a:	2306      	movs	r3, #6
 800668c:	e00c      	b.n	80066a8 <HAL_GPIO_Init+0x21c>
 800668e:	2307      	movs	r3, #7
 8006690:	e00a      	b.n	80066a8 <HAL_GPIO_Init+0x21c>
 8006692:	2305      	movs	r3, #5
 8006694:	e008      	b.n	80066a8 <HAL_GPIO_Init+0x21c>
 8006696:	2304      	movs	r3, #4
 8006698:	e006      	b.n	80066a8 <HAL_GPIO_Init+0x21c>
 800669a:	2303      	movs	r3, #3
 800669c:	e004      	b.n	80066a8 <HAL_GPIO_Init+0x21c>
 800669e:	2302      	movs	r3, #2
 80066a0:	e002      	b.n	80066a8 <HAL_GPIO_Init+0x21c>
 80066a2:	2301      	movs	r3, #1
 80066a4:	e000      	b.n	80066a8 <HAL_GPIO_Init+0x21c>
 80066a6:	2300      	movs	r3, #0
 80066a8:	69fa      	ldr	r2, [r7, #28]
 80066aa:	f002 0203 	and.w	r2, r2, #3
 80066ae:	0092      	lsls	r2, r2, #2
 80066b0:	4093      	lsls	r3, r2
 80066b2:	69ba      	ldr	r2, [r7, #24]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80066b8:	4935      	ldr	r1, [pc, #212]	; (8006790 <HAL_GPIO_Init+0x304>)
 80066ba:	69fb      	ldr	r3, [r7, #28]
 80066bc:	089b      	lsrs	r3, r3, #2
 80066be:	3302      	adds	r3, #2
 80066c0:	69ba      	ldr	r2, [r7, #24]
 80066c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80066c6:	4b3a      	ldr	r3, [pc, #232]	; (80067b0 <HAL_GPIO_Init+0x324>)
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	43db      	mvns	r3, r3
 80066d0:	69ba      	ldr	r2, [r7, #24]
 80066d2:	4013      	ands	r3, r2
 80066d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d003      	beq.n	80066ea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80066e2:	69ba      	ldr	r2, [r7, #24]
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	4313      	orrs	r3, r2
 80066e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80066ea:	4a31      	ldr	r2, [pc, #196]	; (80067b0 <HAL_GPIO_Init+0x324>)
 80066ec:	69bb      	ldr	r3, [r7, #24]
 80066ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80066f0:	4b2f      	ldr	r3, [pc, #188]	; (80067b0 <HAL_GPIO_Init+0x324>)
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	43db      	mvns	r3, r3
 80066fa:	69ba      	ldr	r2, [r7, #24]
 80066fc:	4013      	ands	r3, r2
 80066fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006708:	2b00      	cmp	r3, #0
 800670a:	d003      	beq.n	8006714 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800670c:	69ba      	ldr	r2, [r7, #24]
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	4313      	orrs	r3, r2
 8006712:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006714:	4a26      	ldr	r2, [pc, #152]	; (80067b0 <HAL_GPIO_Init+0x324>)
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800671a:	4b25      	ldr	r3, [pc, #148]	; (80067b0 <HAL_GPIO_Init+0x324>)
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	43db      	mvns	r3, r3
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	4013      	ands	r3, r2
 8006728:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006732:	2b00      	cmp	r3, #0
 8006734:	d003      	beq.n	800673e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006736:	69ba      	ldr	r2, [r7, #24]
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	4313      	orrs	r3, r2
 800673c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800673e:	4a1c      	ldr	r2, [pc, #112]	; (80067b0 <HAL_GPIO_Init+0x324>)
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006744:	4b1a      	ldr	r3, [pc, #104]	; (80067b0 <HAL_GPIO_Init+0x324>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	43db      	mvns	r3, r3
 800674e:	69ba      	ldr	r2, [r7, #24]
 8006750:	4013      	ands	r3, r2
 8006752:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800675c:	2b00      	cmp	r3, #0
 800675e:	d003      	beq.n	8006768 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006760:	69ba      	ldr	r2, [r7, #24]
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	4313      	orrs	r3, r2
 8006766:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006768:	4a11      	ldr	r2, [pc, #68]	; (80067b0 <HAL_GPIO_Init+0x324>)
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800676e:	69fb      	ldr	r3, [r7, #28]
 8006770:	3301      	adds	r3, #1
 8006772:	61fb      	str	r3, [r7, #28]
 8006774:	69fb      	ldr	r3, [r7, #28]
 8006776:	2b0f      	cmp	r3, #15
 8006778:	f67f ae96 	bls.w	80064a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800677c:	bf00      	nop
 800677e:	bf00      	nop
 8006780:	3724      	adds	r7, #36	; 0x24
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr
 800678a:	bf00      	nop
 800678c:	40023800 	.word	0x40023800
 8006790:	40013800 	.word	0x40013800
 8006794:	40020000 	.word	0x40020000
 8006798:	40020400 	.word	0x40020400
 800679c:	40020800 	.word	0x40020800
 80067a0:	40020c00 	.word	0x40020c00
 80067a4:	40021000 	.word	0x40021000
 80067a8:	40021400 	.word	0x40021400
 80067ac:	40021800 	.word	0x40021800
 80067b0:	40013c00 	.word	0x40013c00

080067b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	460b      	mov	r3, r1
 80067be:	807b      	strh	r3, [r7, #2]
 80067c0:	4613      	mov	r3, r2
 80067c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80067c4:	787b      	ldrb	r3, [r7, #1]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d003      	beq.n	80067d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80067ca:	887a      	ldrh	r2, [r7, #2]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80067d0:	e003      	b.n	80067da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80067d2:	887b      	ldrh	r3, [r7, #2]
 80067d4:	041a      	lsls	r2, r3, #16
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	619a      	str	r2, [r3, #24]
}
 80067da:	bf00      	nop
 80067dc:	370c      	adds	r7, #12
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
	...

080067e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d101      	bne.n	80067fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	e0cc      	b.n	8006996 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80067fc:	4b68      	ldr	r3, [pc, #416]	; (80069a0 <HAL_RCC_ClockConfig+0x1b8>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 030f 	and.w	r3, r3, #15
 8006804:	683a      	ldr	r2, [r7, #0]
 8006806:	429a      	cmp	r2, r3
 8006808:	d90c      	bls.n	8006824 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800680a:	4b65      	ldr	r3, [pc, #404]	; (80069a0 <HAL_RCC_ClockConfig+0x1b8>)
 800680c:	683a      	ldr	r2, [r7, #0]
 800680e:	b2d2      	uxtb	r2, r2
 8006810:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006812:	4b63      	ldr	r3, [pc, #396]	; (80069a0 <HAL_RCC_ClockConfig+0x1b8>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 030f 	and.w	r3, r3, #15
 800681a:	683a      	ldr	r2, [r7, #0]
 800681c:	429a      	cmp	r2, r3
 800681e:	d001      	beq.n	8006824 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e0b8      	b.n	8006996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0302 	and.w	r3, r3, #2
 800682c:	2b00      	cmp	r3, #0
 800682e:	d020      	beq.n	8006872 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f003 0304 	and.w	r3, r3, #4
 8006838:	2b00      	cmp	r3, #0
 800683a:	d005      	beq.n	8006848 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800683c:	4b59      	ldr	r3, [pc, #356]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	4a58      	ldr	r2, [pc, #352]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 8006842:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006846:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 0308 	and.w	r3, r3, #8
 8006850:	2b00      	cmp	r3, #0
 8006852:	d005      	beq.n	8006860 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006854:	4b53      	ldr	r3, [pc, #332]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	4a52      	ldr	r2, [pc, #328]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 800685a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800685e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006860:	4b50      	ldr	r3, [pc, #320]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	494d      	ldr	r1, [pc, #308]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 800686e:	4313      	orrs	r3, r2
 8006870:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0301 	and.w	r3, r3, #1
 800687a:	2b00      	cmp	r3, #0
 800687c:	d044      	beq.n	8006908 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	2b01      	cmp	r3, #1
 8006884:	d107      	bne.n	8006896 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006886:	4b47      	ldr	r3, [pc, #284]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800688e:	2b00      	cmp	r3, #0
 8006890:	d119      	bne.n	80068c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e07f      	b.n	8006996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	2b02      	cmp	r3, #2
 800689c:	d003      	beq.n	80068a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068a2:	2b03      	cmp	r3, #3
 80068a4:	d107      	bne.n	80068b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068a6:	4b3f      	ldr	r3, [pc, #252]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d109      	bne.n	80068c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	e06f      	b.n	8006996 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068b6:	4b3b      	ldr	r3, [pc, #236]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f003 0302 	and.w	r3, r3, #2
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d101      	bne.n	80068c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e067      	b.n	8006996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80068c6:	4b37      	ldr	r3, [pc, #220]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	f023 0203 	bic.w	r2, r3, #3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	4934      	ldr	r1, [pc, #208]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 80068d4:	4313      	orrs	r3, r2
 80068d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80068d8:	f7fe fb32 	bl	8004f40 <HAL_GetTick>
 80068dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068de:	e00a      	b.n	80068f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068e0:	f7fe fb2e 	bl	8004f40 <HAL_GetTick>
 80068e4:	4602      	mov	r2, r0
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	1ad3      	subs	r3, r2, r3
 80068ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d901      	bls.n	80068f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80068f2:	2303      	movs	r3, #3
 80068f4:	e04f      	b.n	8006996 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068f6:	4b2b      	ldr	r3, [pc, #172]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	f003 020c 	and.w	r2, r3, #12
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	429a      	cmp	r2, r3
 8006906:	d1eb      	bne.n	80068e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006908:	4b25      	ldr	r3, [pc, #148]	; (80069a0 <HAL_RCC_ClockConfig+0x1b8>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 030f 	and.w	r3, r3, #15
 8006910:	683a      	ldr	r2, [r7, #0]
 8006912:	429a      	cmp	r2, r3
 8006914:	d20c      	bcs.n	8006930 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006916:	4b22      	ldr	r3, [pc, #136]	; (80069a0 <HAL_RCC_ClockConfig+0x1b8>)
 8006918:	683a      	ldr	r2, [r7, #0]
 800691a:	b2d2      	uxtb	r2, r2
 800691c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800691e:	4b20      	ldr	r3, [pc, #128]	; (80069a0 <HAL_RCC_ClockConfig+0x1b8>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 030f 	and.w	r3, r3, #15
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	429a      	cmp	r2, r3
 800692a:	d001      	beq.n	8006930 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e032      	b.n	8006996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f003 0304 	and.w	r3, r3, #4
 8006938:	2b00      	cmp	r3, #0
 800693a:	d008      	beq.n	800694e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800693c:	4b19      	ldr	r3, [pc, #100]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	68db      	ldr	r3, [r3, #12]
 8006948:	4916      	ldr	r1, [pc, #88]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 800694a:	4313      	orrs	r3, r2
 800694c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f003 0308 	and.w	r3, r3, #8
 8006956:	2b00      	cmp	r3, #0
 8006958:	d009      	beq.n	800696e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800695a:	4b12      	ldr	r3, [pc, #72]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	691b      	ldr	r3, [r3, #16]
 8006966:	00db      	lsls	r3, r3, #3
 8006968:	490e      	ldr	r1, [pc, #56]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 800696a:	4313      	orrs	r3, r2
 800696c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800696e:	f000 f855 	bl	8006a1c <HAL_RCC_GetSysClockFreq>
 8006972:	4602      	mov	r2, r0
 8006974:	4b0b      	ldr	r3, [pc, #44]	; (80069a4 <HAL_RCC_ClockConfig+0x1bc>)
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	091b      	lsrs	r3, r3, #4
 800697a:	f003 030f 	and.w	r3, r3, #15
 800697e:	490a      	ldr	r1, [pc, #40]	; (80069a8 <HAL_RCC_ClockConfig+0x1c0>)
 8006980:	5ccb      	ldrb	r3, [r1, r3]
 8006982:	fa22 f303 	lsr.w	r3, r2, r3
 8006986:	4a09      	ldr	r2, [pc, #36]	; (80069ac <HAL_RCC_ClockConfig+0x1c4>)
 8006988:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800698a:	4b09      	ldr	r3, [pc, #36]	; (80069b0 <HAL_RCC_ClockConfig+0x1c8>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4618      	mov	r0, r3
 8006990:	f7fe fa92 	bl	8004eb8 <HAL_InitTick>

  return HAL_OK;
 8006994:	2300      	movs	r3, #0
}
 8006996:	4618      	mov	r0, r3
 8006998:	3710      	adds	r7, #16
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}
 800699e:	bf00      	nop
 80069a0:	40023c00 	.word	0x40023c00
 80069a4:	40023800 	.word	0x40023800
 80069a8:	0800c634 	.word	0x0800c634
 80069ac:	200023f0 	.word	0x200023f0
 80069b0:	200023f4 	.word	0x200023f4

080069b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069b4:	b480      	push	{r7}
 80069b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069b8:	4b03      	ldr	r3, [pc, #12]	; (80069c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80069ba:	681b      	ldr	r3, [r3, #0]
}
 80069bc:	4618      	mov	r0, r3
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	200023f0 	.word	0x200023f0

080069cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80069d0:	f7ff fff0 	bl	80069b4 <HAL_RCC_GetHCLKFreq>
 80069d4:	4602      	mov	r2, r0
 80069d6:	4b05      	ldr	r3, [pc, #20]	; (80069ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	0a9b      	lsrs	r3, r3, #10
 80069dc:	f003 0307 	and.w	r3, r3, #7
 80069e0:	4903      	ldr	r1, [pc, #12]	; (80069f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069e2:	5ccb      	ldrb	r3, [r1, r3]
 80069e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	40023800 	.word	0x40023800
 80069f0:	0800c644 	.word	0x0800c644

080069f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80069f8:	f7ff ffdc 	bl	80069b4 <HAL_RCC_GetHCLKFreq>
 80069fc:	4602      	mov	r2, r0
 80069fe:	4b05      	ldr	r3, [pc, #20]	; (8006a14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	0b5b      	lsrs	r3, r3, #13
 8006a04:	f003 0307 	and.w	r3, r3, #7
 8006a08:	4903      	ldr	r1, [pc, #12]	; (8006a18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a0a:	5ccb      	ldrb	r3, [r1, r3]
 8006a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	40023800 	.word	0x40023800
 8006a18:	0800c644 	.word	0x0800c644

08006a1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a20:	b0ae      	sub	sp, #184	; 0xb8
 8006a22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006a24:	2300      	movs	r3, #0
 8006a26:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8006a30:	2300      	movs	r3, #0
 8006a32:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8006a36:	2300      	movs	r3, #0
 8006a38:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a42:	4bcb      	ldr	r3, [pc, #812]	; (8006d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	f003 030c 	and.w	r3, r3, #12
 8006a4a:	2b0c      	cmp	r3, #12
 8006a4c:	f200 8206 	bhi.w	8006e5c <HAL_RCC_GetSysClockFreq+0x440>
 8006a50:	a201      	add	r2, pc, #4	; (adr r2, 8006a58 <HAL_RCC_GetSysClockFreq+0x3c>)
 8006a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a56:	bf00      	nop
 8006a58:	08006a8d 	.word	0x08006a8d
 8006a5c:	08006e5d 	.word	0x08006e5d
 8006a60:	08006e5d 	.word	0x08006e5d
 8006a64:	08006e5d 	.word	0x08006e5d
 8006a68:	08006a95 	.word	0x08006a95
 8006a6c:	08006e5d 	.word	0x08006e5d
 8006a70:	08006e5d 	.word	0x08006e5d
 8006a74:	08006e5d 	.word	0x08006e5d
 8006a78:	08006a9d 	.word	0x08006a9d
 8006a7c:	08006e5d 	.word	0x08006e5d
 8006a80:	08006e5d 	.word	0x08006e5d
 8006a84:	08006e5d 	.word	0x08006e5d
 8006a88:	08006c8d 	.word	0x08006c8d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a8c:	4bb9      	ldr	r3, [pc, #740]	; (8006d74 <HAL_RCC_GetSysClockFreq+0x358>)
 8006a8e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8006a92:	e1e7      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a94:	4bb8      	ldr	r3, [pc, #736]	; (8006d78 <HAL_RCC_GetSysClockFreq+0x35c>)
 8006a96:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006a9a:	e1e3      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a9c:	4bb4      	ldr	r3, [pc, #720]	; (8006d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006aa4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006aa8:	4bb1      	ldr	r3, [pc, #708]	; (8006d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d071      	beq.n	8006b98 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ab4:	4bae      	ldr	r3, [pc, #696]	; (8006d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	099b      	lsrs	r3, r3, #6
 8006aba:	2200      	movs	r2, #0
 8006abc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006ac0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8006ac4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ac8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006acc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006ad6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006ada:	4622      	mov	r2, r4
 8006adc:	462b      	mov	r3, r5
 8006ade:	f04f 0000 	mov.w	r0, #0
 8006ae2:	f04f 0100 	mov.w	r1, #0
 8006ae6:	0159      	lsls	r1, r3, #5
 8006ae8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006aec:	0150      	lsls	r0, r2, #5
 8006aee:	4602      	mov	r2, r0
 8006af0:	460b      	mov	r3, r1
 8006af2:	4621      	mov	r1, r4
 8006af4:	1a51      	subs	r1, r2, r1
 8006af6:	6439      	str	r1, [r7, #64]	; 0x40
 8006af8:	4629      	mov	r1, r5
 8006afa:	eb63 0301 	sbc.w	r3, r3, r1
 8006afe:	647b      	str	r3, [r7, #68]	; 0x44
 8006b00:	f04f 0200 	mov.w	r2, #0
 8006b04:	f04f 0300 	mov.w	r3, #0
 8006b08:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8006b0c:	4649      	mov	r1, r9
 8006b0e:	018b      	lsls	r3, r1, #6
 8006b10:	4641      	mov	r1, r8
 8006b12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006b16:	4641      	mov	r1, r8
 8006b18:	018a      	lsls	r2, r1, #6
 8006b1a:	4641      	mov	r1, r8
 8006b1c:	1a51      	subs	r1, r2, r1
 8006b1e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006b20:	4649      	mov	r1, r9
 8006b22:	eb63 0301 	sbc.w	r3, r3, r1
 8006b26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b28:	f04f 0200 	mov.w	r2, #0
 8006b2c:	f04f 0300 	mov.w	r3, #0
 8006b30:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8006b34:	4649      	mov	r1, r9
 8006b36:	00cb      	lsls	r3, r1, #3
 8006b38:	4641      	mov	r1, r8
 8006b3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b3e:	4641      	mov	r1, r8
 8006b40:	00ca      	lsls	r2, r1, #3
 8006b42:	4610      	mov	r0, r2
 8006b44:	4619      	mov	r1, r3
 8006b46:	4603      	mov	r3, r0
 8006b48:	4622      	mov	r2, r4
 8006b4a:	189b      	adds	r3, r3, r2
 8006b4c:	633b      	str	r3, [r7, #48]	; 0x30
 8006b4e:	462b      	mov	r3, r5
 8006b50:	460a      	mov	r2, r1
 8006b52:	eb42 0303 	adc.w	r3, r2, r3
 8006b56:	637b      	str	r3, [r7, #52]	; 0x34
 8006b58:	f04f 0200 	mov.w	r2, #0
 8006b5c:	f04f 0300 	mov.w	r3, #0
 8006b60:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006b64:	4629      	mov	r1, r5
 8006b66:	024b      	lsls	r3, r1, #9
 8006b68:	4621      	mov	r1, r4
 8006b6a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006b6e:	4621      	mov	r1, r4
 8006b70:	024a      	lsls	r2, r1, #9
 8006b72:	4610      	mov	r0, r2
 8006b74:	4619      	mov	r1, r3
 8006b76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006b80:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006b84:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8006b88:	f7fa f89e 	bl	8000cc8 <__aeabi_uldivmod>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	460b      	mov	r3, r1
 8006b90:	4613      	mov	r3, r2
 8006b92:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b96:	e067      	b.n	8006c68 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b98:	4b75      	ldr	r3, [pc, #468]	; (8006d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	099b      	lsrs	r3, r3, #6
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006ba4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8006ba8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006bac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bb0:	67bb      	str	r3, [r7, #120]	; 0x78
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006bb6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8006bba:	4622      	mov	r2, r4
 8006bbc:	462b      	mov	r3, r5
 8006bbe:	f04f 0000 	mov.w	r0, #0
 8006bc2:	f04f 0100 	mov.w	r1, #0
 8006bc6:	0159      	lsls	r1, r3, #5
 8006bc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006bcc:	0150      	lsls	r0, r2, #5
 8006bce:	4602      	mov	r2, r0
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	4621      	mov	r1, r4
 8006bd4:	1a51      	subs	r1, r2, r1
 8006bd6:	62b9      	str	r1, [r7, #40]	; 0x28
 8006bd8:	4629      	mov	r1, r5
 8006bda:	eb63 0301 	sbc.w	r3, r3, r1
 8006bde:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006be0:	f04f 0200 	mov.w	r2, #0
 8006be4:	f04f 0300 	mov.w	r3, #0
 8006be8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8006bec:	4649      	mov	r1, r9
 8006bee:	018b      	lsls	r3, r1, #6
 8006bf0:	4641      	mov	r1, r8
 8006bf2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006bf6:	4641      	mov	r1, r8
 8006bf8:	018a      	lsls	r2, r1, #6
 8006bfa:	4641      	mov	r1, r8
 8006bfc:	ebb2 0a01 	subs.w	sl, r2, r1
 8006c00:	4649      	mov	r1, r9
 8006c02:	eb63 0b01 	sbc.w	fp, r3, r1
 8006c06:	f04f 0200 	mov.w	r2, #0
 8006c0a:	f04f 0300 	mov.w	r3, #0
 8006c0e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006c12:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c1a:	4692      	mov	sl, r2
 8006c1c:	469b      	mov	fp, r3
 8006c1e:	4623      	mov	r3, r4
 8006c20:	eb1a 0303 	adds.w	r3, sl, r3
 8006c24:	623b      	str	r3, [r7, #32]
 8006c26:	462b      	mov	r3, r5
 8006c28:	eb4b 0303 	adc.w	r3, fp, r3
 8006c2c:	627b      	str	r3, [r7, #36]	; 0x24
 8006c2e:	f04f 0200 	mov.w	r2, #0
 8006c32:	f04f 0300 	mov.w	r3, #0
 8006c36:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006c3a:	4629      	mov	r1, r5
 8006c3c:	028b      	lsls	r3, r1, #10
 8006c3e:	4621      	mov	r1, r4
 8006c40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006c44:	4621      	mov	r1, r4
 8006c46:	028a      	lsls	r2, r1, #10
 8006c48:	4610      	mov	r0, r2
 8006c4a:	4619      	mov	r1, r3
 8006c4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c50:	2200      	movs	r2, #0
 8006c52:	673b      	str	r3, [r7, #112]	; 0x70
 8006c54:	677a      	str	r2, [r7, #116]	; 0x74
 8006c56:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006c5a:	f7fa f835 	bl	8000cc8 <__aeabi_uldivmod>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	460b      	mov	r3, r1
 8006c62:	4613      	mov	r3, r2
 8006c64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006c68:	4b41      	ldr	r3, [pc, #260]	; (8006d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	0c1b      	lsrs	r3, r3, #16
 8006c6e:	f003 0303 	and.w	r3, r3, #3
 8006c72:	3301      	adds	r3, #1
 8006c74:	005b      	lsls	r3, r3, #1
 8006c76:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8006c7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006c7e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006c8a:	e0eb      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c8c:	4b38      	ldr	r3, [pc, #224]	; (8006d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c94:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c98:	4b35      	ldr	r3, [pc, #212]	; (8006d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d06b      	beq.n	8006d7c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ca4:	4b32      	ldr	r3, [pc, #200]	; (8006d70 <HAL_RCC_GetSysClockFreq+0x354>)
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	099b      	lsrs	r3, r3, #6
 8006caa:	2200      	movs	r2, #0
 8006cac:	66bb      	str	r3, [r7, #104]	; 0x68
 8006cae:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006cb0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cb6:	663b      	str	r3, [r7, #96]	; 0x60
 8006cb8:	2300      	movs	r3, #0
 8006cba:	667b      	str	r3, [r7, #100]	; 0x64
 8006cbc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8006cc0:	4622      	mov	r2, r4
 8006cc2:	462b      	mov	r3, r5
 8006cc4:	f04f 0000 	mov.w	r0, #0
 8006cc8:	f04f 0100 	mov.w	r1, #0
 8006ccc:	0159      	lsls	r1, r3, #5
 8006cce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006cd2:	0150      	lsls	r0, r2, #5
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	460b      	mov	r3, r1
 8006cd8:	4621      	mov	r1, r4
 8006cda:	1a51      	subs	r1, r2, r1
 8006cdc:	61b9      	str	r1, [r7, #24]
 8006cde:	4629      	mov	r1, r5
 8006ce0:	eb63 0301 	sbc.w	r3, r3, r1
 8006ce4:	61fb      	str	r3, [r7, #28]
 8006ce6:	f04f 0200 	mov.w	r2, #0
 8006cea:	f04f 0300 	mov.w	r3, #0
 8006cee:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8006cf2:	4659      	mov	r1, fp
 8006cf4:	018b      	lsls	r3, r1, #6
 8006cf6:	4651      	mov	r1, sl
 8006cf8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006cfc:	4651      	mov	r1, sl
 8006cfe:	018a      	lsls	r2, r1, #6
 8006d00:	4651      	mov	r1, sl
 8006d02:	ebb2 0801 	subs.w	r8, r2, r1
 8006d06:	4659      	mov	r1, fp
 8006d08:	eb63 0901 	sbc.w	r9, r3, r1
 8006d0c:	f04f 0200 	mov.w	r2, #0
 8006d10:	f04f 0300 	mov.w	r3, #0
 8006d14:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d18:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d1c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d20:	4690      	mov	r8, r2
 8006d22:	4699      	mov	r9, r3
 8006d24:	4623      	mov	r3, r4
 8006d26:	eb18 0303 	adds.w	r3, r8, r3
 8006d2a:	613b      	str	r3, [r7, #16]
 8006d2c:	462b      	mov	r3, r5
 8006d2e:	eb49 0303 	adc.w	r3, r9, r3
 8006d32:	617b      	str	r3, [r7, #20]
 8006d34:	f04f 0200 	mov.w	r2, #0
 8006d38:	f04f 0300 	mov.w	r3, #0
 8006d3c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8006d40:	4629      	mov	r1, r5
 8006d42:	024b      	lsls	r3, r1, #9
 8006d44:	4621      	mov	r1, r4
 8006d46:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006d4a:	4621      	mov	r1, r4
 8006d4c:	024a      	lsls	r2, r1, #9
 8006d4e:	4610      	mov	r0, r2
 8006d50:	4619      	mov	r1, r3
 8006d52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006d56:	2200      	movs	r2, #0
 8006d58:	65bb      	str	r3, [r7, #88]	; 0x58
 8006d5a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8006d5c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006d60:	f7f9 ffb2 	bl	8000cc8 <__aeabi_uldivmod>
 8006d64:	4602      	mov	r2, r0
 8006d66:	460b      	mov	r3, r1
 8006d68:	4613      	mov	r3, r2
 8006d6a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006d6e:	e065      	b.n	8006e3c <HAL_RCC_GetSysClockFreq+0x420>
 8006d70:	40023800 	.word	0x40023800
 8006d74:	00f42400 	.word	0x00f42400
 8006d78:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d7c:	4b3d      	ldr	r3, [pc, #244]	; (8006e74 <HAL_RCC_GetSysClockFreq+0x458>)
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	099b      	lsrs	r3, r3, #6
 8006d82:	2200      	movs	r2, #0
 8006d84:	4618      	mov	r0, r3
 8006d86:	4611      	mov	r1, r2
 8006d88:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006d8c:	653b      	str	r3, [r7, #80]	; 0x50
 8006d8e:	2300      	movs	r3, #0
 8006d90:	657b      	str	r3, [r7, #84]	; 0x54
 8006d92:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8006d96:	4642      	mov	r2, r8
 8006d98:	464b      	mov	r3, r9
 8006d9a:	f04f 0000 	mov.w	r0, #0
 8006d9e:	f04f 0100 	mov.w	r1, #0
 8006da2:	0159      	lsls	r1, r3, #5
 8006da4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006da8:	0150      	lsls	r0, r2, #5
 8006daa:	4602      	mov	r2, r0
 8006dac:	460b      	mov	r3, r1
 8006dae:	4641      	mov	r1, r8
 8006db0:	1a51      	subs	r1, r2, r1
 8006db2:	60b9      	str	r1, [r7, #8]
 8006db4:	4649      	mov	r1, r9
 8006db6:	eb63 0301 	sbc.w	r3, r3, r1
 8006dba:	60fb      	str	r3, [r7, #12]
 8006dbc:	f04f 0200 	mov.w	r2, #0
 8006dc0:	f04f 0300 	mov.w	r3, #0
 8006dc4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006dc8:	4659      	mov	r1, fp
 8006dca:	018b      	lsls	r3, r1, #6
 8006dcc:	4651      	mov	r1, sl
 8006dce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006dd2:	4651      	mov	r1, sl
 8006dd4:	018a      	lsls	r2, r1, #6
 8006dd6:	4651      	mov	r1, sl
 8006dd8:	1a54      	subs	r4, r2, r1
 8006dda:	4659      	mov	r1, fp
 8006ddc:	eb63 0501 	sbc.w	r5, r3, r1
 8006de0:	f04f 0200 	mov.w	r2, #0
 8006de4:	f04f 0300 	mov.w	r3, #0
 8006de8:	00eb      	lsls	r3, r5, #3
 8006dea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006dee:	00e2      	lsls	r2, r4, #3
 8006df0:	4614      	mov	r4, r2
 8006df2:	461d      	mov	r5, r3
 8006df4:	4643      	mov	r3, r8
 8006df6:	18e3      	adds	r3, r4, r3
 8006df8:	603b      	str	r3, [r7, #0]
 8006dfa:	464b      	mov	r3, r9
 8006dfc:	eb45 0303 	adc.w	r3, r5, r3
 8006e00:	607b      	str	r3, [r7, #4]
 8006e02:	f04f 0200 	mov.w	r2, #0
 8006e06:	f04f 0300 	mov.w	r3, #0
 8006e0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006e0e:	4629      	mov	r1, r5
 8006e10:	028b      	lsls	r3, r1, #10
 8006e12:	4621      	mov	r1, r4
 8006e14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006e18:	4621      	mov	r1, r4
 8006e1a:	028a      	lsls	r2, r1, #10
 8006e1c:	4610      	mov	r0, r2
 8006e1e:	4619      	mov	r1, r3
 8006e20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006e24:	2200      	movs	r2, #0
 8006e26:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e28:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006e2a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006e2e:	f7f9 ff4b 	bl	8000cc8 <__aeabi_uldivmod>
 8006e32:	4602      	mov	r2, r0
 8006e34:	460b      	mov	r3, r1
 8006e36:	4613      	mov	r3, r2
 8006e38:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006e3c:	4b0d      	ldr	r3, [pc, #52]	; (8006e74 <HAL_RCC_GetSysClockFreq+0x458>)
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	0f1b      	lsrs	r3, r3, #28
 8006e42:	f003 0307 	and.w	r3, r3, #7
 8006e46:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8006e4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006e4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006e5a:	e003      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e5c:	4b06      	ldr	r3, [pc, #24]	; (8006e78 <HAL_RCC_GetSysClockFreq+0x45c>)
 8006e5e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006e62:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	37b8      	adds	r7, #184	; 0xb8
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e72:	bf00      	nop
 8006e74:	40023800 	.word	0x40023800
 8006e78:	00f42400 	.word	0x00f42400

08006e7c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b086      	sub	sp, #24
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d101      	bne.n	8006e8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e28d      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f003 0301 	and.w	r3, r3, #1
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	f000 8083 	beq.w	8006fa2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006e9c:	4b94      	ldr	r3, [pc, #592]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	f003 030c 	and.w	r3, r3, #12
 8006ea4:	2b04      	cmp	r3, #4
 8006ea6:	d019      	beq.n	8006edc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006ea8:	4b91      	ldr	r3, [pc, #580]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006eb0:	2b08      	cmp	r3, #8
 8006eb2:	d106      	bne.n	8006ec2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006eb4:	4b8e      	ldr	r3, [pc, #568]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ebc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ec0:	d00c      	beq.n	8006edc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ec2:	4b8b      	ldr	r3, [pc, #556]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006eca:	2b0c      	cmp	r3, #12
 8006ecc:	d112      	bne.n	8006ef4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ece:	4b88      	ldr	r3, [pc, #544]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ed6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006eda:	d10b      	bne.n	8006ef4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006edc:	4b84      	ldr	r3, [pc, #528]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d05b      	beq.n	8006fa0 <HAL_RCC_OscConfig+0x124>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d157      	bne.n	8006fa0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	e25a      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006efc:	d106      	bne.n	8006f0c <HAL_RCC_OscConfig+0x90>
 8006efe:	4b7c      	ldr	r3, [pc, #496]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a7b      	ldr	r2, [pc, #492]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006f04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f08:	6013      	str	r3, [r2, #0]
 8006f0a:	e01d      	b.n	8006f48 <HAL_RCC_OscConfig+0xcc>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006f14:	d10c      	bne.n	8006f30 <HAL_RCC_OscConfig+0xb4>
 8006f16:	4b76      	ldr	r3, [pc, #472]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a75      	ldr	r2, [pc, #468]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006f1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006f20:	6013      	str	r3, [r2, #0]
 8006f22:	4b73      	ldr	r3, [pc, #460]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a72      	ldr	r2, [pc, #456]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006f28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f2c:	6013      	str	r3, [r2, #0]
 8006f2e:	e00b      	b.n	8006f48 <HAL_RCC_OscConfig+0xcc>
 8006f30:	4b6f      	ldr	r3, [pc, #444]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a6e      	ldr	r2, [pc, #440]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006f36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f3a:	6013      	str	r3, [r2, #0]
 8006f3c:	4b6c      	ldr	r3, [pc, #432]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a6b      	ldr	r2, [pc, #428]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006f42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d013      	beq.n	8006f78 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f50:	f7fd fff6 	bl	8004f40 <HAL_GetTick>
 8006f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f56:	e008      	b.n	8006f6a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006f58:	f7fd fff2 	bl	8004f40 <HAL_GetTick>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	1ad3      	subs	r3, r2, r3
 8006f62:	2b64      	cmp	r3, #100	; 0x64
 8006f64:	d901      	bls.n	8006f6a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006f66:	2303      	movs	r3, #3
 8006f68:	e21f      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f6a:	4b61      	ldr	r3, [pc, #388]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d0f0      	beq.n	8006f58 <HAL_RCC_OscConfig+0xdc>
 8006f76:	e014      	b.n	8006fa2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f78:	f7fd ffe2 	bl	8004f40 <HAL_GetTick>
 8006f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f7e:	e008      	b.n	8006f92 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006f80:	f7fd ffde 	bl	8004f40 <HAL_GetTick>
 8006f84:	4602      	mov	r2, r0
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	2b64      	cmp	r3, #100	; 0x64
 8006f8c:	d901      	bls.n	8006f92 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e20b      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f92:	4b57      	ldr	r3, [pc, #348]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d1f0      	bne.n	8006f80 <HAL_RCC_OscConfig+0x104>
 8006f9e:	e000      	b.n	8006fa2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f003 0302 	and.w	r3, r3, #2
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d06f      	beq.n	800708e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006fae:	4b50      	ldr	r3, [pc, #320]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	f003 030c 	and.w	r3, r3, #12
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d017      	beq.n	8006fea <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006fba:	4b4d      	ldr	r3, [pc, #308]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006fc2:	2b08      	cmp	r3, #8
 8006fc4:	d105      	bne.n	8006fd2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006fc6:	4b4a      	ldr	r3, [pc, #296]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d00b      	beq.n	8006fea <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006fd2:	4b47      	ldr	r3, [pc, #284]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006fda:	2b0c      	cmp	r3, #12
 8006fdc:	d11c      	bne.n	8007018 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006fde:	4b44      	ldr	r3, [pc, #272]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d116      	bne.n	8007018 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fea:	4b41      	ldr	r3, [pc, #260]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f003 0302 	and.w	r3, r3, #2
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d005      	beq.n	8007002 <HAL_RCC_OscConfig+0x186>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	68db      	ldr	r3, [r3, #12]
 8006ffa:	2b01      	cmp	r3, #1
 8006ffc:	d001      	beq.n	8007002 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e1d3      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007002:	4b3b      	ldr	r3, [pc, #236]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	691b      	ldr	r3, [r3, #16]
 800700e:	00db      	lsls	r3, r3, #3
 8007010:	4937      	ldr	r1, [pc, #220]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8007012:	4313      	orrs	r3, r2
 8007014:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007016:	e03a      	b.n	800708e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	68db      	ldr	r3, [r3, #12]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d020      	beq.n	8007062 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007020:	4b34      	ldr	r3, [pc, #208]	; (80070f4 <HAL_RCC_OscConfig+0x278>)
 8007022:	2201      	movs	r2, #1
 8007024:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007026:	f7fd ff8b 	bl	8004f40 <HAL_GetTick>
 800702a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800702c:	e008      	b.n	8007040 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800702e:	f7fd ff87 	bl	8004f40 <HAL_GetTick>
 8007032:	4602      	mov	r2, r0
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	2b02      	cmp	r3, #2
 800703a:	d901      	bls.n	8007040 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800703c:	2303      	movs	r3, #3
 800703e:	e1b4      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007040:	4b2b      	ldr	r3, [pc, #172]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 0302 	and.w	r3, r3, #2
 8007048:	2b00      	cmp	r3, #0
 800704a:	d0f0      	beq.n	800702e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800704c:	4b28      	ldr	r3, [pc, #160]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	691b      	ldr	r3, [r3, #16]
 8007058:	00db      	lsls	r3, r3, #3
 800705a:	4925      	ldr	r1, [pc, #148]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 800705c:	4313      	orrs	r3, r2
 800705e:	600b      	str	r3, [r1, #0]
 8007060:	e015      	b.n	800708e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007062:	4b24      	ldr	r3, [pc, #144]	; (80070f4 <HAL_RCC_OscConfig+0x278>)
 8007064:	2200      	movs	r2, #0
 8007066:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007068:	f7fd ff6a 	bl	8004f40 <HAL_GetTick>
 800706c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800706e:	e008      	b.n	8007082 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007070:	f7fd ff66 	bl	8004f40 <HAL_GetTick>
 8007074:	4602      	mov	r2, r0
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	1ad3      	subs	r3, r2, r3
 800707a:	2b02      	cmp	r3, #2
 800707c:	d901      	bls.n	8007082 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800707e:	2303      	movs	r3, #3
 8007080:	e193      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007082:	4b1b      	ldr	r3, [pc, #108]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f003 0302 	and.w	r3, r3, #2
 800708a:	2b00      	cmp	r3, #0
 800708c:	d1f0      	bne.n	8007070 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f003 0308 	and.w	r3, r3, #8
 8007096:	2b00      	cmp	r3, #0
 8007098:	d036      	beq.n	8007108 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	695b      	ldr	r3, [r3, #20]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d016      	beq.n	80070d0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80070a2:	4b15      	ldr	r3, [pc, #84]	; (80070f8 <HAL_RCC_OscConfig+0x27c>)
 80070a4:	2201      	movs	r2, #1
 80070a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070a8:	f7fd ff4a 	bl	8004f40 <HAL_GetTick>
 80070ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070ae:	e008      	b.n	80070c2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80070b0:	f7fd ff46 	bl	8004f40 <HAL_GetTick>
 80070b4:	4602      	mov	r2, r0
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	2b02      	cmp	r3, #2
 80070bc:	d901      	bls.n	80070c2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80070be:	2303      	movs	r3, #3
 80070c0:	e173      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070c2:	4b0b      	ldr	r3, [pc, #44]	; (80070f0 <HAL_RCC_OscConfig+0x274>)
 80070c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070c6:	f003 0302 	and.w	r3, r3, #2
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d0f0      	beq.n	80070b0 <HAL_RCC_OscConfig+0x234>
 80070ce:	e01b      	b.n	8007108 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80070d0:	4b09      	ldr	r3, [pc, #36]	; (80070f8 <HAL_RCC_OscConfig+0x27c>)
 80070d2:	2200      	movs	r2, #0
 80070d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070d6:	f7fd ff33 	bl	8004f40 <HAL_GetTick>
 80070da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070dc:	e00e      	b.n	80070fc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80070de:	f7fd ff2f 	bl	8004f40 <HAL_GetTick>
 80070e2:	4602      	mov	r2, r0
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	2b02      	cmp	r3, #2
 80070ea:	d907      	bls.n	80070fc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80070ec:	2303      	movs	r3, #3
 80070ee:	e15c      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
 80070f0:	40023800 	.word	0x40023800
 80070f4:	42470000 	.word	0x42470000
 80070f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070fc:	4b8a      	ldr	r3, [pc, #552]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 80070fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007100:	f003 0302 	and.w	r3, r3, #2
 8007104:	2b00      	cmp	r3, #0
 8007106:	d1ea      	bne.n	80070de <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 0304 	and.w	r3, r3, #4
 8007110:	2b00      	cmp	r3, #0
 8007112:	f000 8097 	beq.w	8007244 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007116:	2300      	movs	r3, #0
 8007118:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800711a:	4b83      	ldr	r3, [pc, #524]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 800711c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800711e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007122:	2b00      	cmp	r3, #0
 8007124:	d10f      	bne.n	8007146 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007126:	2300      	movs	r3, #0
 8007128:	60bb      	str	r3, [r7, #8]
 800712a:	4b7f      	ldr	r3, [pc, #508]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 800712c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800712e:	4a7e      	ldr	r2, [pc, #504]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 8007130:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007134:	6413      	str	r3, [r2, #64]	; 0x40
 8007136:	4b7c      	ldr	r3, [pc, #496]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 8007138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800713a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800713e:	60bb      	str	r3, [r7, #8]
 8007140:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007142:	2301      	movs	r3, #1
 8007144:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007146:	4b79      	ldr	r3, [pc, #484]	; (800732c <HAL_RCC_OscConfig+0x4b0>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800714e:	2b00      	cmp	r3, #0
 8007150:	d118      	bne.n	8007184 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007152:	4b76      	ldr	r3, [pc, #472]	; (800732c <HAL_RCC_OscConfig+0x4b0>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a75      	ldr	r2, [pc, #468]	; (800732c <HAL_RCC_OscConfig+0x4b0>)
 8007158:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800715c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800715e:	f7fd feef 	bl	8004f40 <HAL_GetTick>
 8007162:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007164:	e008      	b.n	8007178 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007166:	f7fd feeb 	bl	8004f40 <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	2b02      	cmp	r3, #2
 8007172:	d901      	bls.n	8007178 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e118      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007178:	4b6c      	ldr	r3, [pc, #432]	; (800732c <HAL_RCC_OscConfig+0x4b0>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007180:	2b00      	cmp	r3, #0
 8007182:	d0f0      	beq.n	8007166 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	2b01      	cmp	r3, #1
 800718a:	d106      	bne.n	800719a <HAL_RCC_OscConfig+0x31e>
 800718c:	4b66      	ldr	r3, [pc, #408]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 800718e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007190:	4a65      	ldr	r2, [pc, #404]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 8007192:	f043 0301 	orr.w	r3, r3, #1
 8007196:	6713      	str	r3, [r2, #112]	; 0x70
 8007198:	e01c      	b.n	80071d4 <HAL_RCC_OscConfig+0x358>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	2b05      	cmp	r3, #5
 80071a0:	d10c      	bne.n	80071bc <HAL_RCC_OscConfig+0x340>
 80071a2:	4b61      	ldr	r3, [pc, #388]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 80071a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071a6:	4a60      	ldr	r2, [pc, #384]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 80071a8:	f043 0304 	orr.w	r3, r3, #4
 80071ac:	6713      	str	r3, [r2, #112]	; 0x70
 80071ae:	4b5e      	ldr	r3, [pc, #376]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 80071b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071b2:	4a5d      	ldr	r2, [pc, #372]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 80071b4:	f043 0301 	orr.w	r3, r3, #1
 80071b8:	6713      	str	r3, [r2, #112]	; 0x70
 80071ba:	e00b      	b.n	80071d4 <HAL_RCC_OscConfig+0x358>
 80071bc:	4b5a      	ldr	r3, [pc, #360]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 80071be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071c0:	4a59      	ldr	r2, [pc, #356]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 80071c2:	f023 0301 	bic.w	r3, r3, #1
 80071c6:	6713      	str	r3, [r2, #112]	; 0x70
 80071c8:	4b57      	ldr	r3, [pc, #348]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 80071ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071cc:	4a56      	ldr	r2, [pc, #344]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 80071ce:	f023 0304 	bic.w	r3, r3, #4
 80071d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d015      	beq.n	8007208 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071dc:	f7fd feb0 	bl	8004f40 <HAL_GetTick>
 80071e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071e2:	e00a      	b.n	80071fa <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071e4:	f7fd feac 	bl	8004f40 <HAL_GetTick>
 80071e8:	4602      	mov	r2, r0
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	1ad3      	subs	r3, r2, r3
 80071ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d901      	bls.n	80071fa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80071f6:	2303      	movs	r3, #3
 80071f8:	e0d7      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071fa:	4b4b      	ldr	r3, [pc, #300]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 80071fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071fe:	f003 0302 	and.w	r3, r3, #2
 8007202:	2b00      	cmp	r3, #0
 8007204:	d0ee      	beq.n	80071e4 <HAL_RCC_OscConfig+0x368>
 8007206:	e014      	b.n	8007232 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007208:	f7fd fe9a 	bl	8004f40 <HAL_GetTick>
 800720c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800720e:	e00a      	b.n	8007226 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007210:	f7fd fe96 	bl	8004f40 <HAL_GetTick>
 8007214:	4602      	mov	r2, r0
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	1ad3      	subs	r3, r2, r3
 800721a:	f241 3288 	movw	r2, #5000	; 0x1388
 800721e:	4293      	cmp	r3, r2
 8007220:	d901      	bls.n	8007226 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e0c1      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007226:	4b40      	ldr	r3, [pc, #256]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 8007228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800722a:	f003 0302 	and.w	r3, r3, #2
 800722e:	2b00      	cmp	r3, #0
 8007230:	d1ee      	bne.n	8007210 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007232:	7dfb      	ldrb	r3, [r7, #23]
 8007234:	2b01      	cmp	r3, #1
 8007236:	d105      	bne.n	8007244 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007238:	4b3b      	ldr	r3, [pc, #236]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 800723a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723c:	4a3a      	ldr	r2, [pc, #232]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 800723e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007242:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	699b      	ldr	r3, [r3, #24]
 8007248:	2b00      	cmp	r3, #0
 800724a:	f000 80ad 	beq.w	80073a8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800724e:	4b36      	ldr	r3, [pc, #216]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	f003 030c 	and.w	r3, r3, #12
 8007256:	2b08      	cmp	r3, #8
 8007258:	d060      	beq.n	800731c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	2b02      	cmp	r3, #2
 8007260:	d145      	bne.n	80072ee <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007262:	4b33      	ldr	r3, [pc, #204]	; (8007330 <HAL_RCC_OscConfig+0x4b4>)
 8007264:	2200      	movs	r2, #0
 8007266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007268:	f7fd fe6a 	bl	8004f40 <HAL_GetTick>
 800726c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800726e:	e008      	b.n	8007282 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007270:	f7fd fe66 	bl	8004f40 <HAL_GetTick>
 8007274:	4602      	mov	r2, r0
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	1ad3      	subs	r3, r2, r3
 800727a:	2b02      	cmp	r3, #2
 800727c:	d901      	bls.n	8007282 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800727e:	2303      	movs	r3, #3
 8007280:	e093      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007282:	4b29      	ldr	r3, [pc, #164]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800728a:	2b00      	cmp	r3, #0
 800728c:	d1f0      	bne.n	8007270 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	69da      	ldr	r2, [r3, #28]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6a1b      	ldr	r3, [r3, #32]
 8007296:	431a      	orrs	r2, r3
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800729c:	019b      	lsls	r3, r3, #6
 800729e:	431a      	orrs	r2, r3
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072a4:	085b      	lsrs	r3, r3, #1
 80072a6:	3b01      	subs	r3, #1
 80072a8:	041b      	lsls	r3, r3, #16
 80072aa:	431a      	orrs	r2, r3
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072b0:	061b      	lsls	r3, r3, #24
 80072b2:	431a      	orrs	r2, r3
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072b8:	071b      	lsls	r3, r3, #28
 80072ba:	491b      	ldr	r1, [pc, #108]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 80072bc:	4313      	orrs	r3, r2
 80072be:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80072c0:	4b1b      	ldr	r3, [pc, #108]	; (8007330 <HAL_RCC_OscConfig+0x4b4>)
 80072c2:	2201      	movs	r2, #1
 80072c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072c6:	f7fd fe3b 	bl	8004f40 <HAL_GetTick>
 80072ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072cc:	e008      	b.n	80072e0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072ce:	f7fd fe37 	bl	8004f40 <HAL_GetTick>
 80072d2:	4602      	mov	r2, r0
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	1ad3      	subs	r3, r2, r3
 80072d8:	2b02      	cmp	r3, #2
 80072da:	d901      	bls.n	80072e0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e064      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072e0:	4b11      	ldr	r3, [pc, #68]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d0f0      	beq.n	80072ce <HAL_RCC_OscConfig+0x452>
 80072ec:	e05c      	b.n	80073a8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072ee:	4b10      	ldr	r3, [pc, #64]	; (8007330 <HAL_RCC_OscConfig+0x4b4>)
 80072f0:	2200      	movs	r2, #0
 80072f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072f4:	f7fd fe24 	bl	8004f40 <HAL_GetTick>
 80072f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072fa:	e008      	b.n	800730e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072fc:	f7fd fe20 	bl	8004f40 <HAL_GetTick>
 8007300:	4602      	mov	r2, r0
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	1ad3      	subs	r3, r2, r3
 8007306:	2b02      	cmp	r3, #2
 8007308:	d901      	bls.n	800730e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800730a:	2303      	movs	r3, #3
 800730c:	e04d      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800730e:	4b06      	ldr	r3, [pc, #24]	; (8007328 <HAL_RCC_OscConfig+0x4ac>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007316:	2b00      	cmp	r3, #0
 8007318:	d1f0      	bne.n	80072fc <HAL_RCC_OscConfig+0x480>
 800731a:	e045      	b.n	80073a8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	699b      	ldr	r3, [r3, #24]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d107      	bne.n	8007334 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007324:	2301      	movs	r3, #1
 8007326:	e040      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
 8007328:	40023800 	.word	0x40023800
 800732c:	40007000 	.word	0x40007000
 8007330:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007334:	4b1f      	ldr	r3, [pc, #124]	; (80073b4 <HAL_RCC_OscConfig+0x538>)
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	699b      	ldr	r3, [r3, #24]
 800733e:	2b01      	cmp	r3, #1
 8007340:	d030      	beq.n	80073a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800734c:	429a      	cmp	r2, r3
 800734e:	d129      	bne.n	80073a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800735a:	429a      	cmp	r2, r3
 800735c:	d122      	bne.n	80073a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800735e:	68fa      	ldr	r2, [r7, #12]
 8007360:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007364:	4013      	ands	r3, r2
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800736a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800736c:	4293      	cmp	r3, r2
 800736e:	d119      	bne.n	80073a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800737a:	085b      	lsrs	r3, r3, #1
 800737c:	3b01      	subs	r3, #1
 800737e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007380:	429a      	cmp	r2, r3
 8007382:	d10f      	bne.n	80073a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800738e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007390:	429a      	cmp	r2, r3
 8007392:	d107      	bne.n	80073a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800739e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80073a0:	429a      	cmp	r2, r3
 80073a2:	d001      	beq.n	80073a8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	e000      	b.n	80073aa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80073a8:	2300      	movs	r3, #0
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3718      	adds	r7, #24
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}
 80073b2:	bf00      	nop
 80073b4:	40023800 	.word	0x40023800

080073b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d101      	bne.n	80073ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	e07b      	b.n	80074c2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d108      	bne.n	80073e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073da:	d009      	beq.n	80073f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2200      	movs	r2, #0
 80073e0:	61da      	str	r2, [r3, #28]
 80073e2:	e005      	b.n	80073f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2200      	movs	r2, #0
 80073e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2200      	movs	r2, #0
 80073ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d106      	bne.n	8007410 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f7fd faa4 	bl	8004958 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2202      	movs	r2, #2
 8007414:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007426:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007438:	431a      	orrs	r2, r3
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	68db      	ldr	r3, [r3, #12]
 800743e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007442:	431a      	orrs	r2, r3
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	691b      	ldr	r3, [r3, #16]
 8007448:	f003 0302 	and.w	r3, r3, #2
 800744c:	431a      	orrs	r2, r3
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	695b      	ldr	r3, [r3, #20]
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	431a      	orrs	r2, r3
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	699b      	ldr	r3, [r3, #24]
 800745c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007460:	431a      	orrs	r2, r3
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	69db      	ldr	r3, [r3, #28]
 8007466:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800746a:	431a      	orrs	r2, r3
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6a1b      	ldr	r3, [r3, #32]
 8007470:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007474:	ea42 0103 	orr.w	r1, r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800747c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	430a      	orrs	r2, r1
 8007486:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	699b      	ldr	r3, [r3, #24]
 800748c:	0c1b      	lsrs	r3, r3, #16
 800748e:	f003 0104 	and.w	r1, r3, #4
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007496:	f003 0210 	and.w	r2, r3, #16
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	430a      	orrs	r2, r1
 80074a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	69da      	ldr	r2, [r3, #28]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80074b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2200      	movs	r2, #0
 80074b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80074c0:	2300      	movs	r3, #0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3708      	adds	r7, #8
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}

080074ca <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074ca:	b580      	push	{r7, lr}
 80074cc:	b088      	sub	sp, #32
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	60f8      	str	r0, [r7, #12]
 80074d2:	60b9      	str	r1, [r7, #8]
 80074d4:	603b      	str	r3, [r7, #0]
 80074d6:	4613      	mov	r3, r2
 80074d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80074da:	2300      	movs	r3, #0
 80074dc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d101      	bne.n	80074ec <HAL_SPI_Transmit+0x22>
 80074e8:	2302      	movs	r3, #2
 80074ea:	e126      	b.n	800773a <HAL_SPI_Transmit+0x270>
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2201      	movs	r2, #1
 80074f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074f4:	f7fd fd24 	bl	8004f40 <HAL_GetTick>
 80074f8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80074fa:	88fb      	ldrh	r3, [r7, #6]
 80074fc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007504:	b2db      	uxtb	r3, r3
 8007506:	2b01      	cmp	r3, #1
 8007508:	d002      	beq.n	8007510 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800750a:	2302      	movs	r3, #2
 800750c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800750e:	e10b      	b.n	8007728 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d002      	beq.n	800751c <HAL_SPI_Transmit+0x52>
 8007516:	88fb      	ldrh	r3, [r7, #6]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d102      	bne.n	8007522 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007520:	e102      	b.n	8007728 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2203      	movs	r2, #3
 8007526:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2200      	movs	r2, #0
 800752e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	68ba      	ldr	r2, [r7, #8]
 8007534:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	88fa      	ldrh	r2, [r7, #6]
 800753a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	88fa      	ldrh	r2, [r7, #6]
 8007540:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2200      	movs	r2, #0
 8007546:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2200      	movs	r2, #0
 800754c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2200      	movs	r2, #0
 8007552:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2200      	movs	r2, #0
 8007558:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007568:	d10f      	bne.n	800758a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007578:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007588:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007594:	2b40      	cmp	r3, #64	; 0x40
 8007596:	d007      	beq.n	80075a8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075b0:	d14b      	bne.n	800764a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d002      	beq.n	80075c0 <HAL_SPI_Transmit+0xf6>
 80075ba:	8afb      	ldrh	r3, [r7, #22]
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d13e      	bne.n	800763e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075c4:	881a      	ldrh	r2, [r3, #0]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d0:	1c9a      	adds	r2, r3, #2
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075da:	b29b      	uxth	r3, r3
 80075dc:	3b01      	subs	r3, #1
 80075de:	b29a      	uxth	r2, r3
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80075e4:	e02b      	b.n	800763e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	f003 0302 	and.w	r3, r3, #2
 80075f0:	2b02      	cmp	r3, #2
 80075f2:	d112      	bne.n	800761a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075f8:	881a      	ldrh	r2, [r3, #0]
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007604:	1c9a      	adds	r2, r3, #2
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800760e:	b29b      	uxth	r3, r3
 8007610:	3b01      	subs	r3, #1
 8007612:	b29a      	uxth	r2, r3
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	86da      	strh	r2, [r3, #54]	; 0x36
 8007618:	e011      	b.n	800763e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800761a:	f7fd fc91 	bl	8004f40 <HAL_GetTick>
 800761e:	4602      	mov	r2, r0
 8007620:	69bb      	ldr	r3, [r7, #24]
 8007622:	1ad3      	subs	r3, r2, r3
 8007624:	683a      	ldr	r2, [r7, #0]
 8007626:	429a      	cmp	r2, r3
 8007628:	d803      	bhi.n	8007632 <HAL_SPI_Transmit+0x168>
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007630:	d102      	bne.n	8007638 <HAL_SPI_Transmit+0x16e>
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d102      	bne.n	800763e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007638:	2303      	movs	r3, #3
 800763a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800763c:	e074      	b.n	8007728 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007642:	b29b      	uxth	r3, r3
 8007644:	2b00      	cmp	r3, #0
 8007646:	d1ce      	bne.n	80075e6 <HAL_SPI_Transmit+0x11c>
 8007648:	e04c      	b.n	80076e4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d002      	beq.n	8007658 <HAL_SPI_Transmit+0x18e>
 8007652:	8afb      	ldrh	r3, [r7, #22]
 8007654:	2b01      	cmp	r3, #1
 8007656:	d140      	bne.n	80076da <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	330c      	adds	r3, #12
 8007662:	7812      	ldrb	r2, [r2, #0]
 8007664:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800766a:	1c5a      	adds	r2, r3, #1
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007674:	b29b      	uxth	r3, r3
 8007676:	3b01      	subs	r3, #1
 8007678:	b29a      	uxth	r2, r3
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800767e:	e02c      	b.n	80076da <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	f003 0302 	and.w	r3, r3, #2
 800768a:	2b02      	cmp	r3, #2
 800768c:	d113      	bne.n	80076b6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	330c      	adds	r3, #12
 8007698:	7812      	ldrb	r2, [r2, #0]
 800769a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076a0:	1c5a      	adds	r2, r3, #1
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	3b01      	subs	r3, #1
 80076ae:	b29a      	uxth	r2, r3
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	86da      	strh	r2, [r3, #54]	; 0x36
 80076b4:	e011      	b.n	80076da <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076b6:	f7fd fc43 	bl	8004f40 <HAL_GetTick>
 80076ba:	4602      	mov	r2, r0
 80076bc:	69bb      	ldr	r3, [r7, #24]
 80076be:	1ad3      	subs	r3, r2, r3
 80076c0:	683a      	ldr	r2, [r7, #0]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d803      	bhi.n	80076ce <HAL_SPI_Transmit+0x204>
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80076cc:	d102      	bne.n	80076d4 <HAL_SPI_Transmit+0x20a>
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d102      	bne.n	80076da <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80076d4:	2303      	movs	r3, #3
 80076d6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80076d8:	e026      	b.n	8007728 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076de:	b29b      	uxth	r3, r3
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d1cd      	bne.n	8007680 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80076e4:	69ba      	ldr	r2, [r7, #24]
 80076e6:	6839      	ldr	r1, [r7, #0]
 80076e8:	68f8      	ldr	r0, [r7, #12]
 80076ea:	f000 fbcb 	bl	8007e84 <SPI_EndRxTxTransaction>
 80076ee:	4603      	mov	r3, r0
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d002      	beq.n	80076fa <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	2220      	movs	r2, #32
 80076f8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d10a      	bne.n	8007718 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007702:	2300      	movs	r3, #0
 8007704:	613b      	str	r3, [r7, #16]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	68db      	ldr	r3, [r3, #12]
 800770c:	613b      	str	r3, [r7, #16]
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	689b      	ldr	r3, [r3, #8]
 8007714:	613b      	str	r3, [r7, #16]
 8007716:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800771c:	2b00      	cmp	r3, #0
 800771e:	d002      	beq.n	8007726 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007720:	2301      	movs	r3, #1
 8007722:	77fb      	strb	r3, [r7, #31]
 8007724:	e000      	b.n	8007728 <HAL_SPI_Transmit+0x25e>
  }

error:
 8007726:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2201      	movs	r2, #1
 800772c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2200      	movs	r2, #0
 8007734:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007738:	7ffb      	ldrb	r3, [r7, #31]
}
 800773a:	4618      	mov	r0, r3
 800773c:	3720      	adds	r7, #32
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}

08007742 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007742:	b580      	push	{r7, lr}
 8007744:	b088      	sub	sp, #32
 8007746:	af02      	add	r7, sp, #8
 8007748:	60f8      	str	r0, [r7, #12]
 800774a:	60b9      	str	r1, [r7, #8]
 800774c:	603b      	str	r3, [r7, #0]
 800774e:	4613      	mov	r3, r2
 8007750:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007752:	2300      	movs	r3, #0
 8007754:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800775e:	d112      	bne.n	8007786 <HAL_SPI_Receive+0x44>
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d10e      	bne.n	8007786 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2204      	movs	r2, #4
 800776c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007770:	88fa      	ldrh	r2, [r7, #6]
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	9300      	str	r3, [sp, #0]
 8007776:	4613      	mov	r3, r2
 8007778:	68ba      	ldr	r2, [r7, #8]
 800777a:	68b9      	ldr	r1, [r7, #8]
 800777c:	68f8      	ldr	r0, [r7, #12]
 800777e:	f000 f8f1 	bl	8007964 <HAL_SPI_TransmitReceive>
 8007782:	4603      	mov	r3, r0
 8007784:	e0ea      	b.n	800795c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800778c:	2b01      	cmp	r3, #1
 800778e:	d101      	bne.n	8007794 <HAL_SPI_Receive+0x52>
 8007790:	2302      	movs	r3, #2
 8007792:	e0e3      	b.n	800795c <HAL_SPI_Receive+0x21a>
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2201      	movs	r2, #1
 8007798:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800779c:	f7fd fbd0 	bl	8004f40 <HAL_GetTick>
 80077a0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80077a8:	b2db      	uxtb	r3, r3
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d002      	beq.n	80077b4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80077ae:	2302      	movs	r3, #2
 80077b0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80077b2:	e0ca      	b.n	800794a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d002      	beq.n	80077c0 <HAL_SPI_Receive+0x7e>
 80077ba:	88fb      	ldrh	r3, [r7, #6]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d102      	bne.n	80077c6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80077c4:	e0c1      	b.n	800794a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2204      	movs	r2, #4
 80077ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2200      	movs	r2, #0
 80077d2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	68ba      	ldr	r2, [r7, #8]
 80077d8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	88fa      	ldrh	r2, [r7, #6]
 80077de:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	88fa      	ldrh	r2, [r7, #6]
 80077e4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2200      	movs	r2, #0
 80077ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2200      	movs	r2, #0
 80077f0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2200      	movs	r2, #0
 80077f6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2200      	movs	r2, #0
 80077fc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2200      	movs	r2, #0
 8007802:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	689b      	ldr	r3, [r3, #8]
 8007808:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800780c:	d10f      	bne.n	800782e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800781c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800782c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007838:	2b40      	cmp	r3, #64	; 0x40
 800783a:	d007      	beq.n	800784c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	681a      	ldr	r2, [r3, #0]
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800784a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d162      	bne.n	800791a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007854:	e02e      	b.n	80078b4 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	f003 0301 	and.w	r3, r3, #1
 8007860:	2b01      	cmp	r3, #1
 8007862:	d115      	bne.n	8007890 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f103 020c 	add.w	r2, r3, #12
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007870:	7812      	ldrb	r2, [r2, #0]
 8007872:	b2d2      	uxtb	r2, r2
 8007874:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800787a:	1c5a      	adds	r2, r3, #1
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007884:	b29b      	uxth	r3, r3
 8007886:	3b01      	subs	r3, #1
 8007888:	b29a      	uxth	r2, r3
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800788e:	e011      	b.n	80078b4 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007890:	f7fd fb56 	bl	8004f40 <HAL_GetTick>
 8007894:	4602      	mov	r2, r0
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	1ad3      	subs	r3, r2, r3
 800789a:	683a      	ldr	r2, [r7, #0]
 800789c:	429a      	cmp	r2, r3
 800789e:	d803      	bhi.n	80078a8 <HAL_SPI_Receive+0x166>
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80078a6:	d102      	bne.n	80078ae <HAL_SPI_Receive+0x16c>
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d102      	bne.n	80078b4 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80078ae:	2303      	movs	r3, #3
 80078b0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80078b2:	e04a      	b.n	800794a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d1cb      	bne.n	8007856 <HAL_SPI_Receive+0x114>
 80078be:	e031      	b.n	8007924 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	f003 0301 	and.w	r3, r3, #1
 80078ca:	2b01      	cmp	r3, #1
 80078cc:	d113      	bne.n	80078f6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	68da      	ldr	r2, [r3, #12]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078d8:	b292      	uxth	r2, r2
 80078da:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e0:	1c9a      	adds	r2, r3, #2
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	3b01      	subs	r3, #1
 80078ee:	b29a      	uxth	r2, r3
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80078f4:	e011      	b.n	800791a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078f6:	f7fd fb23 	bl	8004f40 <HAL_GetTick>
 80078fa:	4602      	mov	r2, r0
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	1ad3      	subs	r3, r2, r3
 8007900:	683a      	ldr	r2, [r7, #0]
 8007902:	429a      	cmp	r2, r3
 8007904:	d803      	bhi.n	800790e <HAL_SPI_Receive+0x1cc>
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800790c:	d102      	bne.n	8007914 <HAL_SPI_Receive+0x1d2>
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d102      	bne.n	800791a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007914:	2303      	movs	r3, #3
 8007916:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007918:	e017      	b.n	800794a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800791e:	b29b      	uxth	r3, r3
 8007920:	2b00      	cmp	r3, #0
 8007922:	d1cd      	bne.n	80078c0 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007924:	693a      	ldr	r2, [r7, #16]
 8007926:	6839      	ldr	r1, [r7, #0]
 8007928:	68f8      	ldr	r0, [r7, #12]
 800792a:	f000 fa45 	bl	8007db8 <SPI_EndRxTransaction>
 800792e:	4603      	mov	r3, r0
 8007930:	2b00      	cmp	r3, #0
 8007932:	d002      	beq.n	800793a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2220      	movs	r2, #32
 8007938:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800793e:	2b00      	cmp	r3, #0
 8007940:	d002      	beq.n	8007948 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007942:	2301      	movs	r3, #1
 8007944:	75fb      	strb	r3, [r7, #23]
 8007946:	e000      	b.n	800794a <HAL_SPI_Receive+0x208>
  }

error :
 8007948:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2201      	movs	r2, #1
 800794e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2200      	movs	r2, #0
 8007956:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800795a:	7dfb      	ldrb	r3, [r7, #23]
}
 800795c:	4618      	mov	r0, r3
 800795e:	3718      	adds	r7, #24
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b08c      	sub	sp, #48	; 0x30
 8007968:	af00      	add	r7, sp, #0
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	60b9      	str	r1, [r7, #8]
 800796e:	607a      	str	r2, [r7, #4]
 8007970:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007972:	2301      	movs	r3, #1
 8007974:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007976:	2300      	movs	r3, #0
 8007978:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007982:	2b01      	cmp	r3, #1
 8007984:	d101      	bne.n	800798a <HAL_SPI_TransmitReceive+0x26>
 8007986:	2302      	movs	r3, #2
 8007988:	e18a      	b.n	8007ca0 <HAL_SPI_TransmitReceive+0x33c>
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2201      	movs	r2, #1
 800798e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007992:	f7fd fad5 	bl	8004f40 <HAL_GetTick>
 8007996:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800799e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80079a8:	887b      	ldrh	r3, [r7, #2]
 80079aa:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80079ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d00f      	beq.n	80079d4 <HAL_SPI_TransmitReceive+0x70>
 80079b4:	69fb      	ldr	r3, [r7, #28]
 80079b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079ba:	d107      	bne.n	80079cc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d103      	bne.n	80079cc <HAL_SPI_TransmitReceive+0x68>
 80079c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079c8:	2b04      	cmp	r3, #4
 80079ca:	d003      	beq.n	80079d4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80079cc:	2302      	movs	r3, #2
 80079ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80079d2:	e15b      	b.n	8007c8c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d005      	beq.n	80079e6 <HAL_SPI_TransmitReceive+0x82>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d002      	beq.n	80079e6 <HAL_SPI_TransmitReceive+0x82>
 80079e0:	887b      	ldrh	r3, [r7, #2]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d103      	bne.n	80079ee <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80079ec:	e14e      	b.n	8007c8c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80079f4:	b2db      	uxtb	r3, r3
 80079f6:	2b04      	cmp	r3, #4
 80079f8:	d003      	beq.n	8007a02 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2205      	movs	r2, #5
 80079fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	2200      	movs	r2, #0
 8007a06:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	887a      	ldrh	r2, [r7, #2]
 8007a12:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	887a      	ldrh	r2, [r7, #2]
 8007a18:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	68ba      	ldr	r2, [r7, #8]
 8007a1e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	887a      	ldrh	r2, [r7, #2]
 8007a24:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	887a      	ldrh	r2, [r7, #2]
 8007a2a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2200      	movs	r2, #0
 8007a36:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a42:	2b40      	cmp	r3, #64	; 0x40
 8007a44:	d007      	beq.n	8007a56 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a54:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	68db      	ldr	r3, [r3, #12]
 8007a5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a5e:	d178      	bne.n	8007b52 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d002      	beq.n	8007a6e <HAL_SPI_TransmitReceive+0x10a>
 8007a68:	8b7b      	ldrh	r3, [r7, #26]
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d166      	bne.n	8007b3c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a72:	881a      	ldrh	r2, [r3, #0]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a7e:	1c9a      	adds	r2, r3, #2
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	3b01      	subs	r3, #1
 8007a8c:	b29a      	uxth	r2, r3
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a92:	e053      	b.n	8007b3c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	689b      	ldr	r3, [r3, #8]
 8007a9a:	f003 0302 	and.w	r3, r3, #2
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	d11b      	bne.n	8007ada <HAL_SPI_TransmitReceive+0x176>
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d016      	beq.n	8007ada <HAL_SPI_TransmitReceive+0x176>
 8007aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d113      	bne.n	8007ada <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ab6:	881a      	ldrh	r2, [r3, #0]
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ac2:	1c9a      	adds	r2, r3, #2
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	3b01      	subs	r3, #1
 8007ad0:	b29a      	uxth	r2, r3
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	f003 0301 	and.w	r3, r3, #1
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d119      	bne.n	8007b1c <HAL_SPI_TransmitReceive+0x1b8>
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007aec:	b29b      	uxth	r3, r3
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d014      	beq.n	8007b1c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	68da      	ldr	r2, [r3, #12]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007afc:	b292      	uxth	r2, r2
 8007afe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b04:	1c9a      	adds	r2, r3, #2
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	3b01      	subs	r3, #1
 8007b12:	b29a      	uxth	r2, r3
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007b1c:	f7fd fa10 	bl	8004f40 <HAL_GetTick>
 8007b20:	4602      	mov	r2, r0
 8007b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b24:	1ad3      	subs	r3, r2, r3
 8007b26:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d807      	bhi.n	8007b3c <HAL_SPI_TransmitReceive+0x1d8>
 8007b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b32:	d003      	beq.n	8007b3c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007b34:	2303      	movs	r3, #3
 8007b36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007b3a:	e0a7      	b.n	8007c8c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d1a6      	bne.n	8007a94 <HAL_SPI_TransmitReceive+0x130>
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d1a1      	bne.n	8007a94 <HAL_SPI_TransmitReceive+0x130>
 8007b50:	e07c      	b.n	8007c4c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d002      	beq.n	8007b60 <HAL_SPI_TransmitReceive+0x1fc>
 8007b5a:	8b7b      	ldrh	r3, [r7, #26]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d16b      	bne.n	8007c38 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	330c      	adds	r3, #12
 8007b6a:	7812      	ldrb	r2, [r2, #0]
 8007b6c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b72:	1c5a      	adds	r2, r3, #1
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	b29a      	uxth	r2, r3
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b86:	e057      	b.n	8007c38 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	689b      	ldr	r3, [r3, #8]
 8007b8e:	f003 0302 	and.w	r3, r3, #2
 8007b92:	2b02      	cmp	r3, #2
 8007b94:	d11c      	bne.n	8007bd0 <HAL_SPI_TransmitReceive+0x26c>
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d017      	beq.n	8007bd0 <HAL_SPI_TransmitReceive+0x26c>
 8007ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ba2:	2b01      	cmp	r3, #1
 8007ba4:	d114      	bne.n	8007bd0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	330c      	adds	r3, #12
 8007bb0:	7812      	ldrb	r2, [r2, #0]
 8007bb2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bb8:	1c5a      	adds	r2, r3, #1
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bc2:	b29b      	uxth	r3, r3
 8007bc4:	3b01      	subs	r3, #1
 8007bc6:	b29a      	uxth	r2, r3
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	f003 0301 	and.w	r3, r3, #1
 8007bda:	2b01      	cmp	r3, #1
 8007bdc:	d119      	bne.n	8007c12 <HAL_SPI_TransmitReceive+0x2ae>
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d014      	beq.n	8007c12 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	68da      	ldr	r2, [r3, #12]
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bf2:	b2d2      	uxtb	r2, r2
 8007bf4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bfa:	1c5a      	adds	r2, r3, #1
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	3b01      	subs	r3, #1
 8007c08:	b29a      	uxth	r2, r3
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007c12:	f7fd f995 	bl	8004f40 <HAL_GetTick>
 8007c16:	4602      	mov	r2, r0
 8007c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c1a:	1ad3      	subs	r3, r2, r3
 8007c1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d803      	bhi.n	8007c2a <HAL_SPI_TransmitReceive+0x2c6>
 8007c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c28:	d102      	bne.n	8007c30 <HAL_SPI_TransmitReceive+0x2cc>
 8007c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d103      	bne.n	8007c38 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007c30:	2303      	movs	r3, #3
 8007c32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007c36:	e029      	b.n	8007c8c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d1a2      	bne.n	8007b88 <HAL_SPI_TransmitReceive+0x224>
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d19d      	bne.n	8007b88 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c4e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007c50:	68f8      	ldr	r0, [r7, #12]
 8007c52:	f000 f917 	bl	8007e84 <SPI_EndRxTxTransaction>
 8007c56:	4603      	mov	r3, r0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d006      	beq.n	8007c6a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2220      	movs	r2, #32
 8007c66:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007c68:	e010      	b.n	8007c8c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d10b      	bne.n	8007c8a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c72:	2300      	movs	r3, #0
 8007c74:	617b      	str	r3, [r7, #20]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	617b      	str	r3, [r7, #20]
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	617b      	str	r3, [r7, #20]
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	e000      	b.n	8007c8c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007c8a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	2200      	movs	r2, #0
 8007c98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c9c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3730      	adds	r7, #48	; 0x30
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b088      	sub	sp, #32
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	603b      	str	r3, [r7, #0]
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007cb8:	f7fd f942 	bl	8004f40 <HAL_GetTick>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cc0:	1a9b      	subs	r3, r3, r2
 8007cc2:	683a      	ldr	r2, [r7, #0]
 8007cc4:	4413      	add	r3, r2
 8007cc6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007cc8:	f7fd f93a 	bl	8004f40 <HAL_GetTick>
 8007ccc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007cce:	4b39      	ldr	r3, [pc, #228]	; (8007db4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	015b      	lsls	r3, r3, #5
 8007cd4:	0d1b      	lsrs	r3, r3, #20
 8007cd6:	69fa      	ldr	r2, [r7, #28]
 8007cd8:	fb02 f303 	mul.w	r3, r2, r3
 8007cdc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007cde:	e054      	b.n	8007d8a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ce6:	d050      	beq.n	8007d8a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ce8:	f7fd f92a 	bl	8004f40 <HAL_GetTick>
 8007cec:	4602      	mov	r2, r0
 8007cee:	69bb      	ldr	r3, [r7, #24]
 8007cf0:	1ad3      	subs	r3, r2, r3
 8007cf2:	69fa      	ldr	r2, [r7, #28]
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d902      	bls.n	8007cfe <SPI_WaitFlagStateUntilTimeout+0x56>
 8007cf8:	69fb      	ldr	r3, [r7, #28]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d13d      	bne.n	8007d7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	685a      	ldr	r2, [r3, #4]
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007d0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d16:	d111      	bne.n	8007d3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d20:	d004      	beq.n	8007d2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	689b      	ldr	r3, [r3, #8]
 8007d26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d2a:	d107      	bne.n	8007d3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d44:	d10f      	bne.n	8007d66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d54:	601a      	str	r2, [r3, #0]
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2201      	movs	r2, #1
 8007d6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007d76:	2303      	movs	r3, #3
 8007d78:	e017      	b.n	8007daa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d101      	bne.n	8007d84 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007d80:	2300      	movs	r3, #0
 8007d82:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	3b01      	subs	r3, #1
 8007d88:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	689a      	ldr	r2, [r3, #8]
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	4013      	ands	r3, r2
 8007d94:	68ba      	ldr	r2, [r7, #8]
 8007d96:	429a      	cmp	r2, r3
 8007d98:	bf0c      	ite	eq
 8007d9a:	2301      	moveq	r3, #1
 8007d9c:	2300      	movne	r3, #0
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	461a      	mov	r2, r3
 8007da2:	79fb      	ldrb	r3, [r7, #7]
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d19b      	bne.n	8007ce0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007da8:	2300      	movs	r3, #0
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3720      	adds	r7, #32
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
 8007db2:	bf00      	nop
 8007db4:	200023f0 	.word	0x200023f0

08007db8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b086      	sub	sp, #24
 8007dbc:	af02      	add	r7, sp, #8
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007dcc:	d111      	bne.n	8007df2 <SPI_EndRxTransaction+0x3a>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dd6:	d004      	beq.n	8007de2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007de0:	d107      	bne.n	8007df2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007df0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	685b      	ldr	r3, [r3, #4]
 8007df6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007dfa:	d12a      	bne.n	8007e52 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e04:	d012      	beq.n	8007e2c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	9300      	str	r3, [sp, #0]
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	2180      	movs	r1, #128	; 0x80
 8007e10:	68f8      	ldr	r0, [r7, #12]
 8007e12:	f7ff ff49 	bl	8007ca8 <SPI_WaitFlagStateUntilTimeout>
 8007e16:	4603      	mov	r3, r0
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d02d      	beq.n	8007e78 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e20:	f043 0220 	orr.w	r2, r3, #32
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e28:	2303      	movs	r3, #3
 8007e2a:	e026      	b.n	8007e7a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	9300      	str	r3, [sp, #0]
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	2200      	movs	r2, #0
 8007e34:	2101      	movs	r1, #1
 8007e36:	68f8      	ldr	r0, [r7, #12]
 8007e38:	f7ff ff36 	bl	8007ca8 <SPI_WaitFlagStateUntilTimeout>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d01a      	beq.n	8007e78 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e46:	f043 0220 	orr.w	r2, r3, #32
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e4e:	2303      	movs	r3, #3
 8007e50:	e013      	b.n	8007e7a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	9300      	str	r3, [sp, #0]
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	2101      	movs	r1, #1
 8007e5c:	68f8      	ldr	r0, [r7, #12]
 8007e5e:	f7ff ff23 	bl	8007ca8 <SPI_WaitFlagStateUntilTimeout>
 8007e62:	4603      	mov	r3, r0
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d007      	beq.n	8007e78 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e6c:	f043 0220 	orr.w	r2, r3, #32
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007e74:	2303      	movs	r3, #3
 8007e76:	e000      	b.n	8007e7a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3710      	adds	r7, #16
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
	...

08007e84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b088      	sub	sp, #32
 8007e88:	af02      	add	r7, sp, #8
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	60b9      	str	r1, [r7, #8]
 8007e8e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007e90:	4b1b      	ldr	r3, [pc, #108]	; (8007f00 <SPI_EndRxTxTransaction+0x7c>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a1b      	ldr	r2, [pc, #108]	; (8007f04 <SPI_EndRxTxTransaction+0x80>)
 8007e96:	fba2 2303 	umull	r2, r3, r2, r3
 8007e9a:	0d5b      	lsrs	r3, r3, #21
 8007e9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007ea0:	fb02 f303 	mul.w	r3, r2, r3
 8007ea4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007eae:	d112      	bne.n	8007ed6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	9300      	str	r3, [sp, #0]
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	2180      	movs	r1, #128	; 0x80
 8007eba:	68f8      	ldr	r0, [r7, #12]
 8007ebc:	f7ff fef4 	bl	8007ca8 <SPI_WaitFlagStateUntilTimeout>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d016      	beq.n	8007ef4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eca:	f043 0220 	orr.w	r2, r3, #32
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007ed2:	2303      	movs	r3, #3
 8007ed4:	e00f      	b.n	8007ef6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00a      	beq.n	8007ef2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	3b01      	subs	r3, #1
 8007ee0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	689b      	ldr	r3, [r3, #8]
 8007ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eec:	2b80      	cmp	r3, #128	; 0x80
 8007eee:	d0f2      	beq.n	8007ed6 <SPI_EndRxTxTransaction+0x52>
 8007ef0:	e000      	b.n	8007ef4 <SPI_EndRxTxTransaction+0x70>
        break;
 8007ef2:	bf00      	nop
  }

  return HAL_OK;
 8007ef4:	2300      	movs	r3, #0
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3718      	adds	r7, #24
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}
 8007efe:	bf00      	nop
 8007f00:	200023f0 	.word	0x200023f0
 8007f04:	165e9f81 	.word	0x165e9f81

08007f08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b082      	sub	sp, #8
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d101      	bne.n	8007f1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f16:	2301      	movs	r3, #1
 8007f18:	e041      	b.n	8007f9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d106      	bne.n	8007f34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f7fc fd5a 	bl	80049e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2202      	movs	r2, #2
 8007f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	3304      	adds	r3, #4
 8007f44:	4619      	mov	r1, r3
 8007f46:	4610      	mov	r0, r2
 8007f48:	f000 fb42 	bl	80085d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2201      	movs	r2, #1
 8007f58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2201      	movs	r2, #1
 8007f68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2201      	movs	r2, #1
 8007f70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2201      	movs	r2, #1
 8007f78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2201      	movs	r2, #1
 8007f88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2201      	movs	r2, #1
 8007f90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f9c:	2300      	movs	r3, #0
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3708      	adds	r7, #8
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
	...

08007fa8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b085      	sub	sp, #20
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fb6:	b2db      	uxtb	r3, r3
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d001      	beq.n	8007fc0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e046      	b.n	800804e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2202      	movs	r2, #2
 8007fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a23      	ldr	r2, [pc, #140]	; (800805c <HAL_TIM_Base_Start+0xb4>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d022      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fda:	d01d      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a1f      	ldr	r2, [pc, #124]	; (8008060 <HAL_TIM_Base_Start+0xb8>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d018      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a1e      	ldr	r2, [pc, #120]	; (8008064 <HAL_TIM_Base_Start+0xbc>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d013      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a1c      	ldr	r2, [pc, #112]	; (8008068 <HAL_TIM_Base_Start+0xc0>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d00e      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a1b      	ldr	r2, [pc, #108]	; (800806c <HAL_TIM_Base_Start+0xc4>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d009      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a19      	ldr	r2, [pc, #100]	; (8008070 <HAL_TIM_Base_Start+0xc8>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d004      	beq.n	8008018 <HAL_TIM_Base_Start+0x70>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a18      	ldr	r2, [pc, #96]	; (8008074 <HAL_TIM_Base_Start+0xcc>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d111      	bne.n	800803c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	689b      	ldr	r3, [r3, #8]
 800801e:	f003 0307 	and.w	r3, r3, #7
 8008022:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2b06      	cmp	r3, #6
 8008028:	d010      	beq.n	800804c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	681a      	ldr	r2, [r3, #0]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f042 0201 	orr.w	r2, r2, #1
 8008038:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800803a:	e007      	b.n	800804c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	681a      	ldr	r2, [r3, #0]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f042 0201 	orr.w	r2, r2, #1
 800804a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800804c:	2300      	movs	r3, #0
}
 800804e:	4618      	mov	r0, r3
 8008050:	3714      	adds	r7, #20
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	40010000 	.word	0x40010000
 8008060:	40000400 	.word	0x40000400
 8008064:	40000800 	.word	0x40000800
 8008068:	40000c00 	.word	0x40000c00
 800806c:	40010400 	.word	0x40010400
 8008070:	40014000 	.word	0x40014000
 8008074:	40001800 	.word	0x40001800

08008078 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b082      	sub	sp, #8
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d101      	bne.n	800808a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	e041      	b.n	800810e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008090:	b2db      	uxtb	r3, r3
 8008092:	2b00      	cmp	r3, #0
 8008094:	d106      	bne.n	80080a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 f839 	bl	8008116 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2202      	movs	r2, #2
 80080a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681a      	ldr	r2, [r3, #0]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	3304      	adds	r3, #4
 80080b4:	4619      	mov	r1, r3
 80080b6:	4610      	mov	r0, r2
 80080b8:	f000 fa8a 	bl	80085d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2201      	movs	r2, #1
 80080c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2201      	movs	r2, #1
 80080d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2201      	movs	r2, #1
 80080d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2201      	movs	r2, #1
 80080e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2201      	movs	r2, #1
 80080e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2201      	movs	r2, #1
 80080f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2201      	movs	r2, #1
 80080f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2201      	movs	r2, #1
 8008108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800810c:	2300      	movs	r3, #0
}
 800810e:	4618      	mov	r0, r3
 8008110:	3708      	adds	r7, #8
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}

08008116 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008116:	b480      	push	{r7}
 8008118:	b083      	sub	sp, #12
 800811a:	af00      	add	r7, sp, #0
 800811c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800811e:	bf00      	nop
 8008120:	370c      	adds	r7, #12
 8008122:	46bd      	mov	sp, r7
 8008124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008128:	4770      	bx	lr
	...

0800812c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
 8008134:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d109      	bne.n	8008150 <HAL_TIM_PWM_Start+0x24>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008142:	b2db      	uxtb	r3, r3
 8008144:	2b01      	cmp	r3, #1
 8008146:	bf14      	ite	ne
 8008148:	2301      	movne	r3, #1
 800814a:	2300      	moveq	r3, #0
 800814c:	b2db      	uxtb	r3, r3
 800814e:	e022      	b.n	8008196 <HAL_TIM_PWM_Start+0x6a>
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	2b04      	cmp	r3, #4
 8008154:	d109      	bne.n	800816a <HAL_TIM_PWM_Start+0x3e>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800815c:	b2db      	uxtb	r3, r3
 800815e:	2b01      	cmp	r3, #1
 8008160:	bf14      	ite	ne
 8008162:	2301      	movne	r3, #1
 8008164:	2300      	moveq	r3, #0
 8008166:	b2db      	uxtb	r3, r3
 8008168:	e015      	b.n	8008196 <HAL_TIM_PWM_Start+0x6a>
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	2b08      	cmp	r3, #8
 800816e:	d109      	bne.n	8008184 <HAL_TIM_PWM_Start+0x58>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008176:	b2db      	uxtb	r3, r3
 8008178:	2b01      	cmp	r3, #1
 800817a:	bf14      	ite	ne
 800817c:	2301      	movne	r3, #1
 800817e:	2300      	moveq	r3, #0
 8008180:	b2db      	uxtb	r3, r3
 8008182:	e008      	b.n	8008196 <HAL_TIM_PWM_Start+0x6a>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800818a:	b2db      	uxtb	r3, r3
 800818c:	2b01      	cmp	r3, #1
 800818e:	bf14      	ite	ne
 8008190:	2301      	movne	r3, #1
 8008192:	2300      	moveq	r3, #0
 8008194:	b2db      	uxtb	r3, r3
 8008196:	2b00      	cmp	r3, #0
 8008198:	d001      	beq.n	800819e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800819a:	2301      	movs	r3, #1
 800819c:	e07c      	b.n	8008298 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d104      	bne.n	80081ae <HAL_TIM_PWM_Start+0x82>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2202      	movs	r2, #2
 80081a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081ac:	e013      	b.n	80081d6 <HAL_TIM_PWM_Start+0xaa>
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	2b04      	cmp	r3, #4
 80081b2:	d104      	bne.n	80081be <HAL_TIM_PWM_Start+0x92>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2202      	movs	r2, #2
 80081b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081bc:	e00b      	b.n	80081d6 <HAL_TIM_PWM_Start+0xaa>
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	2b08      	cmp	r3, #8
 80081c2:	d104      	bne.n	80081ce <HAL_TIM_PWM_Start+0xa2>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2202      	movs	r2, #2
 80081c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80081cc:	e003      	b.n	80081d6 <HAL_TIM_PWM_Start+0xaa>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2202      	movs	r2, #2
 80081d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	2201      	movs	r2, #1
 80081dc:	6839      	ldr	r1, [r7, #0]
 80081de:	4618      	mov	r0, r3
 80081e0:	f000 fce0 	bl	8008ba4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4a2d      	ldr	r2, [pc, #180]	; (80082a0 <HAL_TIM_PWM_Start+0x174>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d004      	beq.n	80081f8 <HAL_TIM_PWM_Start+0xcc>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a2c      	ldr	r2, [pc, #176]	; (80082a4 <HAL_TIM_PWM_Start+0x178>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d101      	bne.n	80081fc <HAL_TIM_PWM_Start+0xd0>
 80081f8:	2301      	movs	r3, #1
 80081fa:	e000      	b.n	80081fe <HAL_TIM_PWM_Start+0xd2>
 80081fc:	2300      	movs	r3, #0
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d007      	beq.n	8008212 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008210:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	4a22      	ldr	r2, [pc, #136]	; (80082a0 <HAL_TIM_PWM_Start+0x174>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d022      	beq.n	8008262 <HAL_TIM_PWM_Start+0x136>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008224:	d01d      	beq.n	8008262 <HAL_TIM_PWM_Start+0x136>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a1f      	ldr	r2, [pc, #124]	; (80082a8 <HAL_TIM_PWM_Start+0x17c>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d018      	beq.n	8008262 <HAL_TIM_PWM_Start+0x136>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a1d      	ldr	r2, [pc, #116]	; (80082ac <HAL_TIM_PWM_Start+0x180>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d013      	beq.n	8008262 <HAL_TIM_PWM_Start+0x136>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4a1c      	ldr	r2, [pc, #112]	; (80082b0 <HAL_TIM_PWM_Start+0x184>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d00e      	beq.n	8008262 <HAL_TIM_PWM_Start+0x136>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a16      	ldr	r2, [pc, #88]	; (80082a4 <HAL_TIM_PWM_Start+0x178>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d009      	beq.n	8008262 <HAL_TIM_PWM_Start+0x136>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a18      	ldr	r2, [pc, #96]	; (80082b4 <HAL_TIM_PWM_Start+0x188>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d004      	beq.n	8008262 <HAL_TIM_PWM_Start+0x136>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a16      	ldr	r2, [pc, #88]	; (80082b8 <HAL_TIM_PWM_Start+0x18c>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d111      	bne.n	8008286 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	689b      	ldr	r3, [r3, #8]
 8008268:	f003 0307 	and.w	r3, r3, #7
 800826c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2b06      	cmp	r3, #6
 8008272:	d010      	beq.n	8008296 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f042 0201 	orr.w	r2, r2, #1
 8008282:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008284:	e007      	b.n	8008296 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f042 0201 	orr.w	r2, r2, #1
 8008294:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008296:	2300      	movs	r3, #0
}
 8008298:	4618      	mov	r0, r3
 800829a:	3710      	adds	r7, #16
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}
 80082a0:	40010000 	.word	0x40010000
 80082a4:	40010400 	.word	0x40010400
 80082a8:	40000400 	.word	0x40000400
 80082ac:	40000800 	.word	0x40000800
 80082b0:	40000c00 	.word	0x40000c00
 80082b4:	40014000 	.word	0x40014000
 80082b8:	40001800 	.word	0x40001800

080082bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b086      	sub	sp, #24
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	60f8      	str	r0, [r7, #12]
 80082c4:	60b9      	str	r1, [r7, #8]
 80082c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082c8:	2300      	movs	r3, #0
 80082ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d101      	bne.n	80082da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80082d6:	2302      	movs	r3, #2
 80082d8:	e0ae      	b.n	8008438 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2201      	movs	r2, #1
 80082de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2b0c      	cmp	r3, #12
 80082e6:	f200 809f 	bhi.w	8008428 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80082ea:	a201      	add	r2, pc, #4	; (adr r2, 80082f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80082ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082f0:	08008325 	.word	0x08008325
 80082f4:	08008429 	.word	0x08008429
 80082f8:	08008429 	.word	0x08008429
 80082fc:	08008429 	.word	0x08008429
 8008300:	08008365 	.word	0x08008365
 8008304:	08008429 	.word	0x08008429
 8008308:	08008429 	.word	0x08008429
 800830c:	08008429 	.word	0x08008429
 8008310:	080083a7 	.word	0x080083a7
 8008314:	08008429 	.word	0x08008429
 8008318:	08008429 	.word	0x08008429
 800831c:	08008429 	.word	0x08008429
 8008320:	080083e7 	.word	0x080083e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	68b9      	ldr	r1, [r7, #8]
 800832a:	4618      	mov	r0, r3
 800832c:	f000 f9f0 	bl	8008710 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	699a      	ldr	r2, [r3, #24]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f042 0208 	orr.w	r2, r2, #8
 800833e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	699a      	ldr	r2, [r3, #24]
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f022 0204 	bic.w	r2, r2, #4
 800834e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	6999      	ldr	r1, [r3, #24]
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	691a      	ldr	r2, [r3, #16]
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	430a      	orrs	r2, r1
 8008360:	619a      	str	r2, [r3, #24]
      break;
 8008362:	e064      	b.n	800842e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	68b9      	ldr	r1, [r7, #8]
 800836a:	4618      	mov	r0, r3
 800836c:	f000 fa40 	bl	80087f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	699a      	ldr	r2, [r3, #24]
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800837e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	699a      	ldr	r2, [r3, #24]
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800838e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	6999      	ldr	r1, [r3, #24]
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	691b      	ldr	r3, [r3, #16]
 800839a:	021a      	lsls	r2, r3, #8
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	430a      	orrs	r2, r1
 80083a2:	619a      	str	r2, [r3, #24]
      break;
 80083a4:	e043      	b.n	800842e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	68b9      	ldr	r1, [r7, #8]
 80083ac:	4618      	mov	r0, r3
 80083ae:	f000 fa95 	bl	80088dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	69da      	ldr	r2, [r3, #28]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f042 0208 	orr.w	r2, r2, #8
 80083c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	69da      	ldr	r2, [r3, #28]
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f022 0204 	bic.w	r2, r2, #4
 80083d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	69d9      	ldr	r1, [r3, #28]
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	691a      	ldr	r2, [r3, #16]
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	430a      	orrs	r2, r1
 80083e2:	61da      	str	r2, [r3, #28]
      break;
 80083e4:	e023      	b.n	800842e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	68b9      	ldr	r1, [r7, #8]
 80083ec:	4618      	mov	r0, r3
 80083ee:	f000 fae9 	bl	80089c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	69da      	ldr	r2, [r3, #28]
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008400:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	69da      	ldr	r2, [r3, #28]
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008410:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	69d9      	ldr	r1, [r3, #28]
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	691b      	ldr	r3, [r3, #16]
 800841c:	021a      	lsls	r2, r3, #8
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	430a      	orrs	r2, r1
 8008424:	61da      	str	r2, [r3, #28]
      break;
 8008426:	e002      	b.n	800842e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008428:	2301      	movs	r3, #1
 800842a:	75fb      	strb	r3, [r7, #23]
      break;
 800842c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2200      	movs	r2, #0
 8008432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008436:	7dfb      	ldrb	r3, [r7, #23]
}
 8008438:	4618      	mov	r0, r3
 800843a:	3718      	adds	r7, #24
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}

08008440 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b084      	sub	sp, #16
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800844a:	2300      	movs	r3, #0
 800844c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008454:	2b01      	cmp	r3, #1
 8008456:	d101      	bne.n	800845c <HAL_TIM_ConfigClockSource+0x1c>
 8008458:	2302      	movs	r3, #2
 800845a:	e0b4      	b.n	80085c6 <HAL_TIM_ConfigClockSource+0x186>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2201      	movs	r2, #1
 8008460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2202      	movs	r2, #2
 8008468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	689b      	ldr	r3, [r3, #8]
 8008472:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800847a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008482:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	68ba      	ldr	r2, [r7, #8]
 800848a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008494:	d03e      	beq.n	8008514 <HAL_TIM_ConfigClockSource+0xd4>
 8008496:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800849a:	f200 8087 	bhi.w	80085ac <HAL_TIM_ConfigClockSource+0x16c>
 800849e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084a2:	f000 8086 	beq.w	80085b2 <HAL_TIM_ConfigClockSource+0x172>
 80084a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084aa:	d87f      	bhi.n	80085ac <HAL_TIM_ConfigClockSource+0x16c>
 80084ac:	2b70      	cmp	r3, #112	; 0x70
 80084ae:	d01a      	beq.n	80084e6 <HAL_TIM_ConfigClockSource+0xa6>
 80084b0:	2b70      	cmp	r3, #112	; 0x70
 80084b2:	d87b      	bhi.n	80085ac <HAL_TIM_ConfigClockSource+0x16c>
 80084b4:	2b60      	cmp	r3, #96	; 0x60
 80084b6:	d050      	beq.n	800855a <HAL_TIM_ConfigClockSource+0x11a>
 80084b8:	2b60      	cmp	r3, #96	; 0x60
 80084ba:	d877      	bhi.n	80085ac <HAL_TIM_ConfigClockSource+0x16c>
 80084bc:	2b50      	cmp	r3, #80	; 0x50
 80084be:	d03c      	beq.n	800853a <HAL_TIM_ConfigClockSource+0xfa>
 80084c0:	2b50      	cmp	r3, #80	; 0x50
 80084c2:	d873      	bhi.n	80085ac <HAL_TIM_ConfigClockSource+0x16c>
 80084c4:	2b40      	cmp	r3, #64	; 0x40
 80084c6:	d058      	beq.n	800857a <HAL_TIM_ConfigClockSource+0x13a>
 80084c8:	2b40      	cmp	r3, #64	; 0x40
 80084ca:	d86f      	bhi.n	80085ac <HAL_TIM_ConfigClockSource+0x16c>
 80084cc:	2b30      	cmp	r3, #48	; 0x30
 80084ce:	d064      	beq.n	800859a <HAL_TIM_ConfigClockSource+0x15a>
 80084d0:	2b30      	cmp	r3, #48	; 0x30
 80084d2:	d86b      	bhi.n	80085ac <HAL_TIM_ConfigClockSource+0x16c>
 80084d4:	2b20      	cmp	r3, #32
 80084d6:	d060      	beq.n	800859a <HAL_TIM_ConfigClockSource+0x15a>
 80084d8:	2b20      	cmp	r3, #32
 80084da:	d867      	bhi.n	80085ac <HAL_TIM_ConfigClockSource+0x16c>
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d05c      	beq.n	800859a <HAL_TIM_ConfigClockSource+0x15a>
 80084e0:	2b10      	cmp	r3, #16
 80084e2:	d05a      	beq.n	800859a <HAL_TIM_ConfigClockSource+0x15a>
 80084e4:	e062      	b.n	80085ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6818      	ldr	r0, [r3, #0]
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	6899      	ldr	r1, [r3, #8]
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	685a      	ldr	r2, [r3, #4]
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	68db      	ldr	r3, [r3, #12]
 80084f6:	f000 fb35 	bl	8008b64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008508:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	68ba      	ldr	r2, [r7, #8]
 8008510:	609a      	str	r2, [r3, #8]
      break;
 8008512:	e04f      	b.n	80085b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6818      	ldr	r0, [r3, #0]
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	6899      	ldr	r1, [r3, #8]
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	685a      	ldr	r2, [r3, #4]
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	68db      	ldr	r3, [r3, #12]
 8008524:	f000 fb1e 	bl	8008b64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	689a      	ldr	r2, [r3, #8]
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008536:	609a      	str	r2, [r3, #8]
      break;
 8008538:	e03c      	b.n	80085b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6818      	ldr	r0, [r3, #0]
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	6859      	ldr	r1, [r3, #4]
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	68db      	ldr	r3, [r3, #12]
 8008546:	461a      	mov	r2, r3
 8008548:	f000 fa92 	bl	8008a70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	2150      	movs	r1, #80	; 0x50
 8008552:	4618      	mov	r0, r3
 8008554:	f000 faeb 	bl	8008b2e <TIM_ITRx_SetConfig>
      break;
 8008558:	e02c      	b.n	80085b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6818      	ldr	r0, [r3, #0]
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	6859      	ldr	r1, [r3, #4]
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	68db      	ldr	r3, [r3, #12]
 8008566:	461a      	mov	r2, r3
 8008568:	f000 fab1 	bl	8008ace <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	2160      	movs	r1, #96	; 0x60
 8008572:	4618      	mov	r0, r3
 8008574:	f000 fadb 	bl	8008b2e <TIM_ITRx_SetConfig>
      break;
 8008578:	e01c      	b.n	80085b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6818      	ldr	r0, [r3, #0]
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	6859      	ldr	r1, [r3, #4]
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	68db      	ldr	r3, [r3, #12]
 8008586:	461a      	mov	r2, r3
 8008588:	f000 fa72 	bl	8008a70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	2140      	movs	r1, #64	; 0x40
 8008592:	4618      	mov	r0, r3
 8008594:	f000 facb 	bl	8008b2e <TIM_ITRx_SetConfig>
      break;
 8008598:	e00c      	b.n	80085b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4619      	mov	r1, r3
 80085a4:	4610      	mov	r0, r2
 80085a6:	f000 fac2 	bl	8008b2e <TIM_ITRx_SetConfig>
      break;
 80085aa:	e003      	b.n	80085b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80085ac:	2301      	movs	r3, #1
 80085ae:	73fb      	strb	r3, [r7, #15]
      break;
 80085b0:	e000      	b.n	80085b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80085b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2201      	movs	r2, #1
 80085b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2200      	movs	r2, #0
 80085c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80085c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3710      	adds	r7, #16
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}
	...

080085d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b085      	sub	sp, #20
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	4a40      	ldr	r2, [pc, #256]	; (80086e4 <TIM_Base_SetConfig+0x114>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d013      	beq.n	8008610 <TIM_Base_SetConfig+0x40>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085ee:	d00f      	beq.n	8008610 <TIM_Base_SetConfig+0x40>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	4a3d      	ldr	r2, [pc, #244]	; (80086e8 <TIM_Base_SetConfig+0x118>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d00b      	beq.n	8008610 <TIM_Base_SetConfig+0x40>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	4a3c      	ldr	r2, [pc, #240]	; (80086ec <TIM_Base_SetConfig+0x11c>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d007      	beq.n	8008610 <TIM_Base_SetConfig+0x40>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	4a3b      	ldr	r2, [pc, #236]	; (80086f0 <TIM_Base_SetConfig+0x120>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d003      	beq.n	8008610 <TIM_Base_SetConfig+0x40>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	4a3a      	ldr	r2, [pc, #232]	; (80086f4 <TIM_Base_SetConfig+0x124>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d108      	bne.n	8008622 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008616:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	68fa      	ldr	r2, [r7, #12]
 800861e:	4313      	orrs	r3, r2
 8008620:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	4a2f      	ldr	r2, [pc, #188]	; (80086e4 <TIM_Base_SetConfig+0x114>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d02b      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008630:	d027      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	4a2c      	ldr	r2, [pc, #176]	; (80086e8 <TIM_Base_SetConfig+0x118>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d023      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	4a2b      	ldr	r2, [pc, #172]	; (80086ec <TIM_Base_SetConfig+0x11c>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d01f      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	4a2a      	ldr	r2, [pc, #168]	; (80086f0 <TIM_Base_SetConfig+0x120>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d01b      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	4a29      	ldr	r2, [pc, #164]	; (80086f4 <TIM_Base_SetConfig+0x124>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d017      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	4a28      	ldr	r2, [pc, #160]	; (80086f8 <TIM_Base_SetConfig+0x128>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d013      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a27      	ldr	r2, [pc, #156]	; (80086fc <TIM_Base_SetConfig+0x12c>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d00f      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	4a26      	ldr	r2, [pc, #152]	; (8008700 <TIM_Base_SetConfig+0x130>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d00b      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	4a25      	ldr	r2, [pc, #148]	; (8008704 <TIM_Base_SetConfig+0x134>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d007      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4a24      	ldr	r2, [pc, #144]	; (8008708 <TIM_Base_SetConfig+0x138>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d003      	beq.n	8008682 <TIM_Base_SetConfig+0xb2>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a23      	ldr	r2, [pc, #140]	; (800870c <TIM_Base_SetConfig+0x13c>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d108      	bne.n	8008694 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008688:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	68db      	ldr	r3, [r3, #12]
 800868e:	68fa      	ldr	r2, [r7, #12]
 8008690:	4313      	orrs	r3, r2
 8008692:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	695b      	ldr	r3, [r3, #20]
 800869e:	4313      	orrs	r3, r2
 80086a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	689a      	ldr	r2, [r3, #8]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	4a0a      	ldr	r2, [pc, #40]	; (80086e4 <TIM_Base_SetConfig+0x114>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d003      	beq.n	80086c8 <TIM_Base_SetConfig+0xf8>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	4a0c      	ldr	r2, [pc, #48]	; (80086f4 <TIM_Base_SetConfig+0x124>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d103      	bne.n	80086d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	691a      	ldr	r2, [r3, #16]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	615a      	str	r2, [r3, #20]
}
 80086d6:	bf00      	nop
 80086d8:	3714      	adds	r7, #20
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr
 80086e2:	bf00      	nop
 80086e4:	40010000 	.word	0x40010000
 80086e8:	40000400 	.word	0x40000400
 80086ec:	40000800 	.word	0x40000800
 80086f0:	40000c00 	.word	0x40000c00
 80086f4:	40010400 	.word	0x40010400
 80086f8:	40014000 	.word	0x40014000
 80086fc:	40014400 	.word	0x40014400
 8008700:	40014800 	.word	0x40014800
 8008704:	40001800 	.word	0x40001800
 8008708:	40001c00 	.word	0x40001c00
 800870c:	40002000 	.word	0x40002000

08008710 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008710:	b480      	push	{r7}
 8008712:	b087      	sub	sp, #28
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6a1b      	ldr	r3, [r3, #32]
 800871e:	f023 0201 	bic.w	r2, r3, #1
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6a1b      	ldr	r3, [r3, #32]
 800872a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	699b      	ldr	r3, [r3, #24]
 8008736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800873e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f023 0303 	bic.w	r3, r3, #3
 8008746:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	68fa      	ldr	r2, [r7, #12]
 800874e:	4313      	orrs	r3, r2
 8008750:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	f023 0302 	bic.w	r3, r3, #2
 8008758:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	697a      	ldr	r2, [r7, #20]
 8008760:	4313      	orrs	r3, r2
 8008762:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	4a20      	ldr	r2, [pc, #128]	; (80087e8 <TIM_OC1_SetConfig+0xd8>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d003      	beq.n	8008774 <TIM_OC1_SetConfig+0x64>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	4a1f      	ldr	r2, [pc, #124]	; (80087ec <TIM_OC1_SetConfig+0xdc>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d10c      	bne.n	800878e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008774:	697b      	ldr	r3, [r7, #20]
 8008776:	f023 0308 	bic.w	r3, r3, #8
 800877a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	68db      	ldr	r3, [r3, #12]
 8008780:	697a      	ldr	r2, [r7, #20]
 8008782:	4313      	orrs	r3, r2
 8008784:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	f023 0304 	bic.w	r3, r3, #4
 800878c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	4a15      	ldr	r2, [pc, #84]	; (80087e8 <TIM_OC1_SetConfig+0xd8>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d003      	beq.n	800879e <TIM_OC1_SetConfig+0x8e>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	4a14      	ldr	r2, [pc, #80]	; (80087ec <TIM_OC1_SetConfig+0xdc>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d111      	bne.n	80087c2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80087a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80087ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	695b      	ldr	r3, [r3, #20]
 80087b2:	693a      	ldr	r2, [r7, #16]
 80087b4:	4313      	orrs	r3, r2
 80087b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	699b      	ldr	r3, [r3, #24]
 80087bc:	693a      	ldr	r2, [r7, #16]
 80087be:	4313      	orrs	r3, r2
 80087c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	693a      	ldr	r2, [r7, #16]
 80087c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	68fa      	ldr	r2, [r7, #12]
 80087cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	685a      	ldr	r2, [r3, #4]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	697a      	ldr	r2, [r7, #20]
 80087da:	621a      	str	r2, [r3, #32]
}
 80087dc:	bf00      	nop
 80087de:	371c      	adds	r7, #28
 80087e0:	46bd      	mov	sp, r7
 80087e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e6:	4770      	bx	lr
 80087e8:	40010000 	.word	0x40010000
 80087ec:	40010400 	.word	0x40010400

080087f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80087f0:	b480      	push	{r7}
 80087f2:	b087      	sub	sp, #28
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
 80087f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6a1b      	ldr	r3, [r3, #32]
 80087fe:	f023 0210 	bic.w	r2, r3, #16
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6a1b      	ldr	r3, [r3, #32]
 800880a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	685b      	ldr	r3, [r3, #4]
 8008810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	699b      	ldr	r3, [r3, #24]
 8008816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800881e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008826:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	021b      	lsls	r3, r3, #8
 800882e:	68fa      	ldr	r2, [r7, #12]
 8008830:	4313      	orrs	r3, r2
 8008832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	f023 0320 	bic.w	r3, r3, #32
 800883a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	011b      	lsls	r3, r3, #4
 8008842:	697a      	ldr	r2, [r7, #20]
 8008844:	4313      	orrs	r3, r2
 8008846:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	4a22      	ldr	r2, [pc, #136]	; (80088d4 <TIM_OC2_SetConfig+0xe4>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d003      	beq.n	8008858 <TIM_OC2_SetConfig+0x68>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	4a21      	ldr	r2, [pc, #132]	; (80088d8 <TIM_OC2_SetConfig+0xe8>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d10d      	bne.n	8008874 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800885e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	68db      	ldr	r3, [r3, #12]
 8008864:	011b      	lsls	r3, r3, #4
 8008866:	697a      	ldr	r2, [r7, #20]
 8008868:	4313      	orrs	r3, r2
 800886a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008872:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	4a17      	ldr	r2, [pc, #92]	; (80088d4 <TIM_OC2_SetConfig+0xe4>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d003      	beq.n	8008884 <TIM_OC2_SetConfig+0x94>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	4a16      	ldr	r2, [pc, #88]	; (80088d8 <TIM_OC2_SetConfig+0xe8>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d113      	bne.n	80088ac <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800888a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008892:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	695b      	ldr	r3, [r3, #20]
 8008898:	009b      	lsls	r3, r3, #2
 800889a:	693a      	ldr	r2, [r7, #16]
 800889c:	4313      	orrs	r3, r2
 800889e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	699b      	ldr	r3, [r3, #24]
 80088a4:	009b      	lsls	r3, r3, #2
 80088a6:	693a      	ldr	r2, [r7, #16]
 80088a8:	4313      	orrs	r3, r2
 80088aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	693a      	ldr	r2, [r7, #16]
 80088b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	68fa      	ldr	r2, [r7, #12]
 80088b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	685a      	ldr	r2, [r3, #4]
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	697a      	ldr	r2, [r7, #20]
 80088c4:	621a      	str	r2, [r3, #32]
}
 80088c6:	bf00      	nop
 80088c8:	371c      	adds	r7, #28
 80088ca:	46bd      	mov	sp, r7
 80088cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d0:	4770      	bx	lr
 80088d2:	bf00      	nop
 80088d4:	40010000 	.word	0x40010000
 80088d8:	40010400 	.word	0x40010400

080088dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088dc:	b480      	push	{r7}
 80088de:	b087      	sub	sp, #28
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6a1b      	ldr	r3, [r3, #32]
 80088ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6a1b      	ldr	r3, [r3, #32]
 80088f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	685b      	ldr	r3, [r3, #4]
 80088fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	69db      	ldr	r3, [r3, #28]
 8008902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800890a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	f023 0303 	bic.w	r3, r3, #3
 8008912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	68fa      	ldr	r2, [r7, #12]
 800891a:	4313      	orrs	r3, r2
 800891c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	689b      	ldr	r3, [r3, #8]
 800892a:	021b      	lsls	r3, r3, #8
 800892c:	697a      	ldr	r2, [r7, #20]
 800892e:	4313      	orrs	r3, r2
 8008930:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	4a21      	ldr	r2, [pc, #132]	; (80089bc <TIM_OC3_SetConfig+0xe0>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d003      	beq.n	8008942 <TIM_OC3_SetConfig+0x66>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	4a20      	ldr	r2, [pc, #128]	; (80089c0 <TIM_OC3_SetConfig+0xe4>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d10d      	bne.n	800895e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008948:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	68db      	ldr	r3, [r3, #12]
 800894e:	021b      	lsls	r3, r3, #8
 8008950:	697a      	ldr	r2, [r7, #20]
 8008952:	4313      	orrs	r3, r2
 8008954:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800895c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	4a16      	ldr	r2, [pc, #88]	; (80089bc <TIM_OC3_SetConfig+0xe0>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d003      	beq.n	800896e <TIM_OC3_SetConfig+0x92>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	4a15      	ldr	r2, [pc, #84]	; (80089c0 <TIM_OC3_SetConfig+0xe4>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d113      	bne.n	8008996 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008974:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008976:	693b      	ldr	r3, [r7, #16]
 8008978:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800897c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	695b      	ldr	r3, [r3, #20]
 8008982:	011b      	lsls	r3, r3, #4
 8008984:	693a      	ldr	r2, [r7, #16]
 8008986:	4313      	orrs	r3, r2
 8008988:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	699b      	ldr	r3, [r3, #24]
 800898e:	011b      	lsls	r3, r3, #4
 8008990:	693a      	ldr	r2, [r7, #16]
 8008992:	4313      	orrs	r3, r2
 8008994:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	693a      	ldr	r2, [r7, #16]
 800899a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	68fa      	ldr	r2, [r7, #12]
 80089a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	685a      	ldr	r2, [r3, #4]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	697a      	ldr	r2, [r7, #20]
 80089ae:	621a      	str	r2, [r3, #32]
}
 80089b0:	bf00      	nop
 80089b2:	371c      	adds	r7, #28
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr
 80089bc:	40010000 	.word	0x40010000
 80089c0:	40010400 	.word	0x40010400

080089c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80089c4:	b480      	push	{r7}
 80089c6:	b087      	sub	sp, #28
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6a1b      	ldr	r3, [r3, #32]
 80089d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6a1b      	ldr	r3, [r3, #32]
 80089de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	69db      	ldr	r3, [r3, #28]
 80089ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80089f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	021b      	lsls	r3, r3, #8
 8008a02:	68fa      	ldr	r2, [r7, #12]
 8008a04:	4313      	orrs	r3, r2
 8008a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008a0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	689b      	ldr	r3, [r3, #8]
 8008a14:	031b      	lsls	r3, r3, #12
 8008a16:	693a      	ldr	r2, [r7, #16]
 8008a18:	4313      	orrs	r3, r2
 8008a1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	4a12      	ldr	r2, [pc, #72]	; (8008a68 <TIM_OC4_SetConfig+0xa4>)
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d003      	beq.n	8008a2c <TIM_OC4_SetConfig+0x68>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	4a11      	ldr	r2, [pc, #68]	; (8008a6c <TIM_OC4_SetConfig+0xa8>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d109      	bne.n	8008a40 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	695b      	ldr	r3, [r3, #20]
 8008a38:	019b      	lsls	r3, r3, #6
 8008a3a:	697a      	ldr	r2, [r7, #20]
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	697a      	ldr	r2, [r7, #20]
 8008a44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	68fa      	ldr	r2, [r7, #12]
 8008a4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	685a      	ldr	r2, [r3, #4]
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	693a      	ldr	r2, [r7, #16]
 8008a58:	621a      	str	r2, [r3, #32]
}
 8008a5a:	bf00      	nop
 8008a5c:	371c      	adds	r7, #28
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a64:	4770      	bx	lr
 8008a66:	bf00      	nop
 8008a68:	40010000 	.word	0x40010000
 8008a6c:	40010400 	.word	0x40010400

08008a70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b087      	sub	sp, #28
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	60b9      	str	r1, [r7, #8]
 8008a7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	6a1b      	ldr	r3, [r3, #32]
 8008a80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	6a1b      	ldr	r3, [r3, #32]
 8008a86:	f023 0201 	bic.w	r2, r3, #1
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	699b      	ldr	r3, [r3, #24]
 8008a92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008a9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	011b      	lsls	r3, r3, #4
 8008aa0:	693a      	ldr	r2, [r7, #16]
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	f023 030a 	bic.w	r3, r3, #10
 8008aac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008aae:	697a      	ldr	r2, [r7, #20]
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	693a      	ldr	r2, [r7, #16]
 8008aba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	697a      	ldr	r2, [r7, #20]
 8008ac0:	621a      	str	r2, [r3, #32]
}
 8008ac2:	bf00      	nop
 8008ac4:	371c      	adds	r7, #28
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr

08008ace <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ace:	b480      	push	{r7}
 8008ad0:	b087      	sub	sp, #28
 8008ad2:	af00      	add	r7, sp, #0
 8008ad4:	60f8      	str	r0, [r7, #12]
 8008ad6:	60b9      	str	r1, [r7, #8]
 8008ad8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	6a1b      	ldr	r3, [r3, #32]
 8008ade:	f023 0210 	bic.w	r2, r3, #16
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	699b      	ldr	r3, [r3, #24]
 8008aea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	6a1b      	ldr	r3, [r3, #32]
 8008af0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008af8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	031b      	lsls	r3, r3, #12
 8008afe:	697a      	ldr	r2, [r7, #20]
 8008b00:	4313      	orrs	r3, r2
 8008b02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008b0a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	011b      	lsls	r3, r3, #4
 8008b10:	693a      	ldr	r2, [r7, #16]
 8008b12:	4313      	orrs	r3, r2
 8008b14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	697a      	ldr	r2, [r7, #20]
 8008b1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	693a      	ldr	r2, [r7, #16]
 8008b20:	621a      	str	r2, [r3, #32]
}
 8008b22:	bf00      	nop
 8008b24:	371c      	adds	r7, #28
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr

08008b2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008b2e:	b480      	push	{r7}
 8008b30:	b085      	sub	sp, #20
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	6078      	str	r0, [r7, #4]
 8008b36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	689b      	ldr	r3, [r3, #8]
 8008b3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008b46:	683a      	ldr	r2, [r7, #0]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	f043 0307 	orr.w	r3, r3, #7
 8008b50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	68fa      	ldr	r2, [r7, #12]
 8008b56:	609a      	str	r2, [r3, #8]
}
 8008b58:	bf00      	nop
 8008b5a:	3714      	adds	r7, #20
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b087      	sub	sp, #28
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	60f8      	str	r0, [r7, #12]
 8008b6c:	60b9      	str	r1, [r7, #8]
 8008b6e:	607a      	str	r2, [r7, #4]
 8008b70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	689b      	ldr	r3, [r3, #8]
 8008b76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008b7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	021a      	lsls	r2, r3, #8
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	431a      	orrs	r2, r3
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	697a      	ldr	r2, [r7, #20]
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	697a      	ldr	r2, [r7, #20]
 8008b96:	609a      	str	r2, [r3, #8]
}
 8008b98:	bf00      	nop
 8008b9a:	371c      	adds	r7, #28
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b087      	sub	sp, #28
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	60f8      	str	r0, [r7, #12]
 8008bac:	60b9      	str	r1, [r7, #8]
 8008bae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	f003 031f 	and.w	r3, r3, #31
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	6a1a      	ldr	r2, [r3, #32]
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	43db      	mvns	r3, r3
 8008bc6:	401a      	ands	r2, r3
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	6a1a      	ldr	r2, [r3, #32]
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	f003 031f 	and.w	r3, r3, #31
 8008bd6:	6879      	ldr	r1, [r7, #4]
 8008bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8008bdc:	431a      	orrs	r2, r3
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	621a      	str	r2, [r3, #32]
}
 8008be2:	bf00      	nop
 8008be4:	371c      	adds	r7, #28
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr
	...

08008bf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b085      	sub	sp, #20
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d101      	bne.n	8008c08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c04:	2302      	movs	r3, #2
 8008c06:	e05a      	b.n	8008cbe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2202      	movs	r2, #2
 8008c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	4313      	orrs	r3, r2
 8008c38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	68fa      	ldr	r2, [r7, #12]
 8008c40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a21      	ldr	r2, [pc, #132]	; (8008ccc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d022      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c54:	d01d      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	4a1d      	ldr	r2, [pc, #116]	; (8008cd0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d018      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	4a1b      	ldr	r2, [pc, #108]	; (8008cd4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d013      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	4a1a      	ldr	r2, [pc, #104]	; (8008cd8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d00e      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	4a18      	ldr	r2, [pc, #96]	; (8008cdc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d009      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	4a17      	ldr	r2, [pc, #92]	; (8008ce0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d004      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4a15      	ldr	r2, [pc, #84]	; (8008ce4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d10c      	bne.n	8008cac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008c98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	68ba      	ldr	r2, [r7, #8]
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	68ba      	ldr	r2, [r7, #8]
 8008caa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2201      	movs	r2, #1
 8008cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008cbc:	2300      	movs	r3, #0
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3714      	adds	r7, #20
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop
 8008ccc:	40010000 	.word	0x40010000
 8008cd0:	40000400 	.word	0x40000400
 8008cd4:	40000800 	.word	0x40000800
 8008cd8:	40000c00 	.word	0x40000c00
 8008cdc:	40010400 	.word	0x40010400
 8008ce0:	40014000 	.word	0x40014000
 8008ce4:	40001800 	.word	0x40001800

08008ce8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b085      	sub	sp, #20
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
 8008cf0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	d101      	bne.n	8008d04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008d00:	2302      	movs	r3, #2
 8008d02:	e03d      	b.n	8008d80 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2201      	movs	r2, #1
 8008d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	68db      	ldr	r3, [r3, #12]
 8008d16:	4313      	orrs	r3, r2
 8008d18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	4313      	orrs	r3, r2
 8008d26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	4313      	orrs	r3, r2
 8008d34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4313      	orrs	r3, r2
 8008d42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	691b      	ldr	r3, [r3, #16]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	695b      	ldr	r3, [r3, #20]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	69db      	ldr	r3, [r3, #28]
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	68fa      	ldr	r2, [r7, #12]
 8008d74:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d7e:	2300      	movs	r3, #0
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3714      	adds	r7, #20
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b082      	sub	sp, #8
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d101      	bne.n	8008d9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e03f      	b.n	8008e1e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d106      	bne.n	8008db8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2200      	movs	r2, #0
 8008dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f7fb fec2 	bl	8004b3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2224      	movs	r2, #36	; 0x24
 8008dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	68da      	ldr	r2, [r3, #12]
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008dce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f000 f929 	bl	8009028 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	691a      	ldr	r2, [r3, #16]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008de4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	695a      	ldr	r2, [r3, #20]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008df4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	68da      	ldr	r2, [r3, #12]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e04:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2220      	movs	r2, #32
 8008e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2220      	movs	r2, #32
 8008e18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008e1c:	2300      	movs	r3, #0
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3708      	adds	r7, #8
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}

08008e26 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e26:	b580      	push	{r7, lr}
 8008e28:	b08a      	sub	sp, #40	; 0x28
 8008e2a:	af02      	add	r7, sp, #8
 8008e2c:	60f8      	str	r0, [r7, #12]
 8008e2e:	60b9      	str	r1, [r7, #8]
 8008e30:	603b      	str	r3, [r7, #0]
 8008e32:	4613      	mov	r3, r2
 8008e34:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008e36:	2300      	movs	r3, #0
 8008e38:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	2b20      	cmp	r3, #32
 8008e44:	d17c      	bne.n	8008f40 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d002      	beq.n	8008e52 <HAL_UART_Transmit+0x2c>
 8008e4c:	88fb      	ldrh	r3, [r7, #6]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d101      	bne.n	8008e56 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008e52:	2301      	movs	r3, #1
 8008e54:	e075      	b.n	8008f42 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d101      	bne.n	8008e64 <HAL_UART_Transmit+0x3e>
 8008e60:	2302      	movs	r3, #2
 8008e62:	e06e      	b.n	8008f42 <HAL_UART_Transmit+0x11c>
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	2201      	movs	r2, #1
 8008e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2221      	movs	r2, #33	; 0x21
 8008e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008e7a:	f7fc f861 	bl	8004f40 <HAL_GetTick>
 8008e7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	88fa      	ldrh	r2, [r7, #6]
 8008e84:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	88fa      	ldrh	r2, [r7, #6]
 8008e8a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	689b      	ldr	r3, [r3, #8]
 8008e90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e94:	d108      	bne.n	8008ea8 <HAL_UART_Transmit+0x82>
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	691b      	ldr	r3, [r3, #16]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d104      	bne.n	8008ea8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	61bb      	str	r3, [r7, #24]
 8008ea6:	e003      	b.n	8008eb0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008eac:	2300      	movs	r3, #0
 8008eae:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008eb8:	e02a      	b.n	8008f10 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	9300      	str	r3, [sp, #0]
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	2180      	movs	r1, #128	; 0x80
 8008ec4:	68f8      	ldr	r0, [r7, #12]
 8008ec6:	f000 f840 	bl	8008f4a <UART_WaitOnFlagUntilTimeout>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d001      	beq.n	8008ed4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008ed0:	2303      	movs	r3, #3
 8008ed2:	e036      	b.n	8008f42 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008ed4:	69fb      	ldr	r3, [r7, #28]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d10b      	bne.n	8008ef2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008eda:	69bb      	ldr	r3, [r7, #24]
 8008edc:	881b      	ldrh	r3, [r3, #0]
 8008ede:	461a      	mov	r2, r3
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ee8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008eea:	69bb      	ldr	r3, [r7, #24]
 8008eec:	3302      	adds	r3, #2
 8008eee:	61bb      	str	r3, [r7, #24]
 8008ef0:	e007      	b.n	8008f02 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008ef2:	69fb      	ldr	r3, [r7, #28]
 8008ef4:	781a      	ldrb	r2, [r3, #0]
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008efc:	69fb      	ldr	r3, [r7, #28]
 8008efe:	3301      	adds	r3, #1
 8008f00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	3b01      	subs	r3, #1
 8008f0a:	b29a      	uxth	r2, r3
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f14:	b29b      	uxth	r3, r3
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d1cf      	bne.n	8008eba <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	9300      	str	r3, [sp, #0]
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	2200      	movs	r2, #0
 8008f22:	2140      	movs	r1, #64	; 0x40
 8008f24:	68f8      	ldr	r0, [r7, #12]
 8008f26:	f000 f810 	bl	8008f4a <UART_WaitOnFlagUntilTimeout>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d001      	beq.n	8008f34 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008f30:	2303      	movs	r3, #3
 8008f32:	e006      	b.n	8008f42 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2220      	movs	r2, #32
 8008f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	e000      	b.n	8008f42 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008f40:	2302      	movs	r3, #2
  }
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	3720      	adds	r7, #32
 8008f46:	46bd      	mov	sp, r7
 8008f48:	bd80      	pop	{r7, pc}

08008f4a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008f4a:	b580      	push	{r7, lr}
 8008f4c:	b090      	sub	sp, #64	; 0x40
 8008f4e:	af00      	add	r7, sp, #0
 8008f50:	60f8      	str	r0, [r7, #12]
 8008f52:	60b9      	str	r1, [r7, #8]
 8008f54:	603b      	str	r3, [r7, #0]
 8008f56:	4613      	mov	r3, r2
 8008f58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f5a:	e050      	b.n	8008ffe <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008f62:	d04c      	beq.n	8008ffe <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008f64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d007      	beq.n	8008f7a <UART_WaitOnFlagUntilTimeout+0x30>
 8008f6a:	f7fb ffe9 	bl	8004f40 <HAL_GetTick>
 8008f6e:	4602      	mov	r2, r0
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	1ad3      	subs	r3, r2, r3
 8008f74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d241      	bcs.n	8008ffe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	330c      	adds	r3, #12
 8008f80:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f84:	e853 3f00 	ldrex	r3, [r3]
 8008f88:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f8c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008f90:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	330c      	adds	r3, #12
 8008f98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008f9a:	637a      	str	r2, [r7, #52]	; 0x34
 8008f9c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f9e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008fa0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008fa2:	e841 2300 	strex	r3, r2, [r1]
 8008fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d1e5      	bne.n	8008f7a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	3314      	adds	r3, #20
 8008fb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb6:	697b      	ldr	r3, [r7, #20]
 8008fb8:	e853 3f00 	ldrex	r3, [r3]
 8008fbc:	613b      	str	r3, [r7, #16]
   return(result);
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	f023 0301 	bic.w	r3, r3, #1
 8008fc4:	63bb      	str	r3, [r7, #56]	; 0x38
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	3314      	adds	r3, #20
 8008fcc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008fce:	623a      	str	r2, [r7, #32]
 8008fd0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd2:	69f9      	ldr	r1, [r7, #28]
 8008fd4:	6a3a      	ldr	r2, [r7, #32]
 8008fd6:	e841 2300 	strex	r3, r2, [r1]
 8008fda:	61bb      	str	r3, [r7, #24]
   return(result);
 8008fdc:	69bb      	ldr	r3, [r7, #24]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d1e5      	bne.n	8008fae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	2220      	movs	r2, #32
 8008fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2220      	movs	r2, #32
 8008fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008ffa:	2303      	movs	r3, #3
 8008ffc:	e00f      	b.n	800901e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	681a      	ldr	r2, [r3, #0]
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	4013      	ands	r3, r2
 8009008:	68ba      	ldr	r2, [r7, #8]
 800900a:	429a      	cmp	r2, r3
 800900c:	bf0c      	ite	eq
 800900e:	2301      	moveq	r3, #1
 8009010:	2300      	movne	r3, #0
 8009012:	b2db      	uxtb	r3, r3
 8009014:	461a      	mov	r2, r3
 8009016:	79fb      	ldrb	r3, [r7, #7]
 8009018:	429a      	cmp	r2, r3
 800901a:	d09f      	beq.n	8008f5c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800901c:	2300      	movs	r3, #0
}
 800901e:	4618      	mov	r0, r3
 8009020:	3740      	adds	r7, #64	; 0x40
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
	...

08009028 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800902c:	b0c0      	sub	sp, #256	; 0x100
 800902e:	af00      	add	r7, sp, #0
 8009030:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	691b      	ldr	r3, [r3, #16]
 800903c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009044:	68d9      	ldr	r1, [r3, #12]
 8009046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800904a:	681a      	ldr	r2, [r3, #0]
 800904c:	ea40 0301 	orr.w	r3, r0, r1
 8009050:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009056:	689a      	ldr	r2, [r3, #8]
 8009058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800905c:	691b      	ldr	r3, [r3, #16]
 800905e:	431a      	orrs	r2, r3
 8009060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009064:	695b      	ldr	r3, [r3, #20]
 8009066:	431a      	orrs	r2, r3
 8009068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800906c:	69db      	ldr	r3, [r3, #28]
 800906e:	4313      	orrs	r3, r2
 8009070:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	68db      	ldr	r3, [r3, #12]
 800907c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009080:	f021 010c 	bic.w	r1, r1, #12
 8009084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009088:	681a      	ldr	r2, [r3, #0]
 800908a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800908e:	430b      	orrs	r3, r1
 8009090:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	695b      	ldr	r3, [r3, #20]
 800909a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800909e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090a2:	6999      	ldr	r1, [r3, #24]
 80090a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090a8:	681a      	ldr	r2, [r3, #0]
 80090aa:	ea40 0301 	orr.w	r3, r0, r1
 80090ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80090b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	4b8f      	ldr	r3, [pc, #572]	; (80092f4 <UART_SetConfig+0x2cc>)
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d005      	beq.n	80090c8 <UART_SetConfig+0xa0>
 80090bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090c0:	681a      	ldr	r2, [r3, #0]
 80090c2:	4b8d      	ldr	r3, [pc, #564]	; (80092f8 <UART_SetConfig+0x2d0>)
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d104      	bne.n	80090d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80090c8:	f7fd fc94 	bl	80069f4 <HAL_RCC_GetPCLK2Freq>
 80090cc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80090d0:	e003      	b.n	80090da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80090d2:	f7fd fc7b 	bl	80069cc <HAL_RCC_GetPCLK1Freq>
 80090d6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090de:	69db      	ldr	r3, [r3, #28]
 80090e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090e4:	f040 810c 	bne.w	8009300 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80090e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090ec:	2200      	movs	r2, #0
 80090ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80090f2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80090f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80090fa:	4622      	mov	r2, r4
 80090fc:	462b      	mov	r3, r5
 80090fe:	1891      	adds	r1, r2, r2
 8009100:	65b9      	str	r1, [r7, #88]	; 0x58
 8009102:	415b      	adcs	r3, r3
 8009104:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009106:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800910a:	4621      	mov	r1, r4
 800910c:	eb12 0801 	adds.w	r8, r2, r1
 8009110:	4629      	mov	r1, r5
 8009112:	eb43 0901 	adc.w	r9, r3, r1
 8009116:	f04f 0200 	mov.w	r2, #0
 800911a:	f04f 0300 	mov.w	r3, #0
 800911e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009122:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009126:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800912a:	4690      	mov	r8, r2
 800912c:	4699      	mov	r9, r3
 800912e:	4623      	mov	r3, r4
 8009130:	eb18 0303 	adds.w	r3, r8, r3
 8009134:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009138:	462b      	mov	r3, r5
 800913a:	eb49 0303 	adc.w	r3, r9, r3
 800913e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009146:	685b      	ldr	r3, [r3, #4]
 8009148:	2200      	movs	r2, #0
 800914a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800914e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009152:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009156:	460b      	mov	r3, r1
 8009158:	18db      	adds	r3, r3, r3
 800915a:	653b      	str	r3, [r7, #80]	; 0x50
 800915c:	4613      	mov	r3, r2
 800915e:	eb42 0303 	adc.w	r3, r2, r3
 8009162:	657b      	str	r3, [r7, #84]	; 0x54
 8009164:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009168:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800916c:	f7f7 fdac 	bl	8000cc8 <__aeabi_uldivmod>
 8009170:	4602      	mov	r2, r0
 8009172:	460b      	mov	r3, r1
 8009174:	4b61      	ldr	r3, [pc, #388]	; (80092fc <UART_SetConfig+0x2d4>)
 8009176:	fba3 2302 	umull	r2, r3, r3, r2
 800917a:	095b      	lsrs	r3, r3, #5
 800917c:	011c      	lsls	r4, r3, #4
 800917e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009182:	2200      	movs	r2, #0
 8009184:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009188:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800918c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009190:	4642      	mov	r2, r8
 8009192:	464b      	mov	r3, r9
 8009194:	1891      	adds	r1, r2, r2
 8009196:	64b9      	str	r1, [r7, #72]	; 0x48
 8009198:	415b      	adcs	r3, r3
 800919a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800919c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80091a0:	4641      	mov	r1, r8
 80091a2:	eb12 0a01 	adds.w	sl, r2, r1
 80091a6:	4649      	mov	r1, r9
 80091a8:	eb43 0b01 	adc.w	fp, r3, r1
 80091ac:	f04f 0200 	mov.w	r2, #0
 80091b0:	f04f 0300 	mov.w	r3, #0
 80091b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80091b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80091bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80091c0:	4692      	mov	sl, r2
 80091c2:	469b      	mov	fp, r3
 80091c4:	4643      	mov	r3, r8
 80091c6:	eb1a 0303 	adds.w	r3, sl, r3
 80091ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80091ce:	464b      	mov	r3, r9
 80091d0:	eb4b 0303 	adc.w	r3, fp, r3
 80091d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80091d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091dc:	685b      	ldr	r3, [r3, #4]
 80091de:	2200      	movs	r2, #0
 80091e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80091e4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80091e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80091ec:	460b      	mov	r3, r1
 80091ee:	18db      	adds	r3, r3, r3
 80091f0:	643b      	str	r3, [r7, #64]	; 0x40
 80091f2:	4613      	mov	r3, r2
 80091f4:	eb42 0303 	adc.w	r3, r2, r3
 80091f8:	647b      	str	r3, [r7, #68]	; 0x44
 80091fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80091fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009202:	f7f7 fd61 	bl	8000cc8 <__aeabi_uldivmod>
 8009206:	4602      	mov	r2, r0
 8009208:	460b      	mov	r3, r1
 800920a:	4611      	mov	r1, r2
 800920c:	4b3b      	ldr	r3, [pc, #236]	; (80092fc <UART_SetConfig+0x2d4>)
 800920e:	fba3 2301 	umull	r2, r3, r3, r1
 8009212:	095b      	lsrs	r3, r3, #5
 8009214:	2264      	movs	r2, #100	; 0x64
 8009216:	fb02 f303 	mul.w	r3, r2, r3
 800921a:	1acb      	subs	r3, r1, r3
 800921c:	00db      	lsls	r3, r3, #3
 800921e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009222:	4b36      	ldr	r3, [pc, #216]	; (80092fc <UART_SetConfig+0x2d4>)
 8009224:	fba3 2302 	umull	r2, r3, r3, r2
 8009228:	095b      	lsrs	r3, r3, #5
 800922a:	005b      	lsls	r3, r3, #1
 800922c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009230:	441c      	add	r4, r3
 8009232:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009236:	2200      	movs	r2, #0
 8009238:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800923c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009240:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009244:	4642      	mov	r2, r8
 8009246:	464b      	mov	r3, r9
 8009248:	1891      	adds	r1, r2, r2
 800924a:	63b9      	str	r1, [r7, #56]	; 0x38
 800924c:	415b      	adcs	r3, r3
 800924e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009250:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009254:	4641      	mov	r1, r8
 8009256:	1851      	adds	r1, r2, r1
 8009258:	6339      	str	r1, [r7, #48]	; 0x30
 800925a:	4649      	mov	r1, r9
 800925c:	414b      	adcs	r3, r1
 800925e:	637b      	str	r3, [r7, #52]	; 0x34
 8009260:	f04f 0200 	mov.w	r2, #0
 8009264:	f04f 0300 	mov.w	r3, #0
 8009268:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800926c:	4659      	mov	r1, fp
 800926e:	00cb      	lsls	r3, r1, #3
 8009270:	4651      	mov	r1, sl
 8009272:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009276:	4651      	mov	r1, sl
 8009278:	00ca      	lsls	r2, r1, #3
 800927a:	4610      	mov	r0, r2
 800927c:	4619      	mov	r1, r3
 800927e:	4603      	mov	r3, r0
 8009280:	4642      	mov	r2, r8
 8009282:	189b      	adds	r3, r3, r2
 8009284:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009288:	464b      	mov	r3, r9
 800928a:	460a      	mov	r2, r1
 800928c:	eb42 0303 	adc.w	r3, r2, r3
 8009290:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	2200      	movs	r2, #0
 800929c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80092a0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80092a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80092a8:	460b      	mov	r3, r1
 80092aa:	18db      	adds	r3, r3, r3
 80092ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80092ae:	4613      	mov	r3, r2
 80092b0:	eb42 0303 	adc.w	r3, r2, r3
 80092b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80092ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80092be:	f7f7 fd03 	bl	8000cc8 <__aeabi_uldivmod>
 80092c2:	4602      	mov	r2, r0
 80092c4:	460b      	mov	r3, r1
 80092c6:	4b0d      	ldr	r3, [pc, #52]	; (80092fc <UART_SetConfig+0x2d4>)
 80092c8:	fba3 1302 	umull	r1, r3, r3, r2
 80092cc:	095b      	lsrs	r3, r3, #5
 80092ce:	2164      	movs	r1, #100	; 0x64
 80092d0:	fb01 f303 	mul.w	r3, r1, r3
 80092d4:	1ad3      	subs	r3, r2, r3
 80092d6:	00db      	lsls	r3, r3, #3
 80092d8:	3332      	adds	r3, #50	; 0x32
 80092da:	4a08      	ldr	r2, [pc, #32]	; (80092fc <UART_SetConfig+0x2d4>)
 80092dc:	fba2 2303 	umull	r2, r3, r2, r3
 80092e0:	095b      	lsrs	r3, r3, #5
 80092e2:	f003 0207 	and.w	r2, r3, #7
 80092e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4422      	add	r2, r4
 80092ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80092f0:	e105      	b.n	80094fe <UART_SetConfig+0x4d6>
 80092f2:	bf00      	nop
 80092f4:	40011000 	.word	0x40011000
 80092f8:	40011400 	.word	0x40011400
 80092fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009300:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009304:	2200      	movs	r2, #0
 8009306:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800930a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800930e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009312:	4642      	mov	r2, r8
 8009314:	464b      	mov	r3, r9
 8009316:	1891      	adds	r1, r2, r2
 8009318:	6239      	str	r1, [r7, #32]
 800931a:	415b      	adcs	r3, r3
 800931c:	627b      	str	r3, [r7, #36]	; 0x24
 800931e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009322:	4641      	mov	r1, r8
 8009324:	1854      	adds	r4, r2, r1
 8009326:	4649      	mov	r1, r9
 8009328:	eb43 0501 	adc.w	r5, r3, r1
 800932c:	f04f 0200 	mov.w	r2, #0
 8009330:	f04f 0300 	mov.w	r3, #0
 8009334:	00eb      	lsls	r3, r5, #3
 8009336:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800933a:	00e2      	lsls	r2, r4, #3
 800933c:	4614      	mov	r4, r2
 800933e:	461d      	mov	r5, r3
 8009340:	4643      	mov	r3, r8
 8009342:	18e3      	adds	r3, r4, r3
 8009344:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009348:	464b      	mov	r3, r9
 800934a:	eb45 0303 	adc.w	r3, r5, r3
 800934e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009356:	685b      	ldr	r3, [r3, #4]
 8009358:	2200      	movs	r2, #0
 800935a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800935e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009362:	f04f 0200 	mov.w	r2, #0
 8009366:	f04f 0300 	mov.w	r3, #0
 800936a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800936e:	4629      	mov	r1, r5
 8009370:	008b      	lsls	r3, r1, #2
 8009372:	4621      	mov	r1, r4
 8009374:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009378:	4621      	mov	r1, r4
 800937a:	008a      	lsls	r2, r1, #2
 800937c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009380:	f7f7 fca2 	bl	8000cc8 <__aeabi_uldivmod>
 8009384:	4602      	mov	r2, r0
 8009386:	460b      	mov	r3, r1
 8009388:	4b60      	ldr	r3, [pc, #384]	; (800950c <UART_SetConfig+0x4e4>)
 800938a:	fba3 2302 	umull	r2, r3, r3, r2
 800938e:	095b      	lsrs	r3, r3, #5
 8009390:	011c      	lsls	r4, r3, #4
 8009392:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009396:	2200      	movs	r2, #0
 8009398:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800939c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80093a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80093a4:	4642      	mov	r2, r8
 80093a6:	464b      	mov	r3, r9
 80093a8:	1891      	adds	r1, r2, r2
 80093aa:	61b9      	str	r1, [r7, #24]
 80093ac:	415b      	adcs	r3, r3
 80093ae:	61fb      	str	r3, [r7, #28]
 80093b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80093b4:	4641      	mov	r1, r8
 80093b6:	1851      	adds	r1, r2, r1
 80093b8:	6139      	str	r1, [r7, #16]
 80093ba:	4649      	mov	r1, r9
 80093bc:	414b      	adcs	r3, r1
 80093be:	617b      	str	r3, [r7, #20]
 80093c0:	f04f 0200 	mov.w	r2, #0
 80093c4:	f04f 0300 	mov.w	r3, #0
 80093c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80093cc:	4659      	mov	r1, fp
 80093ce:	00cb      	lsls	r3, r1, #3
 80093d0:	4651      	mov	r1, sl
 80093d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093d6:	4651      	mov	r1, sl
 80093d8:	00ca      	lsls	r2, r1, #3
 80093da:	4610      	mov	r0, r2
 80093dc:	4619      	mov	r1, r3
 80093de:	4603      	mov	r3, r0
 80093e0:	4642      	mov	r2, r8
 80093e2:	189b      	adds	r3, r3, r2
 80093e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80093e8:	464b      	mov	r3, r9
 80093ea:	460a      	mov	r2, r1
 80093ec:	eb42 0303 	adc.w	r3, r2, r3
 80093f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80093f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	2200      	movs	r2, #0
 80093fc:	67bb      	str	r3, [r7, #120]	; 0x78
 80093fe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009400:	f04f 0200 	mov.w	r2, #0
 8009404:	f04f 0300 	mov.w	r3, #0
 8009408:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800940c:	4649      	mov	r1, r9
 800940e:	008b      	lsls	r3, r1, #2
 8009410:	4641      	mov	r1, r8
 8009412:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009416:	4641      	mov	r1, r8
 8009418:	008a      	lsls	r2, r1, #2
 800941a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800941e:	f7f7 fc53 	bl	8000cc8 <__aeabi_uldivmod>
 8009422:	4602      	mov	r2, r0
 8009424:	460b      	mov	r3, r1
 8009426:	4b39      	ldr	r3, [pc, #228]	; (800950c <UART_SetConfig+0x4e4>)
 8009428:	fba3 1302 	umull	r1, r3, r3, r2
 800942c:	095b      	lsrs	r3, r3, #5
 800942e:	2164      	movs	r1, #100	; 0x64
 8009430:	fb01 f303 	mul.w	r3, r1, r3
 8009434:	1ad3      	subs	r3, r2, r3
 8009436:	011b      	lsls	r3, r3, #4
 8009438:	3332      	adds	r3, #50	; 0x32
 800943a:	4a34      	ldr	r2, [pc, #208]	; (800950c <UART_SetConfig+0x4e4>)
 800943c:	fba2 2303 	umull	r2, r3, r2, r3
 8009440:	095b      	lsrs	r3, r3, #5
 8009442:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009446:	441c      	add	r4, r3
 8009448:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800944c:	2200      	movs	r2, #0
 800944e:	673b      	str	r3, [r7, #112]	; 0x70
 8009450:	677a      	str	r2, [r7, #116]	; 0x74
 8009452:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009456:	4642      	mov	r2, r8
 8009458:	464b      	mov	r3, r9
 800945a:	1891      	adds	r1, r2, r2
 800945c:	60b9      	str	r1, [r7, #8]
 800945e:	415b      	adcs	r3, r3
 8009460:	60fb      	str	r3, [r7, #12]
 8009462:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009466:	4641      	mov	r1, r8
 8009468:	1851      	adds	r1, r2, r1
 800946a:	6039      	str	r1, [r7, #0]
 800946c:	4649      	mov	r1, r9
 800946e:	414b      	adcs	r3, r1
 8009470:	607b      	str	r3, [r7, #4]
 8009472:	f04f 0200 	mov.w	r2, #0
 8009476:	f04f 0300 	mov.w	r3, #0
 800947a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800947e:	4659      	mov	r1, fp
 8009480:	00cb      	lsls	r3, r1, #3
 8009482:	4651      	mov	r1, sl
 8009484:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009488:	4651      	mov	r1, sl
 800948a:	00ca      	lsls	r2, r1, #3
 800948c:	4610      	mov	r0, r2
 800948e:	4619      	mov	r1, r3
 8009490:	4603      	mov	r3, r0
 8009492:	4642      	mov	r2, r8
 8009494:	189b      	adds	r3, r3, r2
 8009496:	66bb      	str	r3, [r7, #104]	; 0x68
 8009498:	464b      	mov	r3, r9
 800949a:	460a      	mov	r2, r1
 800949c:	eb42 0303 	adc.w	r3, r2, r3
 80094a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80094a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094a6:	685b      	ldr	r3, [r3, #4]
 80094a8:	2200      	movs	r2, #0
 80094aa:	663b      	str	r3, [r7, #96]	; 0x60
 80094ac:	667a      	str	r2, [r7, #100]	; 0x64
 80094ae:	f04f 0200 	mov.w	r2, #0
 80094b2:	f04f 0300 	mov.w	r3, #0
 80094b6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80094ba:	4649      	mov	r1, r9
 80094bc:	008b      	lsls	r3, r1, #2
 80094be:	4641      	mov	r1, r8
 80094c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80094c4:	4641      	mov	r1, r8
 80094c6:	008a      	lsls	r2, r1, #2
 80094c8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80094cc:	f7f7 fbfc 	bl	8000cc8 <__aeabi_uldivmod>
 80094d0:	4602      	mov	r2, r0
 80094d2:	460b      	mov	r3, r1
 80094d4:	4b0d      	ldr	r3, [pc, #52]	; (800950c <UART_SetConfig+0x4e4>)
 80094d6:	fba3 1302 	umull	r1, r3, r3, r2
 80094da:	095b      	lsrs	r3, r3, #5
 80094dc:	2164      	movs	r1, #100	; 0x64
 80094de:	fb01 f303 	mul.w	r3, r1, r3
 80094e2:	1ad3      	subs	r3, r2, r3
 80094e4:	011b      	lsls	r3, r3, #4
 80094e6:	3332      	adds	r3, #50	; 0x32
 80094e8:	4a08      	ldr	r2, [pc, #32]	; (800950c <UART_SetConfig+0x4e4>)
 80094ea:	fba2 2303 	umull	r2, r3, r2, r3
 80094ee:	095b      	lsrs	r3, r3, #5
 80094f0:	f003 020f 	and.w	r2, r3, #15
 80094f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4422      	add	r2, r4
 80094fc:	609a      	str	r2, [r3, #8]
}
 80094fe:	bf00      	nop
 8009500:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009504:	46bd      	mov	sp, r7
 8009506:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800950a:	bf00      	nop
 800950c:	51eb851f 	.word	0x51eb851f

08009510 <__errno>:
 8009510:	4b01      	ldr	r3, [pc, #4]	; (8009518 <__errno+0x8>)
 8009512:	6818      	ldr	r0, [r3, #0]
 8009514:	4770      	bx	lr
 8009516:	bf00      	nop
 8009518:	200023fc 	.word	0x200023fc

0800951c <__libc_init_array>:
 800951c:	b570      	push	{r4, r5, r6, lr}
 800951e:	4d0d      	ldr	r5, [pc, #52]	; (8009554 <__libc_init_array+0x38>)
 8009520:	4c0d      	ldr	r4, [pc, #52]	; (8009558 <__libc_init_array+0x3c>)
 8009522:	1b64      	subs	r4, r4, r5
 8009524:	10a4      	asrs	r4, r4, #2
 8009526:	2600      	movs	r6, #0
 8009528:	42a6      	cmp	r6, r4
 800952a:	d109      	bne.n	8009540 <__libc_init_array+0x24>
 800952c:	4d0b      	ldr	r5, [pc, #44]	; (800955c <__libc_init_array+0x40>)
 800952e:	4c0c      	ldr	r4, [pc, #48]	; (8009560 <__libc_init_array+0x44>)
 8009530:	f002 ff64 	bl	800c3fc <_init>
 8009534:	1b64      	subs	r4, r4, r5
 8009536:	10a4      	asrs	r4, r4, #2
 8009538:	2600      	movs	r6, #0
 800953a:	42a6      	cmp	r6, r4
 800953c:	d105      	bne.n	800954a <__libc_init_array+0x2e>
 800953e:	bd70      	pop	{r4, r5, r6, pc}
 8009540:	f855 3b04 	ldr.w	r3, [r5], #4
 8009544:	4798      	blx	r3
 8009546:	3601      	adds	r6, #1
 8009548:	e7ee      	b.n	8009528 <__libc_init_array+0xc>
 800954a:	f855 3b04 	ldr.w	r3, [r5], #4
 800954e:	4798      	blx	r3
 8009550:	3601      	adds	r6, #1
 8009552:	e7f2      	b.n	800953a <__libc_init_array+0x1e>
 8009554:	0800ca2c 	.word	0x0800ca2c
 8009558:	0800ca2c 	.word	0x0800ca2c
 800955c:	0800ca2c 	.word	0x0800ca2c
 8009560:	0800ca30 	.word	0x0800ca30

08009564 <malloc>:
 8009564:	4b02      	ldr	r3, [pc, #8]	; (8009570 <malloc+0xc>)
 8009566:	4601      	mov	r1, r0
 8009568:	6818      	ldr	r0, [r3, #0]
 800956a:	f000 b87f 	b.w	800966c <_malloc_r>
 800956e:	bf00      	nop
 8009570:	200023fc 	.word	0x200023fc

08009574 <free>:
 8009574:	4b02      	ldr	r3, [pc, #8]	; (8009580 <free+0xc>)
 8009576:	4601      	mov	r1, r0
 8009578:	6818      	ldr	r0, [r3, #0]
 800957a:	f000 b80b 	b.w	8009594 <_free_r>
 800957e:	bf00      	nop
 8009580:	200023fc 	.word	0x200023fc

08009584 <memset>:
 8009584:	4402      	add	r2, r0
 8009586:	4603      	mov	r3, r0
 8009588:	4293      	cmp	r3, r2
 800958a:	d100      	bne.n	800958e <memset+0xa>
 800958c:	4770      	bx	lr
 800958e:	f803 1b01 	strb.w	r1, [r3], #1
 8009592:	e7f9      	b.n	8009588 <memset+0x4>

08009594 <_free_r>:
 8009594:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009596:	2900      	cmp	r1, #0
 8009598:	d044      	beq.n	8009624 <_free_r+0x90>
 800959a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800959e:	9001      	str	r0, [sp, #4]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	f1a1 0404 	sub.w	r4, r1, #4
 80095a6:	bfb8      	it	lt
 80095a8:	18e4      	addlt	r4, r4, r3
 80095aa:	f001 fc0d 	bl	800adc8 <__malloc_lock>
 80095ae:	4a1e      	ldr	r2, [pc, #120]	; (8009628 <_free_r+0x94>)
 80095b0:	9801      	ldr	r0, [sp, #4]
 80095b2:	6813      	ldr	r3, [r2, #0]
 80095b4:	b933      	cbnz	r3, 80095c4 <_free_r+0x30>
 80095b6:	6063      	str	r3, [r4, #4]
 80095b8:	6014      	str	r4, [r2, #0]
 80095ba:	b003      	add	sp, #12
 80095bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095c0:	f001 bc08 	b.w	800add4 <__malloc_unlock>
 80095c4:	42a3      	cmp	r3, r4
 80095c6:	d908      	bls.n	80095da <_free_r+0x46>
 80095c8:	6825      	ldr	r5, [r4, #0]
 80095ca:	1961      	adds	r1, r4, r5
 80095cc:	428b      	cmp	r3, r1
 80095ce:	bf01      	itttt	eq
 80095d0:	6819      	ldreq	r1, [r3, #0]
 80095d2:	685b      	ldreq	r3, [r3, #4]
 80095d4:	1949      	addeq	r1, r1, r5
 80095d6:	6021      	streq	r1, [r4, #0]
 80095d8:	e7ed      	b.n	80095b6 <_free_r+0x22>
 80095da:	461a      	mov	r2, r3
 80095dc:	685b      	ldr	r3, [r3, #4]
 80095de:	b10b      	cbz	r3, 80095e4 <_free_r+0x50>
 80095e0:	42a3      	cmp	r3, r4
 80095e2:	d9fa      	bls.n	80095da <_free_r+0x46>
 80095e4:	6811      	ldr	r1, [r2, #0]
 80095e6:	1855      	adds	r5, r2, r1
 80095e8:	42a5      	cmp	r5, r4
 80095ea:	d10b      	bne.n	8009604 <_free_r+0x70>
 80095ec:	6824      	ldr	r4, [r4, #0]
 80095ee:	4421      	add	r1, r4
 80095f0:	1854      	adds	r4, r2, r1
 80095f2:	42a3      	cmp	r3, r4
 80095f4:	6011      	str	r1, [r2, #0]
 80095f6:	d1e0      	bne.n	80095ba <_free_r+0x26>
 80095f8:	681c      	ldr	r4, [r3, #0]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	6053      	str	r3, [r2, #4]
 80095fe:	4421      	add	r1, r4
 8009600:	6011      	str	r1, [r2, #0]
 8009602:	e7da      	b.n	80095ba <_free_r+0x26>
 8009604:	d902      	bls.n	800960c <_free_r+0x78>
 8009606:	230c      	movs	r3, #12
 8009608:	6003      	str	r3, [r0, #0]
 800960a:	e7d6      	b.n	80095ba <_free_r+0x26>
 800960c:	6825      	ldr	r5, [r4, #0]
 800960e:	1961      	adds	r1, r4, r5
 8009610:	428b      	cmp	r3, r1
 8009612:	bf04      	itt	eq
 8009614:	6819      	ldreq	r1, [r3, #0]
 8009616:	685b      	ldreq	r3, [r3, #4]
 8009618:	6063      	str	r3, [r4, #4]
 800961a:	bf04      	itt	eq
 800961c:	1949      	addeq	r1, r1, r5
 800961e:	6021      	streq	r1, [r4, #0]
 8009620:	6054      	str	r4, [r2, #4]
 8009622:	e7ca      	b.n	80095ba <_free_r+0x26>
 8009624:	b003      	add	sp, #12
 8009626:	bd30      	pop	{r4, r5, pc}
 8009628:	20002b1c 	.word	0x20002b1c

0800962c <sbrk_aligned>:
 800962c:	b570      	push	{r4, r5, r6, lr}
 800962e:	4e0e      	ldr	r6, [pc, #56]	; (8009668 <sbrk_aligned+0x3c>)
 8009630:	460c      	mov	r4, r1
 8009632:	6831      	ldr	r1, [r6, #0]
 8009634:	4605      	mov	r5, r0
 8009636:	b911      	cbnz	r1, 800963e <sbrk_aligned+0x12>
 8009638:	f000 fcf6 	bl	800a028 <_sbrk_r>
 800963c:	6030      	str	r0, [r6, #0]
 800963e:	4621      	mov	r1, r4
 8009640:	4628      	mov	r0, r5
 8009642:	f000 fcf1 	bl	800a028 <_sbrk_r>
 8009646:	1c43      	adds	r3, r0, #1
 8009648:	d00a      	beq.n	8009660 <sbrk_aligned+0x34>
 800964a:	1cc4      	adds	r4, r0, #3
 800964c:	f024 0403 	bic.w	r4, r4, #3
 8009650:	42a0      	cmp	r0, r4
 8009652:	d007      	beq.n	8009664 <sbrk_aligned+0x38>
 8009654:	1a21      	subs	r1, r4, r0
 8009656:	4628      	mov	r0, r5
 8009658:	f000 fce6 	bl	800a028 <_sbrk_r>
 800965c:	3001      	adds	r0, #1
 800965e:	d101      	bne.n	8009664 <sbrk_aligned+0x38>
 8009660:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009664:	4620      	mov	r0, r4
 8009666:	bd70      	pop	{r4, r5, r6, pc}
 8009668:	20002b20 	.word	0x20002b20

0800966c <_malloc_r>:
 800966c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009670:	1ccd      	adds	r5, r1, #3
 8009672:	f025 0503 	bic.w	r5, r5, #3
 8009676:	3508      	adds	r5, #8
 8009678:	2d0c      	cmp	r5, #12
 800967a:	bf38      	it	cc
 800967c:	250c      	movcc	r5, #12
 800967e:	2d00      	cmp	r5, #0
 8009680:	4607      	mov	r7, r0
 8009682:	db01      	blt.n	8009688 <_malloc_r+0x1c>
 8009684:	42a9      	cmp	r1, r5
 8009686:	d905      	bls.n	8009694 <_malloc_r+0x28>
 8009688:	230c      	movs	r3, #12
 800968a:	603b      	str	r3, [r7, #0]
 800968c:	2600      	movs	r6, #0
 800968e:	4630      	mov	r0, r6
 8009690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009694:	4e2e      	ldr	r6, [pc, #184]	; (8009750 <_malloc_r+0xe4>)
 8009696:	f001 fb97 	bl	800adc8 <__malloc_lock>
 800969a:	6833      	ldr	r3, [r6, #0]
 800969c:	461c      	mov	r4, r3
 800969e:	bb34      	cbnz	r4, 80096ee <_malloc_r+0x82>
 80096a0:	4629      	mov	r1, r5
 80096a2:	4638      	mov	r0, r7
 80096a4:	f7ff ffc2 	bl	800962c <sbrk_aligned>
 80096a8:	1c43      	adds	r3, r0, #1
 80096aa:	4604      	mov	r4, r0
 80096ac:	d14d      	bne.n	800974a <_malloc_r+0xde>
 80096ae:	6834      	ldr	r4, [r6, #0]
 80096b0:	4626      	mov	r6, r4
 80096b2:	2e00      	cmp	r6, #0
 80096b4:	d140      	bne.n	8009738 <_malloc_r+0xcc>
 80096b6:	6823      	ldr	r3, [r4, #0]
 80096b8:	4631      	mov	r1, r6
 80096ba:	4638      	mov	r0, r7
 80096bc:	eb04 0803 	add.w	r8, r4, r3
 80096c0:	f000 fcb2 	bl	800a028 <_sbrk_r>
 80096c4:	4580      	cmp	r8, r0
 80096c6:	d13a      	bne.n	800973e <_malloc_r+0xd2>
 80096c8:	6821      	ldr	r1, [r4, #0]
 80096ca:	3503      	adds	r5, #3
 80096cc:	1a6d      	subs	r5, r5, r1
 80096ce:	f025 0503 	bic.w	r5, r5, #3
 80096d2:	3508      	adds	r5, #8
 80096d4:	2d0c      	cmp	r5, #12
 80096d6:	bf38      	it	cc
 80096d8:	250c      	movcc	r5, #12
 80096da:	4629      	mov	r1, r5
 80096dc:	4638      	mov	r0, r7
 80096de:	f7ff ffa5 	bl	800962c <sbrk_aligned>
 80096e2:	3001      	adds	r0, #1
 80096e4:	d02b      	beq.n	800973e <_malloc_r+0xd2>
 80096e6:	6823      	ldr	r3, [r4, #0]
 80096e8:	442b      	add	r3, r5
 80096ea:	6023      	str	r3, [r4, #0]
 80096ec:	e00e      	b.n	800970c <_malloc_r+0xa0>
 80096ee:	6822      	ldr	r2, [r4, #0]
 80096f0:	1b52      	subs	r2, r2, r5
 80096f2:	d41e      	bmi.n	8009732 <_malloc_r+0xc6>
 80096f4:	2a0b      	cmp	r2, #11
 80096f6:	d916      	bls.n	8009726 <_malloc_r+0xba>
 80096f8:	1961      	adds	r1, r4, r5
 80096fa:	42a3      	cmp	r3, r4
 80096fc:	6025      	str	r5, [r4, #0]
 80096fe:	bf18      	it	ne
 8009700:	6059      	strne	r1, [r3, #4]
 8009702:	6863      	ldr	r3, [r4, #4]
 8009704:	bf08      	it	eq
 8009706:	6031      	streq	r1, [r6, #0]
 8009708:	5162      	str	r2, [r4, r5]
 800970a:	604b      	str	r3, [r1, #4]
 800970c:	4638      	mov	r0, r7
 800970e:	f104 060b 	add.w	r6, r4, #11
 8009712:	f001 fb5f 	bl	800add4 <__malloc_unlock>
 8009716:	f026 0607 	bic.w	r6, r6, #7
 800971a:	1d23      	adds	r3, r4, #4
 800971c:	1af2      	subs	r2, r6, r3
 800971e:	d0b6      	beq.n	800968e <_malloc_r+0x22>
 8009720:	1b9b      	subs	r3, r3, r6
 8009722:	50a3      	str	r3, [r4, r2]
 8009724:	e7b3      	b.n	800968e <_malloc_r+0x22>
 8009726:	6862      	ldr	r2, [r4, #4]
 8009728:	42a3      	cmp	r3, r4
 800972a:	bf0c      	ite	eq
 800972c:	6032      	streq	r2, [r6, #0]
 800972e:	605a      	strne	r2, [r3, #4]
 8009730:	e7ec      	b.n	800970c <_malloc_r+0xa0>
 8009732:	4623      	mov	r3, r4
 8009734:	6864      	ldr	r4, [r4, #4]
 8009736:	e7b2      	b.n	800969e <_malloc_r+0x32>
 8009738:	4634      	mov	r4, r6
 800973a:	6876      	ldr	r6, [r6, #4]
 800973c:	e7b9      	b.n	80096b2 <_malloc_r+0x46>
 800973e:	230c      	movs	r3, #12
 8009740:	603b      	str	r3, [r7, #0]
 8009742:	4638      	mov	r0, r7
 8009744:	f001 fb46 	bl	800add4 <__malloc_unlock>
 8009748:	e7a1      	b.n	800968e <_malloc_r+0x22>
 800974a:	6025      	str	r5, [r4, #0]
 800974c:	e7de      	b.n	800970c <_malloc_r+0xa0>
 800974e:	bf00      	nop
 8009750:	20002b1c 	.word	0x20002b1c

08009754 <__cvt>:
 8009754:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009758:	ec55 4b10 	vmov	r4, r5, d0
 800975c:	2d00      	cmp	r5, #0
 800975e:	460e      	mov	r6, r1
 8009760:	4619      	mov	r1, r3
 8009762:	462b      	mov	r3, r5
 8009764:	bfbb      	ittet	lt
 8009766:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800976a:	461d      	movlt	r5, r3
 800976c:	2300      	movge	r3, #0
 800976e:	232d      	movlt	r3, #45	; 0x2d
 8009770:	700b      	strb	r3, [r1, #0]
 8009772:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009774:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009778:	4691      	mov	r9, r2
 800977a:	f023 0820 	bic.w	r8, r3, #32
 800977e:	bfbc      	itt	lt
 8009780:	4622      	movlt	r2, r4
 8009782:	4614      	movlt	r4, r2
 8009784:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009788:	d005      	beq.n	8009796 <__cvt+0x42>
 800978a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800978e:	d100      	bne.n	8009792 <__cvt+0x3e>
 8009790:	3601      	adds	r6, #1
 8009792:	2102      	movs	r1, #2
 8009794:	e000      	b.n	8009798 <__cvt+0x44>
 8009796:	2103      	movs	r1, #3
 8009798:	ab03      	add	r3, sp, #12
 800979a:	9301      	str	r3, [sp, #4]
 800979c:	ab02      	add	r3, sp, #8
 800979e:	9300      	str	r3, [sp, #0]
 80097a0:	ec45 4b10 	vmov	d0, r4, r5
 80097a4:	4653      	mov	r3, sl
 80097a6:	4632      	mov	r2, r6
 80097a8:	f000 fd0e 	bl	800a1c8 <_dtoa_r>
 80097ac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80097b0:	4607      	mov	r7, r0
 80097b2:	d102      	bne.n	80097ba <__cvt+0x66>
 80097b4:	f019 0f01 	tst.w	r9, #1
 80097b8:	d022      	beq.n	8009800 <__cvt+0xac>
 80097ba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80097be:	eb07 0906 	add.w	r9, r7, r6
 80097c2:	d110      	bne.n	80097e6 <__cvt+0x92>
 80097c4:	783b      	ldrb	r3, [r7, #0]
 80097c6:	2b30      	cmp	r3, #48	; 0x30
 80097c8:	d10a      	bne.n	80097e0 <__cvt+0x8c>
 80097ca:	2200      	movs	r2, #0
 80097cc:	2300      	movs	r3, #0
 80097ce:	4620      	mov	r0, r4
 80097d0:	4629      	mov	r1, r5
 80097d2:	f7f7 f999 	bl	8000b08 <__aeabi_dcmpeq>
 80097d6:	b918      	cbnz	r0, 80097e0 <__cvt+0x8c>
 80097d8:	f1c6 0601 	rsb	r6, r6, #1
 80097dc:	f8ca 6000 	str.w	r6, [sl]
 80097e0:	f8da 3000 	ldr.w	r3, [sl]
 80097e4:	4499      	add	r9, r3
 80097e6:	2200      	movs	r2, #0
 80097e8:	2300      	movs	r3, #0
 80097ea:	4620      	mov	r0, r4
 80097ec:	4629      	mov	r1, r5
 80097ee:	f7f7 f98b 	bl	8000b08 <__aeabi_dcmpeq>
 80097f2:	b108      	cbz	r0, 80097f8 <__cvt+0xa4>
 80097f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80097f8:	2230      	movs	r2, #48	; 0x30
 80097fa:	9b03      	ldr	r3, [sp, #12]
 80097fc:	454b      	cmp	r3, r9
 80097fe:	d307      	bcc.n	8009810 <__cvt+0xbc>
 8009800:	9b03      	ldr	r3, [sp, #12]
 8009802:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009804:	1bdb      	subs	r3, r3, r7
 8009806:	4638      	mov	r0, r7
 8009808:	6013      	str	r3, [r2, #0]
 800980a:	b004      	add	sp, #16
 800980c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009810:	1c59      	adds	r1, r3, #1
 8009812:	9103      	str	r1, [sp, #12]
 8009814:	701a      	strb	r2, [r3, #0]
 8009816:	e7f0      	b.n	80097fa <__cvt+0xa6>

08009818 <__exponent>:
 8009818:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800981a:	4603      	mov	r3, r0
 800981c:	2900      	cmp	r1, #0
 800981e:	bfb8      	it	lt
 8009820:	4249      	neglt	r1, r1
 8009822:	f803 2b02 	strb.w	r2, [r3], #2
 8009826:	bfb4      	ite	lt
 8009828:	222d      	movlt	r2, #45	; 0x2d
 800982a:	222b      	movge	r2, #43	; 0x2b
 800982c:	2909      	cmp	r1, #9
 800982e:	7042      	strb	r2, [r0, #1]
 8009830:	dd2a      	ble.n	8009888 <__exponent+0x70>
 8009832:	f10d 0407 	add.w	r4, sp, #7
 8009836:	46a4      	mov	ip, r4
 8009838:	270a      	movs	r7, #10
 800983a:	46a6      	mov	lr, r4
 800983c:	460a      	mov	r2, r1
 800983e:	fb91 f6f7 	sdiv	r6, r1, r7
 8009842:	fb07 1516 	mls	r5, r7, r6, r1
 8009846:	3530      	adds	r5, #48	; 0x30
 8009848:	2a63      	cmp	r2, #99	; 0x63
 800984a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800984e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009852:	4631      	mov	r1, r6
 8009854:	dcf1      	bgt.n	800983a <__exponent+0x22>
 8009856:	3130      	adds	r1, #48	; 0x30
 8009858:	f1ae 0502 	sub.w	r5, lr, #2
 800985c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009860:	1c44      	adds	r4, r0, #1
 8009862:	4629      	mov	r1, r5
 8009864:	4561      	cmp	r1, ip
 8009866:	d30a      	bcc.n	800987e <__exponent+0x66>
 8009868:	f10d 0209 	add.w	r2, sp, #9
 800986c:	eba2 020e 	sub.w	r2, r2, lr
 8009870:	4565      	cmp	r5, ip
 8009872:	bf88      	it	hi
 8009874:	2200      	movhi	r2, #0
 8009876:	4413      	add	r3, r2
 8009878:	1a18      	subs	r0, r3, r0
 800987a:	b003      	add	sp, #12
 800987c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800987e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009882:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009886:	e7ed      	b.n	8009864 <__exponent+0x4c>
 8009888:	2330      	movs	r3, #48	; 0x30
 800988a:	3130      	adds	r1, #48	; 0x30
 800988c:	7083      	strb	r3, [r0, #2]
 800988e:	70c1      	strb	r1, [r0, #3]
 8009890:	1d03      	adds	r3, r0, #4
 8009892:	e7f1      	b.n	8009878 <__exponent+0x60>

08009894 <_printf_float>:
 8009894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009898:	ed2d 8b02 	vpush	{d8}
 800989c:	b08d      	sub	sp, #52	; 0x34
 800989e:	460c      	mov	r4, r1
 80098a0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80098a4:	4616      	mov	r6, r2
 80098a6:	461f      	mov	r7, r3
 80098a8:	4605      	mov	r5, r0
 80098aa:	f001 fa7b 	bl	800ada4 <_localeconv_r>
 80098ae:	f8d0 a000 	ldr.w	sl, [r0]
 80098b2:	4650      	mov	r0, sl
 80098b4:	f7f6 fcac 	bl	8000210 <strlen>
 80098b8:	2300      	movs	r3, #0
 80098ba:	930a      	str	r3, [sp, #40]	; 0x28
 80098bc:	6823      	ldr	r3, [r4, #0]
 80098be:	9305      	str	r3, [sp, #20]
 80098c0:	f8d8 3000 	ldr.w	r3, [r8]
 80098c4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80098c8:	3307      	adds	r3, #7
 80098ca:	f023 0307 	bic.w	r3, r3, #7
 80098ce:	f103 0208 	add.w	r2, r3, #8
 80098d2:	f8c8 2000 	str.w	r2, [r8]
 80098d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098da:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80098de:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80098e2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80098e6:	9307      	str	r3, [sp, #28]
 80098e8:	f8cd 8018 	str.w	r8, [sp, #24]
 80098ec:	ee08 0a10 	vmov	s16, r0
 80098f0:	4b9f      	ldr	r3, [pc, #636]	; (8009b70 <_printf_float+0x2dc>)
 80098f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80098fa:	f7f7 f937 	bl	8000b6c <__aeabi_dcmpun>
 80098fe:	bb88      	cbnz	r0, 8009964 <_printf_float+0xd0>
 8009900:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009904:	4b9a      	ldr	r3, [pc, #616]	; (8009b70 <_printf_float+0x2dc>)
 8009906:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800990a:	f7f7 f911 	bl	8000b30 <__aeabi_dcmple>
 800990e:	bb48      	cbnz	r0, 8009964 <_printf_float+0xd0>
 8009910:	2200      	movs	r2, #0
 8009912:	2300      	movs	r3, #0
 8009914:	4640      	mov	r0, r8
 8009916:	4649      	mov	r1, r9
 8009918:	f7f7 f900 	bl	8000b1c <__aeabi_dcmplt>
 800991c:	b110      	cbz	r0, 8009924 <_printf_float+0x90>
 800991e:	232d      	movs	r3, #45	; 0x2d
 8009920:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009924:	4b93      	ldr	r3, [pc, #588]	; (8009b74 <_printf_float+0x2e0>)
 8009926:	4894      	ldr	r0, [pc, #592]	; (8009b78 <_printf_float+0x2e4>)
 8009928:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800992c:	bf94      	ite	ls
 800992e:	4698      	movls	r8, r3
 8009930:	4680      	movhi	r8, r0
 8009932:	2303      	movs	r3, #3
 8009934:	6123      	str	r3, [r4, #16]
 8009936:	9b05      	ldr	r3, [sp, #20]
 8009938:	f023 0204 	bic.w	r2, r3, #4
 800993c:	6022      	str	r2, [r4, #0]
 800993e:	f04f 0900 	mov.w	r9, #0
 8009942:	9700      	str	r7, [sp, #0]
 8009944:	4633      	mov	r3, r6
 8009946:	aa0b      	add	r2, sp, #44	; 0x2c
 8009948:	4621      	mov	r1, r4
 800994a:	4628      	mov	r0, r5
 800994c:	f000 f9d8 	bl	8009d00 <_printf_common>
 8009950:	3001      	adds	r0, #1
 8009952:	f040 8090 	bne.w	8009a76 <_printf_float+0x1e2>
 8009956:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800995a:	b00d      	add	sp, #52	; 0x34
 800995c:	ecbd 8b02 	vpop	{d8}
 8009960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009964:	4642      	mov	r2, r8
 8009966:	464b      	mov	r3, r9
 8009968:	4640      	mov	r0, r8
 800996a:	4649      	mov	r1, r9
 800996c:	f7f7 f8fe 	bl	8000b6c <__aeabi_dcmpun>
 8009970:	b140      	cbz	r0, 8009984 <_printf_float+0xf0>
 8009972:	464b      	mov	r3, r9
 8009974:	2b00      	cmp	r3, #0
 8009976:	bfbc      	itt	lt
 8009978:	232d      	movlt	r3, #45	; 0x2d
 800997a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800997e:	487f      	ldr	r0, [pc, #508]	; (8009b7c <_printf_float+0x2e8>)
 8009980:	4b7f      	ldr	r3, [pc, #508]	; (8009b80 <_printf_float+0x2ec>)
 8009982:	e7d1      	b.n	8009928 <_printf_float+0x94>
 8009984:	6863      	ldr	r3, [r4, #4]
 8009986:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800998a:	9206      	str	r2, [sp, #24]
 800998c:	1c5a      	adds	r2, r3, #1
 800998e:	d13f      	bne.n	8009a10 <_printf_float+0x17c>
 8009990:	2306      	movs	r3, #6
 8009992:	6063      	str	r3, [r4, #4]
 8009994:	9b05      	ldr	r3, [sp, #20]
 8009996:	6861      	ldr	r1, [r4, #4]
 8009998:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800999c:	2300      	movs	r3, #0
 800999e:	9303      	str	r3, [sp, #12]
 80099a0:	ab0a      	add	r3, sp, #40	; 0x28
 80099a2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80099a6:	ab09      	add	r3, sp, #36	; 0x24
 80099a8:	ec49 8b10 	vmov	d0, r8, r9
 80099ac:	9300      	str	r3, [sp, #0]
 80099ae:	6022      	str	r2, [r4, #0]
 80099b0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80099b4:	4628      	mov	r0, r5
 80099b6:	f7ff fecd 	bl	8009754 <__cvt>
 80099ba:	9b06      	ldr	r3, [sp, #24]
 80099bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80099be:	2b47      	cmp	r3, #71	; 0x47
 80099c0:	4680      	mov	r8, r0
 80099c2:	d108      	bne.n	80099d6 <_printf_float+0x142>
 80099c4:	1cc8      	adds	r0, r1, #3
 80099c6:	db02      	blt.n	80099ce <_printf_float+0x13a>
 80099c8:	6863      	ldr	r3, [r4, #4]
 80099ca:	4299      	cmp	r1, r3
 80099cc:	dd41      	ble.n	8009a52 <_printf_float+0x1be>
 80099ce:	f1ab 0b02 	sub.w	fp, fp, #2
 80099d2:	fa5f fb8b 	uxtb.w	fp, fp
 80099d6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80099da:	d820      	bhi.n	8009a1e <_printf_float+0x18a>
 80099dc:	3901      	subs	r1, #1
 80099de:	465a      	mov	r2, fp
 80099e0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80099e4:	9109      	str	r1, [sp, #36]	; 0x24
 80099e6:	f7ff ff17 	bl	8009818 <__exponent>
 80099ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099ec:	1813      	adds	r3, r2, r0
 80099ee:	2a01      	cmp	r2, #1
 80099f0:	4681      	mov	r9, r0
 80099f2:	6123      	str	r3, [r4, #16]
 80099f4:	dc02      	bgt.n	80099fc <_printf_float+0x168>
 80099f6:	6822      	ldr	r2, [r4, #0]
 80099f8:	07d2      	lsls	r2, r2, #31
 80099fa:	d501      	bpl.n	8009a00 <_printf_float+0x16c>
 80099fc:	3301      	adds	r3, #1
 80099fe:	6123      	str	r3, [r4, #16]
 8009a00:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d09c      	beq.n	8009942 <_printf_float+0xae>
 8009a08:	232d      	movs	r3, #45	; 0x2d
 8009a0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a0e:	e798      	b.n	8009942 <_printf_float+0xae>
 8009a10:	9a06      	ldr	r2, [sp, #24]
 8009a12:	2a47      	cmp	r2, #71	; 0x47
 8009a14:	d1be      	bne.n	8009994 <_printf_float+0x100>
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d1bc      	bne.n	8009994 <_printf_float+0x100>
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e7b9      	b.n	8009992 <_printf_float+0xfe>
 8009a1e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009a22:	d118      	bne.n	8009a56 <_printf_float+0x1c2>
 8009a24:	2900      	cmp	r1, #0
 8009a26:	6863      	ldr	r3, [r4, #4]
 8009a28:	dd0b      	ble.n	8009a42 <_printf_float+0x1ae>
 8009a2a:	6121      	str	r1, [r4, #16]
 8009a2c:	b913      	cbnz	r3, 8009a34 <_printf_float+0x1a0>
 8009a2e:	6822      	ldr	r2, [r4, #0]
 8009a30:	07d0      	lsls	r0, r2, #31
 8009a32:	d502      	bpl.n	8009a3a <_printf_float+0x1a6>
 8009a34:	3301      	adds	r3, #1
 8009a36:	440b      	add	r3, r1
 8009a38:	6123      	str	r3, [r4, #16]
 8009a3a:	65a1      	str	r1, [r4, #88]	; 0x58
 8009a3c:	f04f 0900 	mov.w	r9, #0
 8009a40:	e7de      	b.n	8009a00 <_printf_float+0x16c>
 8009a42:	b913      	cbnz	r3, 8009a4a <_printf_float+0x1b6>
 8009a44:	6822      	ldr	r2, [r4, #0]
 8009a46:	07d2      	lsls	r2, r2, #31
 8009a48:	d501      	bpl.n	8009a4e <_printf_float+0x1ba>
 8009a4a:	3302      	adds	r3, #2
 8009a4c:	e7f4      	b.n	8009a38 <_printf_float+0x1a4>
 8009a4e:	2301      	movs	r3, #1
 8009a50:	e7f2      	b.n	8009a38 <_printf_float+0x1a4>
 8009a52:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009a56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a58:	4299      	cmp	r1, r3
 8009a5a:	db05      	blt.n	8009a68 <_printf_float+0x1d4>
 8009a5c:	6823      	ldr	r3, [r4, #0]
 8009a5e:	6121      	str	r1, [r4, #16]
 8009a60:	07d8      	lsls	r0, r3, #31
 8009a62:	d5ea      	bpl.n	8009a3a <_printf_float+0x1a6>
 8009a64:	1c4b      	adds	r3, r1, #1
 8009a66:	e7e7      	b.n	8009a38 <_printf_float+0x1a4>
 8009a68:	2900      	cmp	r1, #0
 8009a6a:	bfd4      	ite	le
 8009a6c:	f1c1 0202 	rsble	r2, r1, #2
 8009a70:	2201      	movgt	r2, #1
 8009a72:	4413      	add	r3, r2
 8009a74:	e7e0      	b.n	8009a38 <_printf_float+0x1a4>
 8009a76:	6823      	ldr	r3, [r4, #0]
 8009a78:	055a      	lsls	r2, r3, #21
 8009a7a:	d407      	bmi.n	8009a8c <_printf_float+0x1f8>
 8009a7c:	6923      	ldr	r3, [r4, #16]
 8009a7e:	4642      	mov	r2, r8
 8009a80:	4631      	mov	r1, r6
 8009a82:	4628      	mov	r0, r5
 8009a84:	47b8      	blx	r7
 8009a86:	3001      	adds	r0, #1
 8009a88:	d12c      	bne.n	8009ae4 <_printf_float+0x250>
 8009a8a:	e764      	b.n	8009956 <_printf_float+0xc2>
 8009a8c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009a90:	f240 80e0 	bls.w	8009c54 <_printf_float+0x3c0>
 8009a94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a98:	2200      	movs	r2, #0
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	f7f7 f834 	bl	8000b08 <__aeabi_dcmpeq>
 8009aa0:	2800      	cmp	r0, #0
 8009aa2:	d034      	beq.n	8009b0e <_printf_float+0x27a>
 8009aa4:	4a37      	ldr	r2, [pc, #220]	; (8009b84 <_printf_float+0x2f0>)
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	4631      	mov	r1, r6
 8009aaa:	4628      	mov	r0, r5
 8009aac:	47b8      	blx	r7
 8009aae:	3001      	adds	r0, #1
 8009ab0:	f43f af51 	beq.w	8009956 <_printf_float+0xc2>
 8009ab4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	db02      	blt.n	8009ac2 <_printf_float+0x22e>
 8009abc:	6823      	ldr	r3, [r4, #0]
 8009abe:	07d8      	lsls	r0, r3, #31
 8009ac0:	d510      	bpl.n	8009ae4 <_printf_float+0x250>
 8009ac2:	ee18 3a10 	vmov	r3, s16
 8009ac6:	4652      	mov	r2, sl
 8009ac8:	4631      	mov	r1, r6
 8009aca:	4628      	mov	r0, r5
 8009acc:	47b8      	blx	r7
 8009ace:	3001      	adds	r0, #1
 8009ad0:	f43f af41 	beq.w	8009956 <_printf_float+0xc2>
 8009ad4:	f04f 0800 	mov.w	r8, #0
 8009ad8:	f104 091a 	add.w	r9, r4, #26
 8009adc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ade:	3b01      	subs	r3, #1
 8009ae0:	4543      	cmp	r3, r8
 8009ae2:	dc09      	bgt.n	8009af8 <_printf_float+0x264>
 8009ae4:	6823      	ldr	r3, [r4, #0]
 8009ae6:	079b      	lsls	r3, r3, #30
 8009ae8:	f100 8105 	bmi.w	8009cf6 <_printf_float+0x462>
 8009aec:	68e0      	ldr	r0, [r4, #12]
 8009aee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009af0:	4298      	cmp	r0, r3
 8009af2:	bfb8      	it	lt
 8009af4:	4618      	movlt	r0, r3
 8009af6:	e730      	b.n	800995a <_printf_float+0xc6>
 8009af8:	2301      	movs	r3, #1
 8009afa:	464a      	mov	r2, r9
 8009afc:	4631      	mov	r1, r6
 8009afe:	4628      	mov	r0, r5
 8009b00:	47b8      	blx	r7
 8009b02:	3001      	adds	r0, #1
 8009b04:	f43f af27 	beq.w	8009956 <_printf_float+0xc2>
 8009b08:	f108 0801 	add.w	r8, r8, #1
 8009b0c:	e7e6      	b.n	8009adc <_printf_float+0x248>
 8009b0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	dc39      	bgt.n	8009b88 <_printf_float+0x2f4>
 8009b14:	4a1b      	ldr	r2, [pc, #108]	; (8009b84 <_printf_float+0x2f0>)
 8009b16:	2301      	movs	r3, #1
 8009b18:	4631      	mov	r1, r6
 8009b1a:	4628      	mov	r0, r5
 8009b1c:	47b8      	blx	r7
 8009b1e:	3001      	adds	r0, #1
 8009b20:	f43f af19 	beq.w	8009956 <_printf_float+0xc2>
 8009b24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009b28:	4313      	orrs	r3, r2
 8009b2a:	d102      	bne.n	8009b32 <_printf_float+0x29e>
 8009b2c:	6823      	ldr	r3, [r4, #0]
 8009b2e:	07d9      	lsls	r1, r3, #31
 8009b30:	d5d8      	bpl.n	8009ae4 <_printf_float+0x250>
 8009b32:	ee18 3a10 	vmov	r3, s16
 8009b36:	4652      	mov	r2, sl
 8009b38:	4631      	mov	r1, r6
 8009b3a:	4628      	mov	r0, r5
 8009b3c:	47b8      	blx	r7
 8009b3e:	3001      	adds	r0, #1
 8009b40:	f43f af09 	beq.w	8009956 <_printf_float+0xc2>
 8009b44:	f04f 0900 	mov.w	r9, #0
 8009b48:	f104 0a1a 	add.w	sl, r4, #26
 8009b4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b4e:	425b      	negs	r3, r3
 8009b50:	454b      	cmp	r3, r9
 8009b52:	dc01      	bgt.n	8009b58 <_printf_float+0x2c4>
 8009b54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b56:	e792      	b.n	8009a7e <_printf_float+0x1ea>
 8009b58:	2301      	movs	r3, #1
 8009b5a:	4652      	mov	r2, sl
 8009b5c:	4631      	mov	r1, r6
 8009b5e:	4628      	mov	r0, r5
 8009b60:	47b8      	blx	r7
 8009b62:	3001      	adds	r0, #1
 8009b64:	f43f aef7 	beq.w	8009956 <_printf_float+0xc2>
 8009b68:	f109 0901 	add.w	r9, r9, #1
 8009b6c:	e7ee      	b.n	8009b4c <_printf_float+0x2b8>
 8009b6e:	bf00      	nop
 8009b70:	7fefffff 	.word	0x7fefffff
 8009b74:	0800c650 	.word	0x0800c650
 8009b78:	0800c654 	.word	0x0800c654
 8009b7c:	0800c65c 	.word	0x0800c65c
 8009b80:	0800c658 	.word	0x0800c658
 8009b84:	0800c660 	.word	0x0800c660
 8009b88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009b8c:	429a      	cmp	r2, r3
 8009b8e:	bfa8      	it	ge
 8009b90:	461a      	movge	r2, r3
 8009b92:	2a00      	cmp	r2, #0
 8009b94:	4691      	mov	r9, r2
 8009b96:	dc37      	bgt.n	8009c08 <_printf_float+0x374>
 8009b98:	f04f 0b00 	mov.w	fp, #0
 8009b9c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ba0:	f104 021a 	add.w	r2, r4, #26
 8009ba4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009ba6:	9305      	str	r3, [sp, #20]
 8009ba8:	eba3 0309 	sub.w	r3, r3, r9
 8009bac:	455b      	cmp	r3, fp
 8009bae:	dc33      	bgt.n	8009c18 <_printf_float+0x384>
 8009bb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009bb4:	429a      	cmp	r2, r3
 8009bb6:	db3b      	blt.n	8009c30 <_printf_float+0x39c>
 8009bb8:	6823      	ldr	r3, [r4, #0]
 8009bba:	07da      	lsls	r2, r3, #31
 8009bbc:	d438      	bmi.n	8009c30 <_printf_float+0x39c>
 8009bbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bc0:	9a05      	ldr	r2, [sp, #20]
 8009bc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009bc4:	1a9a      	subs	r2, r3, r2
 8009bc6:	eba3 0901 	sub.w	r9, r3, r1
 8009bca:	4591      	cmp	r9, r2
 8009bcc:	bfa8      	it	ge
 8009bce:	4691      	movge	r9, r2
 8009bd0:	f1b9 0f00 	cmp.w	r9, #0
 8009bd4:	dc35      	bgt.n	8009c42 <_printf_float+0x3ae>
 8009bd6:	f04f 0800 	mov.w	r8, #0
 8009bda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009bde:	f104 0a1a 	add.w	sl, r4, #26
 8009be2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009be6:	1a9b      	subs	r3, r3, r2
 8009be8:	eba3 0309 	sub.w	r3, r3, r9
 8009bec:	4543      	cmp	r3, r8
 8009bee:	f77f af79 	ble.w	8009ae4 <_printf_float+0x250>
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	4652      	mov	r2, sl
 8009bf6:	4631      	mov	r1, r6
 8009bf8:	4628      	mov	r0, r5
 8009bfa:	47b8      	blx	r7
 8009bfc:	3001      	adds	r0, #1
 8009bfe:	f43f aeaa 	beq.w	8009956 <_printf_float+0xc2>
 8009c02:	f108 0801 	add.w	r8, r8, #1
 8009c06:	e7ec      	b.n	8009be2 <_printf_float+0x34e>
 8009c08:	4613      	mov	r3, r2
 8009c0a:	4631      	mov	r1, r6
 8009c0c:	4642      	mov	r2, r8
 8009c0e:	4628      	mov	r0, r5
 8009c10:	47b8      	blx	r7
 8009c12:	3001      	adds	r0, #1
 8009c14:	d1c0      	bne.n	8009b98 <_printf_float+0x304>
 8009c16:	e69e      	b.n	8009956 <_printf_float+0xc2>
 8009c18:	2301      	movs	r3, #1
 8009c1a:	4631      	mov	r1, r6
 8009c1c:	4628      	mov	r0, r5
 8009c1e:	9205      	str	r2, [sp, #20]
 8009c20:	47b8      	blx	r7
 8009c22:	3001      	adds	r0, #1
 8009c24:	f43f ae97 	beq.w	8009956 <_printf_float+0xc2>
 8009c28:	9a05      	ldr	r2, [sp, #20]
 8009c2a:	f10b 0b01 	add.w	fp, fp, #1
 8009c2e:	e7b9      	b.n	8009ba4 <_printf_float+0x310>
 8009c30:	ee18 3a10 	vmov	r3, s16
 8009c34:	4652      	mov	r2, sl
 8009c36:	4631      	mov	r1, r6
 8009c38:	4628      	mov	r0, r5
 8009c3a:	47b8      	blx	r7
 8009c3c:	3001      	adds	r0, #1
 8009c3e:	d1be      	bne.n	8009bbe <_printf_float+0x32a>
 8009c40:	e689      	b.n	8009956 <_printf_float+0xc2>
 8009c42:	9a05      	ldr	r2, [sp, #20]
 8009c44:	464b      	mov	r3, r9
 8009c46:	4442      	add	r2, r8
 8009c48:	4631      	mov	r1, r6
 8009c4a:	4628      	mov	r0, r5
 8009c4c:	47b8      	blx	r7
 8009c4e:	3001      	adds	r0, #1
 8009c50:	d1c1      	bne.n	8009bd6 <_printf_float+0x342>
 8009c52:	e680      	b.n	8009956 <_printf_float+0xc2>
 8009c54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c56:	2a01      	cmp	r2, #1
 8009c58:	dc01      	bgt.n	8009c5e <_printf_float+0x3ca>
 8009c5a:	07db      	lsls	r3, r3, #31
 8009c5c:	d538      	bpl.n	8009cd0 <_printf_float+0x43c>
 8009c5e:	2301      	movs	r3, #1
 8009c60:	4642      	mov	r2, r8
 8009c62:	4631      	mov	r1, r6
 8009c64:	4628      	mov	r0, r5
 8009c66:	47b8      	blx	r7
 8009c68:	3001      	adds	r0, #1
 8009c6a:	f43f ae74 	beq.w	8009956 <_printf_float+0xc2>
 8009c6e:	ee18 3a10 	vmov	r3, s16
 8009c72:	4652      	mov	r2, sl
 8009c74:	4631      	mov	r1, r6
 8009c76:	4628      	mov	r0, r5
 8009c78:	47b8      	blx	r7
 8009c7a:	3001      	adds	r0, #1
 8009c7c:	f43f ae6b 	beq.w	8009956 <_printf_float+0xc2>
 8009c80:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c84:	2200      	movs	r2, #0
 8009c86:	2300      	movs	r3, #0
 8009c88:	f7f6 ff3e 	bl	8000b08 <__aeabi_dcmpeq>
 8009c8c:	b9d8      	cbnz	r0, 8009cc6 <_printf_float+0x432>
 8009c8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c90:	f108 0201 	add.w	r2, r8, #1
 8009c94:	3b01      	subs	r3, #1
 8009c96:	4631      	mov	r1, r6
 8009c98:	4628      	mov	r0, r5
 8009c9a:	47b8      	blx	r7
 8009c9c:	3001      	adds	r0, #1
 8009c9e:	d10e      	bne.n	8009cbe <_printf_float+0x42a>
 8009ca0:	e659      	b.n	8009956 <_printf_float+0xc2>
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	4652      	mov	r2, sl
 8009ca6:	4631      	mov	r1, r6
 8009ca8:	4628      	mov	r0, r5
 8009caa:	47b8      	blx	r7
 8009cac:	3001      	adds	r0, #1
 8009cae:	f43f ae52 	beq.w	8009956 <_printf_float+0xc2>
 8009cb2:	f108 0801 	add.w	r8, r8, #1
 8009cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cb8:	3b01      	subs	r3, #1
 8009cba:	4543      	cmp	r3, r8
 8009cbc:	dcf1      	bgt.n	8009ca2 <_printf_float+0x40e>
 8009cbe:	464b      	mov	r3, r9
 8009cc0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009cc4:	e6dc      	b.n	8009a80 <_printf_float+0x1ec>
 8009cc6:	f04f 0800 	mov.w	r8, #0
 8009cca:	f104 0a1a 	add.w	sl, r4, #26
 8009cce:	e7f2      	b.n	8009cb6 <_printf_float+0x422>
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	4642      	mov	r2, r8
 8009cd4:	e7df      	b.n	8009c96 <_printf_float+0x402>
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	464a      	mov	r2, r9
 8009cda:	4631      	mov	r1, r6
 8009cdc:	4628      	mov	r0, r5
 8009cde:	47b8      	blx	r7
 8009ce0:	3001      	adds	r0, #1
 8009ce2:	f43f ae38 	beq.w	8009956 <_printf_float+0xc2>
 8009ce6:	f108 0801 	add.w	r8, r8, #1
 8009cea:	68e3      	ldr	r3, [r4, #12]
 8009cec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009cee:	1a5b      	subs	r3, r3, r1
 8009cf0:	4543      	cmp	r3, r8
 8009cf2:	dcf0      	bgt.n	8009cd6 <_printf_float+0x442>
 8009cf4:	e6fa      	b.n	8009aec <_printf_float+0x258>
 8009cf6:	f04f 0800 	mov.w	r8, #0
 8009cfa:	f104 0919 	add.w	r9, r4, #25
 8009cfe:	e7f4      	b.n	8009cea <_printf_float+0x456>

08009d00 <_printf_common>:
 8009d00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d04:	4616      	mov	r6, r2
 8009d06:	4699      	mov	r9, r3
 8009d08:	688a      	ldr	r2, [r1, #8]
 8009d0a:	690b      	ldr	r3, [r1, #16]
 8009d0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009d10:	4293      	cmp	r3, r2
 8009d12:	bfb8      	it	lt
 8009d14:	4613      	movlt	r3, r2
 8009d16:	6033      	str	r3, [r6, #0]
 8009d18:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009d1c:	4607      	mov	r7, r0
 8009d1e:	460c      	mov	r4, r1
 8009d20:	b10a      	cbz	r2, 8009d26 <_printf_common+0x26>
 8009d22:	3301      	adds	r3, #1
 8009d24:	6033      	str	r3, [r6, #0]
 8009d26:	6823      	ldr	r3, [r4, #0]
 8009d28:	0699      	lsls	r1, r3, #26
 8009d2a:	bf42      	ittt	mi
 8009d2c:	6833      	ldrmi	r3, [r6, #0]
 8009d2e:	3302      	addmi	r3, #2
 8009d30:	6033      	strmi	r3, [r6, #0]
 8009d32:	6825      	ldr	r5, [r4, #0]
 8009d34:	f015 0506 	ands.w	r5, r5, #6
 8009d38:	d106      	bne.n	8009d48 <_printf_common+0x48>
 8009d3a:	f104 0a19 	add.w	sl, r4, #25
 8009d3e:	68e3      	ldr	r3, [r4, #12]
 8009d40:	6832      	ldr	r2, [r6, #0]
 8009d42:	1a9b      	subs	r3, r3, r2
 8009d44:	42ab      	cmp	r3, r5
 8009d46:	dc26      	bgt.n	8009d96 <_printf_common+0x96>
 8009d48:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009d4c:	1e13      	subs	r3, r2, #0
 8009d4e:	6822      	ldr	r2, [r4, #0]
 8009d50:	bf18      	it	ne
 8009d52:	2301      	movne	r3, #1
 8009d54:	0692      	lsls	r2, r2, #26
 8009d56:	d42b      	bmi.n	8009db0 <_printf_common+0xb0>
 8009d58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009d5c:	4649      	mov	r1, r9
 8009d5e:	4638      	mov	r0, r7
 8009d60:	47c0      	blx	r8
 8009d62:	3001      	adds	r0, #1
 8009d64:	d01e      	beq.n	8009da4 <_printf_common+0xa4>
 8009d66:	6823      	ldr	r3, [r4, #0]
 8009d68:	68e5      	ldr	r5, [r4, #12]
 8009d6a:	6832      	ldr	r2, [r6, #0]
 8009d6c:	f003 0306 	and.w	r3, r3, #6
 8009d70:	2b04      	cmp	r3, #4
 8009d72:	bf08      	it	eq
 8009d74:	1aad      	subeq	r5, r5, r2
 8009d76:	68a3      	ldr	r3, [r4, #8]
 8009d78:	6922      	ldr	r2, [r4, #16]
 8009d7a:	bf0c      	ite	eq
 8009d7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d80:	2500      	movne	r5, #0
 8009d82:	4293      	cmp	r3, r2
 8009d84:	bfc4      	itt	gt
 8009d86:	1a9b      	subgt	r3, r3, r2
 8009d88:	18ed      	addgt	r5, r5, r3
 8009d8a:	2600      	movs	r6, #0
 8009d8c:	341a      	adds	r4, #26
 8009d8e:	42b5      	cmp	r5, r6
 8009d90:	d11a      	bne.n	8009dc8 <_printf_common+0xc8>
 8009d92:	2000      	movs	r0, #0
 8009d94:	e008      	b.n	8009da8 <_printf_common+0xa8>
 8009d96:	2301      	movs	r3, #1
 8009d98:	4652      	mov	r2, sl
 8009d9a:	4649      	mov	r1, r9
 8009d9c:	4638      	mov	r0, r7
 8009d9e:	47c0      	blx	r8
 8009da0:	3001      	adds	r0, #1
 8009da2:	d103      	bne.n	8009dac <_printf_common+0xac>
 8009da4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dac:	3501      	adds	r5, #1
 8009dae:	e7c6      	b.n	8009d3e <_printf_common+0x3e>
 8009db0:	18e1      	adds	r1, r4, r3
 8009db2:	1c5a      	adds	r2, r3, #1
 8009db4:	2030      	movs	r0, #48	; 0x30
 8009db6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009dba:	4422      	add	r2, r4
 8009dbc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009dc0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009dc4:	3302      	adds	r3, #2
 8009dc6:	e7c7      	b.n	8009d58 <_printf_common+0x58>
 8009dc8:	2301      	movs	r3, #1
 8009dca:	4622      	mov	r2, r4
 8009dcc:	4649      	mov	r1, r9
 8009dce:	4638      	mov	r0, r7
 8009dd0:	47c0      	blx	r8
 8009dd2:	3001      	adds	r0, #1
 8009dd4:	d0e6      	beq.n	8009da4 <_printf_common+0xa4>
 8009dd6:	3601      	adds	r6, #1
 8009dd8:	e7d9      	b.n	8009d8e <_printf_common+0x8e>
	...

08009ddc <_printf_i>:
 8009ddc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009de0:	7e0f      	ldrb	r7, [r1, #24]
 8009de2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009de4:	2f78      	cmp	r7, #120	; 0x78
 8009de6:	4691      	mov	r9, r2
 8009de8:	4680      	mov	r8, r0
 8009dea:	460c      	mov	r4, r1
 8009dec:	469a      	mov	sl, r3
 8009dee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009df2:	d807      	bhi.n	8009e04 <_printf_i+0x28>
 8009df4:	2f62      	cmp	r7, #98	; 0x62
 8009df6:	d80a      	bhi.n	8009e0e <_printf_i+0x32>
 8009df8:	2f00      	cmp	r7, #0
 8009dfa:	f000 80d8 	beq.w	8009fae <_printf_i+0x1d2>
 8009dfe:	2f58      	cmp	r7, #88	; 0x58
 8009e00:	f000 80a3 	beq.w	8009f4a <_printf_i+0x16e>
 8009e04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009e0c:	e03a      	b.n	8009e84 <_printf_i+0xa8>
 8009e0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009e12:	2b15      	cmp	r3, #21
 8009e14:	d8f6      	bhi.n	8009e04 <_printf_i+0x28>
 8009e16:	a101      	add	r1, pc, #4	; (adr r1, 8009e1c <_printf_i+0x40>)
 8009e18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e1c:	08009e75 	.word	0x08009e75
 8009e20:	08009e89 	.word	0x08009e89
 8009e24:	08009e05 	.word	0x08009e05
 8009e28:	08009e05 	.word	0x08009e05
 8009e2c:	08009e05 	.word	0x08009e05
 8009e30:	08009e05 	.word	0x08009e05
 8009e34:	08009e89 	.word	0x08009e89
 8009e38:	08009e05 	.word	0x08009e05
 8009e3c:	08009e05 	.word	0x08009e05
 8009e40:	08009e05 	.word	0x08009e05
 8009e44:	08009e05 	.word	0x08009e05
 8009e48:	08009f95 	.word	0x08009f95
 8009e4c:	08009eb9 	.word	0x08009eb9
 8009e50:	08009f77 	.word	0x08009f77
 8009e54:	08009e05 	.word	0x08009e05
 8009e58:	08009e05 	.word	0x08009e05
 8009e5c:	08009fb7 	.word	0x08009fb7
 8009e60:	08009e05 	.word	0x08009e05
 8009e64:	08009eb9 	.word	0x08009eb9
 8009e68:	08009e05 	.word	0x08009e05
 8009e6c:	08009e05 	.word	0x08009e05
 8009e70:	08009f7f 	.word	0x08009f7f
 8009e74:	682b      	ldr	r3, [r5, #0]
 8009e76:	1d1a      	adds	r2, r3, #4
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	602a      	str	r2, [r5, #0]
 8009e7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009e84:	2301      	movs	r3, #1
 8009e86:	e0a3      	b.n	8009fd0 <_printf_i+0x1f4>
 8009e88:	6820      	ldr	r0, [r4, #0]
 8009e8a:	6829      	ldr	r1, [r5, #0]
 8009e8c:	0606      	lsls	r6, r0, #24
 8009e8e:	f101 0304 	add.w	r3, r1, #4
 8009e92:	d50a      	bpl.n	8009eaa <_printf_i+0xce>
 8009e94:	680e      	ldr	r6, [r1, #0]
 8009e96:	602b      	str	r3, [r5, #0]
 8009e98:	2e00      	cmp	r6, #0
 8009e9a:	da03      	bge.n	8009ea4 <_printf_i+0xc8>
 8009e9c:	232d      	movs	r3, #45	; 0x2d
 8009e9e:	4276      	negs	r6, r6
 8009ea0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ea4:	485e      	ldr	r0, [pc, #376]	; (800a020 <_printf_i+0x244>)
 8009ea6:	230a      	movs	r3, #10
 8009ea8:	e019      	b.n	8009ede <_printf_i+0x102>
 8009eaa:	680e      	ldr	r6, [r1, #0]
 8009eac:	602b      	str	r3, [r5, #0]
 8009eae:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009eb2:	bf18      	it	ne
 8009eb4:	b236      	sxthne	r6, r6
 8009eb6:	e7ef      	b.n	8009e98 <_printf_i+0xbc>
 8009eb8:	682b      	ldr	r3, [r5, #0]
 8009eba:	6820      	ldr	r0, [r4, #0]
 8009ebc:	1d19      	adds	r1, r3, #4
 8009ebe:	6029      	str	r1, [r5, #0]
 8009ec0:	0601      	lsls	r1, r0, #24
 8009ec2:	d501      	bpl.n	8009ec8 <_printf_i+0xec>
 8009ec4:	681e      	ldr	r6, [r3, #0]
 8009ec6:	e002      	b.n	8009ece <_printf_i+0xf2>
 8009ec8:	0646      	lsls	r6, r0, #25
 8009eca:	d5fb      	bpl.n	8009ec4 <_printf_i+0xe8>
 8009ecc:	881e      	ldrh	r6, [r3, #0]
 8009ece:	4854      	ldr	r0, [pc, #336]	; (800a020 <_printf_i+0x244>)
 8009ed0:	2f6f      	cmp	r7, #111	; 0x6f
 8009ed2:	bf0c      	ite	eq
 8009ed4:	2308      	moveq	r3, #8
 8009ed6:	230a      	movne	r3, #10
 8009ed8:	2100      	movs	r1, #0
 8009eda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ede:	6865      	ldr	r5, [r4, #4]
 8009ee0:	60a5      	str	r5, [r4, #8]
 8009ee2:	2d00      	cmp	r5, #0
 8009ee4:	bfa2      	ittt	ge
 8009ee6:	6821      	ldrge	r1, [r4, #0]
 8009ee8:	f021 0104 	bicge.w	r1, r1, #4
 8009eec:	6021      	strge	r1, [r4, #0]
 8009eee:	b90e      	cbnz	r6, 8009ef4 <_printf_i+0x118>
 8009ef0:	2d00      	cmp	r5, #0
 8009ef2:	d04d      	beq.n	8009f90 <_printf_i+0x1b4>
 8009ef4:	4615      	mov	r5, r2
 8009ef6:	fbb6 f1f3 	udiv	r1, r6, r3
 8009efa:	fb03 6711 	mls	r7, r3, r1, r6
 8009efe:	5dc7      	ldrb	r7, [r0, r7]
 8009f00:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009f04:	4637      	mov	r7, r6
 8009f06:	42bb      	cmp	r3, r7
 8009f08:	460e      	mov	r6, r1
 8009f0a:	d9f4      	bls.n	8009ef6 <_printf_i+0x11a>
 8009f0c:	2b08      	cmp	r3, #8
 8009f0e:	d10b      	bne.n	8009f28 <_printf_i+0x14c>
 8009f10:	6823      	ldr	r3, [r4, #0]
 8009f12:	07de      	lsls	r6, r3, #31
 8009f14:	d508      	bpl.n	8009f28 <_printf_i+0x14c>
 8009f16:	6923      	ldr	r3, [r4, #16]
 8009f18:	6861      	ldr	r1, [r4, #4]
 8009f1a:	4299      	cmp	r1, r3
 8009f1c:	bfde      	ittt	le
 8009f1e:	2330      	movle	r3, #48	; 0x30
 8009f20:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009f24:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009f28:	1b52      	subs	r2, r2, r5
 8009f2a:	6122      	str	r2, [r4, #16]
 8009f2c:	f8cd a000 	str.w	sl, [sp]
 8009f30:	464b      	mov	r3, r9
 8009f32:	aa03      	add	r2, sp, #12
 8009f34:	4621      	mov	r1, r4
 8009f36:	4640      	mov	r0, r8
 8009f38:	f7ff fee2 	bl	8009d00 <_printf_common>
 8009f3c:	3001      	adds	r0, #1
 8009f3e:	d14c      	bne.n	8009fda <_printf_i+0x1fe>
 8009f40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009f44:	b004      	add	sp, #16
 8009f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f4a:	4835      	ldr	r0, [pc, #212]	; (800a020 <_printf_i+0x244>)
 8009f4c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009f50:	6829      	ldr	r1, [r5, #0]
 8009f52:	6823      	ldr	r3, [r4, #0]
 8009f54:	f851 6b04 	ldr.w	r6, [r1], #4
 8009f58:	6029      	str	r1, [r5, #0]
 8009f5a:	061d      	lsls	r5, r3, #24
 8009f5c:	d514      	bpl.n	8009f88 <_printf_i+0x1ac>
 8009f5e:	07df      	lsls	r7, r3, #31
 8009f60:	bf44      	itt	mi
 8009f62:	f043 0320 	orrmi.w	r3, r3, #32
 8009f66:	6023      	strmi	r3, [r4, #0]
 8009f68:	b91e      	cbnz	r6, 8009f72 <_printf_i+0x196>
 8009f6a:	6823      	ldr	r3, [r4, #0]
 8009f6c:	f023 0320 	bic.w	r3, r3, #32
 8009f70:	6023      	str	r3, [r4, #0]
 8009f72:	2310      	movs	r3, #16
 8009f74:	e7b0      	b.n	8009ed8 <_printf_i+0xfc>
 8009f76:	6823      	ldr	r3, [r4, #0]
 8009f78:	f043 0320 	orr.w	r3, r3, #32
 8009f7c:	6023      	str	r3, [r4, #0]
 8009f7e:	2378      	movs	r3, #120	; 0x78
 8009f80:	4828      	ldr	r0, [pc, #160]	; (800a024 <_printf_i+0x248>)
 8009f82:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009f86:	e7e3      	b.n	8009f50 <_printf_i+0x174>
 8009f88:	0659      	lsls	r1, r3, #25
 8009f8a:	bf48      	it	mi
 8009f8c:	b2b6      	uxthmi	r6, r6
 8009f8e:	e7e6      	b.n	8009f5e <_printf_i+0x182>
 8009f90:	4615      	mov	r5, r2
 8009f92:	e7bb      	b.n	8009f0c <_printf_i+0x130>
 8009f94:	682b      	ldr	r3, [r5, #0]
 8009f96:	6826      	ldr	r6, [r4, #0]
 8009f98:	6961      	ldr	r1, [r4, #20]
 8009f9a:	1d18      	adds	r0, r3, #4
 8009f9c:	6028      	str	r0, [r5, #0]
 8009f9e:	0635      	lsls	r5, r6, #24
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	d501      	bpl.n	8009fa8 <_printf_i+0x1cc>
 8009fa4:	6019      	str	r1, [r3, #0]
 8009fa6:	e002      	b.n	8009fae <_printf_i+0x1d2>
 8009fa8:	0670      	lsls	r0, r6, #25
 8009faa:	d5fb      	bpl.n	8009fa4 <_printf_i+0x1c8>
 8009fac:	8019      	strh	r1, [r3, #0]
 8009fae:	2300      	movs	r3, #0
 8009fb0:	6123      	str	r3, [r4, #16]
 8009fb2:	4615      	mov	r5, r2
 8009fb4:	e7ba      	b.n	8009f2c <_printf_i+0x150>
 8009fb6:	682b      	ldr	r3, [r5, #0]
 8009fb8:	1d1a      	adds	r2, r3, #4
 8009fba:	602a      	str	r2, [r5, #0]
 8009fbc:	681d      	ldr	r5, [r3, #0]
 8009fbe:	6862      	ldr	r2, [r4, #4]
 8009fc0:	2100      	movs	r1, #0
 8009fc2:	4628      	mov	r0, r5
 8009fc4:	f7f6 f92c 	bl	8000220 <memchr>
 8009fc8:	b108      	cbz	r0, 8009fce <_printf_i+0x1f2>
 8009fca:	1b40      	subs	r0, r0, r5
 8009fcc:	6060      	str	r0, [r4, #4]
 8009fce:	6863      	ldr	r3, [r4, #4]
 8009fd0:	6123      	str	r3, [r4, #16]
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fd8:	e7a8      	b.n	8009f2c <_printf_i+0x150>
 8009fda:	6923      	ldr	r3, [r4, #16]
 8009fdc:	462a      	mov	r2, r5
 8009fde:	4649      	mov	r1, r9
 8009fe0:	4640      	mov	r0, r8
 8009fe2:	47d0      	blx	sl
 8009fe4:	3001      	adds	r0, #1
 8009fe6:	d0ab      	beq.n	8009f40 <_printf_i+0x164>
 8009fe8:	6823      	ldr	r3, [r4, #0]
 8009fea:	079b      	lsls	r3, r3, #30
 8009fec:	d413      	bmi.n	800a016 <_printf_i+0x23a>
 8009fee:	68e0      	ldr	r0, [r4, #12]
 8009ff0:	9b03      	ldr	r3, [sp, #12]
 8009ff2:	4298      	cmp	r0, r3
 8009ff4:	bfb8      	it	lt
 8009ff6:	4618      	movlt	r0, r3
 8009ff8:	e7a4      	b.n	8009f44 <_printf_i+0x168>
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	4632      	mov	r2, r6
 8009ffe:	4649      	mov	r1, r9
 800a000:	4640      	mov	r0, r8
 800a002:	47d0      	blx	sl
 800a004:	3001      	adds	r0, #1
 800a006:	d09b      	beq.n	8009f40 <_printf_i+0x164>
 800a008:	3501      	adds	r5, #1
 800a00a:	68e3      	ldr	r3, [r4, #12]
 800a00c:	9903      	ldr	r1, [sp, #12]
 800a00e:	1a5b      	subs	r3, r3, r1
 800a010:	42ab      	cmp	r3, r5
 800a012:	dcf2      	bgt.n	8009ffa <_printf_i+0x21e>
 800a014:	e7eb      	b.n	8009fee <_printf_i+0x212>
 800a016:	2500      	movs	r5, #0
 800a018:	f104 0619 	add.w	r6, r4, #25
 800a01c:	e7f5      	b.n	800a00a <_printf_i+0x22e>
 800a01e:	bf00      	nop
 800a020:	0800c662 	.word	0x0800c662
 800a024:	0800c673 	.word	0x0800c673

0800a028 <_sbrk_r>:
 800a028:	b538      	push	{r3, r4, r5, lr}
 800a02a:	4d06      	ldr	r5, [pc, #24]	; (800a044 <_sbrk_r+0x1c>)
 800a02c:	2300      	movs	r3, #0
 800a02e:	4604      	mov	r4, r0
 800a030:	4608      	mov	r0, r1
 800a032:	602b      	str	r3, [r5, #0]
 800a034:	f7fa feac 	bl	8004d90 <_sbrk>
 800a038:	1c43      	adds	r3, r0, #1
 800a03a:	d102      	bne.n	800a042 <_sbrk_r+0x1a>
 800a03c:	682b      	ldr	r3, [r5, #0]
 800a03e:	b103      	cbz	r3, 800a042 <_sbrk_r+0x1a>
 800a040:	6023      	str	r3, [r4, #0]
 800a042:	bd38      	pop	{r3, r4, r5, pc}
 800a044:	20002b24 	.word	0x20002b24

0800a048 <siprintf>:
 800a048:	b40e      	push	{r1, r2, r3}
 800a04a:	b500      	push	{lr}
 800a04c:	b09c      	sub	sp, #112	; 0x70
 800a04e:	ab1d      	add	r3, sp, #116	; 0x74
 800a050:	9002      	str	r0, [sp, #8]
 800a052:	9006      	str	r0, [sp, #24]
 800a054:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a058:	4809      	ldr	r0, [pc, #36]	; (800a080 <siprintf+0x38>)
 800a05a:	9107      	str	r1, [sp, #28]
 800a05c:	9104      	str	r1, [sp, #16]
 800a05e:	4909      	ldr	r1, [pc, #36]	; (800a084 <siprintf+0x3c>)
 800a060:	f853 2b04 	ldr.w	r2, [r3], #4
 800a064:	9105      	str	r1, [sp, #20]
 800a066:	6800      	ldr	r0, [r0, #0]
 800a068:	9301      	str	r3, [sp, #4]
 800a06a:	a902      	add	r1, sp, #8
 800a06c:	f001 faae 	bl	800b5cc <_svfiprintf_r>
 800a070:	9b02      	ldr	r3, [sp, #8]
 800a072:	2200      	movs	r2, #0
 800a074:	701a      	strb	r2, [r3, #0]
 800a076:	b01c      	add	sp, #112	; 0x70
 800a078:	f85d eb04 	ldr.w	lr, [sp], #4
 800a07c:	b003      	add	sp, #12
 800a07e:	4770      	bx	lr
 800a080:	200023fc 	.word	0x200023fc
 800a084:	ffff0208 	.word	0xffff0208

0800a088 <strncat>:
 800a088:	b530      	push	{r4, r5, lr}
 800a08a:	4604      	mov	r4, r0
 800a08c:	7825      	ldrb	r5, [r4, #0]
 800a08e:	4623      	mov	r3, r4
 800a090:	3401      	adds	r4, #1
 800a092:	2d00      	cmp	r5, #0
 800a094:	d1fa      	bne.n	800a08c <strncat+0x4>
 800a096:	3a01      	subs	r2, #1
 800a098:	d304      	bcc.n	800a0a4 <strncat+0x1c>
 800a09a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a09e:	f803 4b01 	strb.w	r4, [r3], #1
 800a0a2:	b904      	cbnz	r4, 800a0a6 <strncat+0x1e>
 800a0a4:	bd30      	pop	{r4, r5, pc}
 800a0a6:	2a00      	cmp	r2, #0
 800a0a8:	d1f5      	bne.n	800a096 <strncat+0xe>
 800a0aa:	701a      	strb	r2, [r3, #0]
 800a0ac:	e7f3      	b.n	800a096 <strncat+0xe>

0800a0ae <quorem>:
 800a0ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0b2:	6903      	ldr	r3, [r0, #16]
 800a0b4:	690c      	ldr	r4, [r1, #16]
 800a0b6:	42a3      	cmp	r3, r4
 800a0b8:	4607      	mov	r7, r0
 800a0ba:	f2c0 8081 	blt.w	800a1c0 <quorem+0x112>
 800a0be:	3c01      	subs	r4, #1
 800a0c0:	f101 0814 	add.w	r8, r1, #20
 800a0c4:	f100 0514 	add.w	r5, r0, #20
 800a0c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a0cc:	9301      	str	r3, [sp, #4]
 800a0ce:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a0d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a0d6:	3301      	adds	r3, #1
 800a0d8:	429a      	cmp	r2, r3
 800a0da:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a0de:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a0e2:	fbb2 f6f3 	udiv	r6, r2, r3
 800a0e6:	d331      	bcc.n	800a14c <quorem+0x9e>
 800a0e8:	f04f 0e00 	mov.w	lr, #0
 800a0ec:	4640      	mov	r0, r8
 800a0ee:	46ac      	mov	ip, r5
 800a0f0:	46f2      	mov	sl, lr
 800a0f2:	f850 2b04 	ldr.w	r2, [r0], #4
 800a0f6:	b293      	uxth	r3, r2
 800a0f8:	fb06 e303 	mla	r3, r6, r3, lr
 800a0fc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a100:	b29b      	uxth	r3, r3
 800a102:	ebaa 0303 	sub.w	r3, sl, r3
 800a106:	f8dc a000 	ldr.w	sl, [ip]
 800a10a:	0c12      	lsrs	r2, r2, #16
 800a10c:	fa13 f38a 	uxtah	r3, r3, sl
 800a110:	fb06 e202 	mla	r2, r6, r2, lr
 800a114:	9300      	str	r3, [sp, #0]
 800a116:	9b00      	ldr	r3, [sp, #0]
 800a118:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a11c:	b292      	uxth	r2, r2
 800a11e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a122:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a126:	f8bd 3000 	ldrh.w	r3, [sp]
 800a12a:	4581      	cmp	r9, r0
 800a12c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a130:	f84c 3b04 	str.w	r3, [ip], #4
 800a134:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a138:	d2db      	bcs.n	800a0f2 <quorem+0x44>
 800a13a:	f855 300b 	ldr.w	r3, [r5, fp]
 800a13e:	b92b      	cbnz	r3, 800a14c <quorem+0x9e>
 800a140:	9b01      	ldr	r3, [sp, #4]
 800a142:	3b04      	subs	r3, #4
 800a144:	429d      	cmp	r5, r3
 800a146:	461a      	mov	r2, r3
 800a148:	d32e      	bcc.n	800a1a8 <quorem+0xfa>
 800a14a:	613c      	str	r4, [r7, #16]
 800a14c:	4638      	mov	r0, r7
 800a14e:	f001 f8c9 	bl	800b2e4 <__mcmp>
 800a152:	2800      	cmp	r0, #0
 800a154:	db24      	blt.n	800a1a0 <quorem+0xf2>
 800a156:	3601      	adds	r6, #1
 800a158:	4628      	mov	r0, r5
 800a15a:	f04f 0c00 	mov.w	ip, #0
 800a15e:	f858 2b04 	ldr.w	r2, [r8], #4
 800a162:	f8d0 e000 	ldr.w	lr, [r0]
 800a166:	b293      	uxth	r3, r2
 800a168:	ebac 0303 	sub.w	r3, ip, r3
 800a16c:	0c12      	lsrs	r2, r2, #16
 800a16e:	fa13 f38e 	uxtah	r3, r3, lr
 800a172:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a176:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a17a:	b29b      	uxth	r3, r3
 800a17c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a180:	45c1      	cmp	r9, r8
 800a182:	f840 3b04 	str.w	r3, [r0], #4
 800a186:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a18a:	d2e8      	bcs.n	800a15e <quorem+0xb0>
 800a18c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a190:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a194:	b922      	cbnz	r2, 800a1a0 <quorem+0xf2>
 800a196:	3b04      	subs	r3, #4
 800a198:	429d      	cmp	r5, r3
 800a19a:	461a      	mov	r2, r3
 800a19c:	d30a      	bcc.n	800a1b4 <quorem+0x106>
 800a19e:	613c      	str	r4, [r7, #16]
 800a1a0:	4630      	mov	r0, r6
 800a1a2:	b003      	add	sp, #12
 800a1a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1a8:	6812      	ldr	r2, [r2, #0]
 800a1aa:	3b04      	subs	r3, #4
 800a1ac:	2a00      	cmp	r2, #0
 800a1ae:	d1cc      	bne.n	800a14a <quorem+0x9c>
 800a1b0:	3c01      	subs	r4, #1
 800a1b2:	e7c7      	b.n	800a144 <quorem+0x96>
 800a1b4:	6812      	ldr	r2, [r2, #0]
 800a1b6:	3b04      	subs	r3, #4
 800a1b8:	2a00      	cmp	r2, #0
 800a1ba:	d1f0      	bne.n	800a19e <quorem+0xf0>
 800a1bc:	3c01      	subs	r4, #1
 800a1be:	e7eb      	b.n	800a198 <quorem+0xea>
 800a1c0:	2000      	movs	r0, #0
 800a1c2:	e7ee      	b.n	800a1a2 <quorem+0xf4>
 800a1c4:	0000      	movs	r0, r0
	...

0800a1c8 <_dtoa_r>:
 800a1c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1cc:	ed2d 8b04 	vpush	{d8-d9}
 800a1d0:	ec57 6b10 	vmov	r6, r7, d0
 800a1d4:	b093      	sub	sp, #76	; 0x4c
 800a1d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a1d8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a1dc:	9106      	str	r1, [sp, #24]
 800a1de:	ee10 aa10 	vmov	sl, s0
 800a1e2:	4604      	mov	r4, r0
 800a1e4:	9209      	str	r2, [sp, #36]	; 0x24
 800a1e6:	930c      	str	r3, [sp, #48]	; 0x30
 800a1e8:	46bb      	mov	fp, r7
 800a1ea:	b975      	cbnz	r5, 800a20a <_dtoa_r+0x42>
 800a1ec:	2010      	movs	r0, #16
 800a1ee:	f7ff f9b9 	bl	8009564 <malloc>
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	6260      	str	r0, [r4, #36]	; 0x24
 800a1f6:	b920      	cbnz	r0, 800a202 <_dtoa_r+0x3a>
 800a1f8:	4ba7      	ldr	r3, [pc, #668]	; (800a498 <_dtoa_r+0x2d0>)
 800a1fa:	21ea      	movs	r1, #234	; 0xea
 800a1fc:	48a7      	ldr	r0, [pc, #668]	; (800a49c <_dtoa_r+0x2d4>)
 800a1fe:	f001 fae5 	bl	800b7cc <__assert_func>
 800a202:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a206:	6005      	str	r5, [r0, #0]
 800a208:	60c5      	str	r5, [r0, #12]
 800a20a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a20c:	6819      	ldr	r1, [r3, #0]
 800a20e:	b151      	cbz	r1, 800a226 <_dtoa_r+0x5e>
 800a210:	685a      	ldr	r2, [r3, #4]
 800a212:	604a      	str	r2, [r1, #4]
 800a214:	2301      	movs	r3, #1
 800a216:	4093      	lsls	r3, r2
 800a218:	608b      	str	r3, [r1, #8]
 800a21a:	4620      	mov	r0, r4
 800a21c:	f000 fe20 	bl	800ae60 <_Bfree>
 800a220:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a222:	2200      	movs	r2, #0
 800a224:	601a      	str	r2, [r3, #0]
 800a226:	1e3b      	subs	r3, r7, #0
 800a228:	bfaa      	itet	ge
 800a22a:	2300      	movge	r3, #0
 800a22c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a230:	f8c8 3000 	strge.w	r3, [r8]
 800a234:	4b9a      	ldr	r3, [pc, #616]	; (800a4a0 <_dtoa_r+0x2d8>)
 800a236:	bfbc      	itt	lt
 800a238:	2201      	movlt	r2, #1
 800a23a:	f8c8 2000 	strlt.w	r2, [r8]
 800a23e:	ea33 030b 	bics.w	r3, r3, fp
 800a242:	d11b      	bne.n	800a27c <_dtoa_r+0xb4>
 800a244:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a246:	f242 730f 	movw	r3, #9999	; 0x270f
 800a24a:	6013      	str	r3, [r2, #0]
 800a24c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a250:	4333      	orrs	r3, r6
 800a252:	f000 8592 	beq.w	800ad7a <_dtoa_r+0xbb2>
 800a256:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a258:	b963      	cbnz	r3, 800a274 <_dtoa_r+0xac>
 800a25a:	4b92      	ldr	r3, [pc, #584]	; (800a4a4 <_dtoa_r+0x2dc>)
 800a25c:	e022      	b.n	800a2a4 <_dtoa_r+0xdc>
 800a25e:	4b92      	ldr	r3, [pc, #584]	; (800a4a8 <_dtoa_r+0x2e0>)
 800a260:	9301      	str	r3, [sp, #4]
 800a262:	3308      	adds	r3, #8
 800a264:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a266:	6013      	str	r3, [r2, #0]
 800a268:	9801      	ldr	r0, [sp, #4]
 800a26a:	b013      	add	sp, #76	; 0x4c
 800a26c:	ecbd 8b04 	vpop	{d8-d9}
 800a270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a274:	4b8b      	ldr	r3, [pc, #556]	; (800a4a4 <_dtoa_r+0x2dc>)
 800a276:	9301      	str	r3, [sp, #4]
 800a278:	3303      	adds	r3, #3
 800a27a:	e7f3      	b.n	800a264 <_dtoa_r+0x9c>
 800a27c:	2200      	movs	r2, #0
 800a27e:	2300      	movs	r3, #0
 800a280:	4650      	mov	r0, sl
 800a282:	4659      	mov	r1, fp
 800a284:	f7f6 fc40 	bl	8000b08 <__aeabi_dcmpeq>
 800a288:	ec4b ab19 	vmov	d9, sl, fp
 800a28c:	4680      	mov	r8, r0
 800a28e:	b158      	cbz	r0, 800a2a8 <_dtoa_r+0xe0>
 800a290:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a292:	2301      	movs	r3, #1
 800a294:	6013      	str	r3, [r2, #0]
 800a296:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a298:	2b00      	cmp	r3, #0
 800a29a:	f000 856b 	beq.w	800ad74 <_dtoa_r+0xbac>
 800a29e:	4883      	ldr	r0, [pc, #524]	; (800a4ac <_dtoa_r+0x2e4>)
 800a2a0:	6018      	str	r0, [r3, #0]
 800a2a2:	1e43      	subs	r3, r0, #1
 800a2a4:	9301      	str	r3, [sp, #4]
 800a2a6:	e7df      	b.n	800a268 <_dtoa_r+0xa0>
 800a2a8:	ec4b ab10 	vmov	d0, sl, fp
 800a2ac:	aa10      	add	r2, sp, #64	; 0x40
 800a2ae:	a911      	add	r1, sp, #68	; 0x44
 800a2b0:	4620      	mov	r0, r4
 800a2b2:	f001 f8bd 	bl	800b430 <__d2b>
 800a2b6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a2ba:	ee08 0a10 	vmov	s16, r0
 800a2be:	2d00      	cmp	r5, #0
 800a2c0:	f000 8084 	beq.w	800a3cc <_dtoa_r+0x204>
 800a2c4:	ee19 3a90 	vmov	r3, s19
 800a2c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a2cc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a2d0:	4656      	mov	r6, sl
 800a2d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a2d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a2da:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a2de:	4b74      	ldr	r3, [pc, #464]	; (800a4b0 <_dtoa_r+0x2e8>)
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	4630      	mov	r0, r6
 800a2e4:	4639      	mov	r1, r7
 800a2e6:	f7f5 ffef 	bl	80002c8 <__aeabi_dsub>
 800a2ea:	a365      	add	r3, pc, #404	; (adr r3, 800a480 <_dtoa_r+0x2b8>)
 800a2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f0:	f7f6 f9a2 	bl	8000638 <__aeabi_dmul>
 800a2f4:	a364      	add	r3, pc, #400	; (adr r3, 800a488 <_dtoa_r+0x2c0>)
 800a2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2fa:	f7f5 ffe7 	bl	80002cc <__adddf3>
 800a2fe:	4606      	mov	r6, r0
 800a300:	4628      	mov	r0, r5
 800a302:	460f      	mov	r7, r1
 800a304:	f7f6 f92e 	bl	8000564 <__aeabi_i2d>
 800a308:	a361      	add	r3, pc, #388	; (adr r3, 800a490 <_dtoa_r+0x2c8>)
 800a30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a30e:	f7f6 f993 	bl	8000638 <__aeabi_dmul>
 800a312:	4602      	mov	r2, r0
 800a314:	460b      	mov	r3, r1
 800a316:	4630      	mov	r0, r6
 800a318:	4639      	mov	r1, r7
 800a31a:	f7f5 ffd7 	bl	80002cc <__adddf3>
 800a31e:	4606      	mov	r6, r0
 800a320:	460f      	mov	r7, r1
 800a322:	f7f6 fc39 	bl	8000b98 <__aeabi_d2iz>
 800a326:	2200      	movs	r2, #0
 800a328:	9000      	str	r0, [sp, #0]
 800a32a:	2300      	movs	r3, #0
 800a32c:	4630      	mov	r0, r6
 800a32e:	4639      	mov	r1, r7
 800a330:	f7f6 fbf4 	bl	8000b1c <__aeabi_dcmplt>
 800a334:	b150      	cbz	r0, 800a34c <_dtoa_r+0x184>
 800a336:	9800      	ldr	r0, [sp, #0]
 800a338:	f7f6 f914 	bl	8000564 <__aeabi_i2d>
 800a33c:	4632      	mov	r2, r6
 800a33e:	463b      	mov	r3, r7
 800a340:	f7f6 fbe2 	bl	8000b08 <__aeabi_dcmpeq>
 800a344:	b910      	cbnz	r0, 800a34c <_dtoa_r+0x184>
 800a346:	9b00      	ldr	r3, [sp, #0]
 800a348:	3b01      	subs	r3, #1
 800a34a:	9300      	str	r3, [sp, #0]
 800a34c:	9b00      	ldr	r3, [sp, #0]
 800a34e:	2b16      	cmp	r3, #22
 800a350:	d85a      	bhi.n	800a408 <_dtoa_r+0x240>
 800a352:	9a00      	ldr	r2, [sp, #0]
 800a354:	4b57      	ldr	r3, [pc, #348]	; (800a4b4 <_dtoa_r+0x2ec>)
 800a356:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35e:	ec51 0b19 	vmov	r0, r1, d9
 800a362:	f7f6 fbdb 	bl	8000b1c <__aeabi_dcmplt>
 800a366:	2800      	cmp	r0, #0
 800a368:	d050      	beq.n	800a40c <_dtoa_r+0x244>
 800a36a:	9b00      	ldr	r3, [sp, #0]
 800a36c:	3b01      	subs	r3, #1
 800a36e:	9300      	str	r3, [sp, #0]
 800a370:	2300      	movs	r3, #0
 800a372:	930b      	str	r3, [sp, #44]	; 0x2c
 800a374:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a376:	1b5d      	subs	r5, r3, r5
 800a378:	1e6b      	subs	r3, r5, #1
 800a37a:	9305      	str	r3, [sp, #20]
 800a37c:	bf45      	ittet	mi
 800a37e:	f1c5 0301 	rsbmi	r3, r5, #1
 800a382:	9304      	strmi	r3, [sp, #16]
 800a384:	2300      	movpl	r3, #0
 800a386:	2300      	movmi	r3, #0
 800a388:	bf4c      	ite	mi
 800a38a:	9305      	strmi	r3, [sp, #20]
 800a38c:	9304      	strpl	r3, [sp, #16]
 800a38e:	9b00      	ldr	r3, [sp, #0]
 800a390:	2b00      	cmp	r3, #0
 800a392:	db3d      	blt.n	800a410 <_dtoa_r+0x248>
 800a394:	9b05      	ldr	r3, [sp, #20]
 800a396:	9a00      	ldr	r2, [sp, #0]
 800a398:	920a      	str	r2, [sp, #40]	; 0x28
 800a39a:	4413      	add	r3, r2
 800a39c:	9305      	str	r3, [sp, #20]
 800a39e:	2300      	movs	r3, #0
 800a3a0:	9307      	str	r3, [sp, #28]
 800a3a2:	9b06      	ldr	r3, [sp, #24]
 800a3a4:	2b09      	cmp	r3, #9
 800a3a6:	f200 8089 	bhi.w	800a4bc <_dtoa_r+0x2f4>
 800a3aa:	2b05      	cmp	r3, #5
 800a3ac:	bfc4      	itt	gt
 800a3ae:	3b04      	subgt	r3, #4
 800a3b0:	9306      	strgt	r3, [sp, #24]
 800a3b2:	9b06      	ldr	r3, [sp, #24]
 800a3b4:	f1a3 0302 	sub.w	r3, r3, #2
 800a3b8:	bfcc      	ite	gt
 800a3ba:	2500      	movgt	r5, #0
 800a3bc:	2501      	movle	r5, #1
 800a3be:	2b03      	cmp	r3, #3
 800a3c0:	f200 8087 	bhi.w	800a4d2 <_dtoa_r+0x30a>
 800a3c4:	e8df f003 	tbb	[pc, r3]
 800a3c8:	59383a2d 	.word	0x59383a2d
 800a3cc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a3d0:	441d      	add	r5, r3
 800a3d2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a3d6:	2b20      	cmp	r3, #32
 800a3d8:	bfc1      	itttt	gt
 800a3da:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a3de:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a3e2:	fa0b f303 	lslgt.w	r3, fp, r3
 800a3e6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a3ea:	bfda      	itte	le
 800a3ec:	f1c3 0320 	rsble	r3, r3, #32
 800a3f0:	fa06 f003 	lslle.w	r0, r6, r3
 800a3f4:	4318      	orrgt	r0, r3
 800a3f6:	f7f6 f8a5 	bl	8000544 <__aeabi_ui2d>
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	4606      	mov	r6, r0
 800a3fe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a402:	3d01      	subs	r5, #1
 800a404:	930e      	str	r3, [sp, #56]	; 0x38
 800a406:	e76a      	b.n	800a2de <_dtoa_r+0x116>
 800a408:	2301      	movs	r3, #1
 800a40a:	e7b2      	b.n	800a372 <_dtoa_r+0x1aa>
 800a40c:	900b      	str	r0, [sp, #44]	; 0x2c
 800a40e:	e7b1      	b.n	800a374 <_dtoa_r+0x1ac>
 800a410:	9b04      	ldr	r3, [sp, #16]
 800a412:	9a00      	ldr	r2, [sp, #0]
 800a414:	1a9b      	subs	r3, r3, r2
 800a416:	9304      	str	r3, [sp, #16]
 800a418:	4253      	negs	r3, r2
 800a41a:	9307      	str	r3, [sp, #28]
 800a41c:	2300      	movs	r3, #0
 800a41e:	930a      	str	r3, [sp, #40]	; 0x28
 800a420:	e7bf      	b.n	800a3a2 <_dtoa_r+0x1da>
 800a422:	2300      	movs	r3, #0
 800a424:	9308      	str	r3, [sp, #32]
 800a426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a428:	2b00      	cmp	r3, #0
 800a42a:	dc55      	bgt.n	800a4d8 <_dtoa_r+0x310>
 800a42c:	2301      	movs	r3, #1
 800a42e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a432:	461a      	mov	r2, r3
 800a434:	9209      	str	r2, [sp, #36]	; 0x24
 800a436:	e00c      	b.n	800a452 <_dtoa_r+0x28a>
 800a438:	2301      	movs	r3, #1
 800a43a:	e7f3      	b.n	800a424 <_dtoa_r+0x25c>
 800a43c:	2300      	movs	r3, #0
 800a43e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a440:	9308      	str	r3, [sp, #32]
 800a442:	9b00      	ldr	r3, [sp, #0]
 800a444:	4413      	add	r3, r2
 800a446:	9302      	str	r3, [sp, #8]
 800a448:	3301      	adds	r3, #1
 800a44a:	2b01      	cmp	r3, #1
 800a44c:	9303      	str	r3, [sp, #12]
 800a44e:	bfb8      	it	lt
 800a450:	2301      	movlt	r3, #1
 800a452:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a454:	2200      	movs	r2, #0
 800a456:	6042      	str	r2, [r0, #4]
 800a458:	2204      	movs	r2, #4
 800a45a:	f102 0614 	add.w	r6, r2, #20
 800a45e:	429e      	cmp	r6, r3
 800a460:	6841      	ldr	r1, [r0, #4]
 800a462:	d93d      	bls.n	800a4e0 <_dtoa_r+0x318>
 800a464:	4620      	mov	r0, r4
 800a466:	f000 fcbb 	bl	800ade0 <_Balloc>
 800a46a:	9001      	str	r0, [sp, #4]
 800a46c:	2800      	cmp	r0, #0
 800a46e:	d13b      	bne.n	800a4e8 <_dtoa_r+0x320>
 800a470:	4b11      	ldr	r3, [pc, #68]	; (800a4b8 <_dtoa_r+0x2f0>)
 800a472:	4602      	mov	r2, r0
 800a474:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a478:	e6c0      	b.n	800a1fc <_dtoa_r+0x34>
 800a47a:	2301      	movs	r3, #1
 800a47c:	e7df      	b.n	800a43e <_dtoa_r+0x276>
 800a47e:	bf00      	nop
 800a480:	636f4361 	.word	0x636f4361
 800a484:	3fd287a7 	.word	0x3fd287a7
 800a488:	8b60c8b3 	.word	0x8b60c8b3
 800a48c:	3fc68a28 	.word	0x3fc68a28
 800a490:	509f79fb 	.word	0x509f79fb
 800a494:	3fd34413 	.word	0x3fd34413
 800a498:	0800c691 	.word	0x0800c691
 800a49c:	0800c6a8 	.word	0x0800c6a8
 800a4a0:	7ff00000 	.word	0x7ff00000
 800a4a4:	0800c68d 	.word	0x0800c68d
 800a4a8:	0800c684 	.word	0x0800c684
 800a4ac:	0800c661 	.word	0x0800c661
 800a4b0:	3ff80000 	.word	0x3ff80000
 800a4b4:	0800c798 	.word	0x0800c798
 800a4b8:	0800c703 	.word	0x0800c703
 800a4bc:	2501      	movs	r5, #1
 800a4be:	2300      	movs	r3, #0
 800a4c0:	9306      	str	r3, [sp, #24]
 800a4c2:	9508      	str	r5, [sp, #32]
 800a4c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a4c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	2312      	movs	r3, #18
 800a4d0:	e7b0      	b.n	800a434 <_dtoa_r+0x26c>
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	9308      	str	r3, [sp, #32]
 800a4d6:	e7f5      	b.n	800a4c4 <_dtoa_r+0x2fc>
 800a4d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a4de:	e7b8      	b.n	800a452 <_dtoa_r+0x28a>
 800a4e0:	3101      	adds	r1, #1
 800a4e2:	6041      	str	r1, [r0, #4]
 800a4e4:	0052      	lsls	r2, r2, #1
 800a4e6:	e7b8      	b.n	800a45a <_dtoa_r+0x292>
 800a4e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4ea:	9a01      	ldr	r2, [sp, #4]
 800a4ec:	601a      	str	r2, [r3, #0]
 800a4ee:	9b03      	ldr	r3, [sp, #12]
 800a4f0:	2b0e      	cmp	r3, #14
 800a4f2:	f200 809d 	bhi.w	800a630 <_dtoa_r+0x468>
 800a4f6:	2d00      	cmp	r5, #0
 800a4f8:	f000 809a 	beq.w	800a630 <_dtoa_r+0x468>
 800a4fc:	9b00      	ldr	r3, [sp, #0]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	dd32      	ble.n	800a568 <_dtoa_r+0x3a0>
 800a502:	4ab7      	ldr	r2, [pc, #732]	; (800a7e0 <_dtoa_r+0x618>)
 800a504:	f003 030f 	and.w	r3, r3, #15
 800a508:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a50c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a510:	9b00      	ldr	r3, [sp, #0]
 800a512:	05d8      	lsls	r0, r3, #23
 800a514:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a518:	d516      	bpl.n	800a548 <_dtoa_r+0x380>
 800a51a:	4bb2      	ldr	r3, [pc, #712]	; (800a7e4 <_dtoa_r+0x61c>)
 800a51c:	ec51 0b19 	vmov	r0, r1, d9
 800a520:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a524:	f7f6 f9b2 	bl	800088c <__aeabi_ddiv>
 800a528:	f007 070f 	and.w	r7, r7, #15
 800a52c:	4682      	mov	sl, r0
 800a52e:	468b      	mov	fp, r1
 800a530:	2503      	movs	r5, #3
 800a532:	4eac      	ldr	r6, [pc, #688]	; (800a7e4 <_dtoa_r+0x61c>)
 800a534:	b957      	cbnz	r7, 800a54c <_dtoa_r+0x384>
 800a536:	4642      	mov	r2, r8
 800a538:	464b      	mov	r3, r9
 800a53a:	4650      	mov	r0, sl
 800a53c:	4659      	mov	r1, fp
 800a53e:	f7f6 f9a5 	bl	800088c <__aeabi_ddiv>
 800a542:	4682      	mov	sl, r0
 800a544:	468b      	mov	fp, r1
 800a546:	e028      	b.n	800a59a <_dtoa_r+0x3d2>
 800a548:	2502      	movs	r5, #2
 800a54a:	e7f2      	b.n	800a532 <_dtoa_r+0x36a>
 800a54c:	07f9      	lsls	r1, r7, #31
 800a54e:	d508      	bpl.n	800a562 <_dtoa_r+0x39a>
 800a550:	4640      	mov	r0, r8
 800a552:	4649      	mov	r1, r9
 800a554:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a558:	f7f6 f86e 	bl	8000638 <__aeabi_dmul>
 800a55c:	3501      	adds	r5, #1
 800a55e:	4680      	mov	r8, r0
 800a560:	4689      	mov	r9, r1
 800a562:	107f      	asrs	r7, r7, #1
 800a564:	3608      	adds	r6, #8
 800a566:	e7e5      	b.n	800a534 <_dtoa_r+0x36c>
 800a568:	f000 809b 	beq.w	800a6a2 <_dtoa_r+0x4da>
 800a56c:	9b00      	ldr	r3, [sp, #0]
 800a56e:	4f9d      	ldr	r7, [pc, #628]	; (800a7e4 <_dtoa_r+0x61c>)
 800a570:	425e      	negs	r6, r3
 800a572:	4b9b      	ldr	r3, [pc, #620]	; (800a7e0 <_dtoa_r+0x618>)
 800a574:	f006 020f 	and.w	r2, r6, #15
 800a578:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a580:	ec51 0b19 	vmov	r0, r1, d9
 800a584:	f7f6 f858 	bl	8000638 <__aeabi_dmul>
 800a588:	1136      	asrs	r6, r6, #4
 800a58a:	4682      	mov	sl, r0
 800a58c:	468b      	mov	fp, r1
 800a58e:	2300      	movs	r3, #0
 800a590:	2502      	movs	r5, #2
 800a592:	2e00      	cmp	r6, #0
 800a594:	d17a      	bne.n	800a68c <_dtoa_r+0x4c4>
 800a596:	2b00      	cmp	r3, #0
 800a598:	d1d3      	bne.n	800a542 <_dtoa_r+0x37a>
 800a59a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	f000 8082 	beq.w	800a6a6 <_dtoa_r+0x4de>
 800a5a2:	4b91      	ldr	r3, [pc, #580]	; (800a7e8 <_dtoa_r+0x620>)
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	4650      	mov	r0, sl
 800a5a8:	4659      	mov	r1, fp
 800a5aa:	f7f6 fab7 	bl	8000b1c <__aeabi_dcmplt>
 800a5ae:	2800      	cmp	r0, #0
 800a5b0:	d079      	beq.n	800a6a6 <_dtoa_r+0x4de>
 800a5b2:	9b03      	ldr	r3, [sp, #12]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d076      	beq.n	800a6a6 <_dtoa_r+0x4de>
 800a5b8:	9b02      	ldr	r3, [sp, #8]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	dd36      	ble.n	800a62c <_dtoa_r+0x464>
 800a5be:	9b00      	ldr	r3, [sp, #0]
 800a5c0:	4650      	mov	r0, sl
 800a5c2:	4659      	mov	r1, fp
 800a5c4:	1e5f      	subs	r7, r3, #1
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	4b88      	ldr	r3, [pc, #544]	; (800a7ec <_dtoa_r+0x624>)
 800a5ca:	f7f6 f835 	bl	8000638 <__aeabi_dmul>
 800a5ce:	9e02      	ldr	r6, [sp, #8]
 800a5d0:	4682      	mov	sl, r0
 800a5d2:	468b      	mov	fp, r1
 800a5d4:	3501      	adds	r5, #1
 800a5d6:	4628      	mov	r0, r5
 800a5d8:	f7f5 ffc4 	bl	8000564 <__aeabi_i2d>
 800a5dc:	4652      	mov	r2, sl
 800a5de:	465b      	mov	r3, fp
 800a5e0:	f7f6 f82a 	bl	8000638 <__aeabi_dmul>
 800a5e4:	4b82      	ldr	r3, [pc, #520]	; (800a7f0 <_dtoa_r+0x628>)
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	f7f5 fe70 	bl	80002cc <__adddf3>
 800a5ec:	46d0      	mov	r8, sl
 800a5ee:	46d9      	mov	r9, fp
 800a5f0:	4682      	mov	sl, r0
 800a5f2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a5f6:	2e00      	cmp	r6, #0
 800a5f8:	d158      	bne.n	800a6ac <_dtoa_r+0x4e4>
 800a5fa:	4b7e      	ldr	r3, [pc, #504]	; (800a7f4 <_dtoa_r+0x62c>)
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	4640      	mov	r0, r8
 800a600:	4649      	mov	r1, r9
 800a602:	f7f5 fe61 	bl	80002c8 <__aeabi_dsub>
 800a606:	4652      	mov	r2, sl
 800a608:	465b      	mov	r3, fp
 800a60a:	4680      	mov	r8, r0
 800a60c:	4689      	mov	r9, r1
 800a60e:	f7f6 faa3 	bl	8000b58 <__aeabi_dcmpgt>
 800a612:	2800      	cmp	r0, #0
 800a614:	f040 8295 	bne.w	800ab42 <_dtoa_r+0x97a>
 800a618:	4652      	mov	r2, sl
 800a61a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a61e:	4640      	mov	r0, r8
 800a620:	4649      	mov	r1, r9
 800a622:	f7f6 fa7b 	bl	8000b1c <__aeabi_dcmplt>
 800a626:	2800      	cmp	r0, #0
 800a628:	f040 8289 	bne.w	800ab3e <_dtoa_r+0x976>
 800a62c:	ec5b ab19 	vmov	sl, fp, d9
 800a630:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a632:	2b00      	cmp	r3, #0
 800a634:	f2c0 8148 	blt.w	800a8c8 <_dtoa_r+0x700>
 800a638:	9a00      	ldr	r2, [sp, #0]
 800a63a:	2a0e      	cmp	r2, #14
 800a63c:	f300 8144 	bgt.w	800a8c8 <_dtoa_r+0x700>
 800a640:	4b67      	ldr	r3, [pc, #412]	; (800a7e0 <_dtoa_r+0x618>)
 800a642:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a646:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a64a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	f280 80d5 	bge.w	800a7fc <_dtoa_r+0x634>
 800a652:	9b03      	ldr	r3, [sp, #12]
 800a654:	2b00      	cmp	r3, #0
 800a656:	f300 80d1 	bgt.w	800a7fc <_dtoa_r+0x634>
 800a65a:	f040 826f 	bne.w	800ab3c <_dtoa_r+0x974>
 800a65e:	4b65      	ldr	r3, [pc, #404]	; (800a7f4 <_dtoa_r+0x62c>)
 800a660:	2200      	movs	r2, #0
 800a662:	4640      	mov	r0, r8
 800a664:	4649      	mov	r1, r9
 800a666:	f7f5 ffe7 	bl	8000638 <__aeabi_dmul>
 800a66a:	4652      	mov	r2, sl
 800a66c:	465b      	mov	r3, fp
 800a66e:	f7f6 fa69 	bl	8000b44 <__aeabi_dcmpge>
 800a672:	9e03      	ldr	r6, [sp, #12]
 800a674:	4637      	mov	r7, r6
 800a676:	2800      	cmp	r0, #0
 800a678:	f040 8245 	bne.w	800ab06 <_dtoa_r+0x93e>
 800a67c:	9d01      	ldr	r5, [sp, #4]
 800a67e:	2331      	movs	r3, #49	; 0x31
 800a680:	f805 3b01 	strb.w	r3, [r5], #1
 800a684:	9b00      	ldr	r3, [sp, #0]
 800a686:	3301      	adds	r3, #1
 800a688:	9300      	str	r3, [sp, #0]
 800a68a:	e240      	b.n	800ab0e <_dtoa_r+0x946>
 800a68c:	07f2      	lsls	r2, r6, #31
 800a68e:	d505      	bpl.n	800a69c <_dtoa_r+0x4d4>
 800a690:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a694:	f7f5 ffd0 	bl	8000638 <__aeabi_dmul>
 800a698:	3501      	adds	r5, #1
 800a69a:	2301      	movs	r3, #1
 800a69c:	1076      	asrs	r6, r6, #1
 800a69e:	3708      	adds	r7, #8
 800a6a0:	e777      	b.n	800a592 <_dtoa_r+0x3ca>
 800a6a2:	2502      	movs	r5, #2
 800a6a4:	e779      	b.n	800a59a <_dtoa_r+0x3d2>
 800a6a6:	9f00      	ldr	r7, [sp, #0]
 800a6a8:	9e03      	ldr	r6, [sp, #12]
 800a6aa:	e794      	b.n	800a5d6 <_dtoa_r+0x40e>
 800a6ac:	9901      	ldr	r1, [sp, #4]
 800a6ae:	4b4c      	ldr	r3, [pc, #304]	; (800a7e0 <_dtoa_r+0x618>)
 800a6b0:	4431      	add	r1, r6
 800a6b2:	910d      	str	r1, [sp, #52]	; 0x34
 800a6b4:	9908      	ldr	r1, [sp, #32]
 800a6b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a6ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a6be:	2900      	cmp	r1, #0
 800a6c0:	d043      	beq.n	800a74a <_dtoa_r+0x582>
 800a6c2:	494d      	ldr	r1, [pc, #308]	; (800a7f8 <_dtoa_r+0x630>)
 800a6c4:	2000      	movs	r0, #0
 800a6c6:	f7f6 f8e1 	bl	800088c <__aeabi_ddiv>
 800a6ca:	4652      	mov	r2, sl
 800a6cc:	465b      	mov	r3, fp
 800a6ce:	f7f5 fdfb 	bl	80002c8 <__aeabi_dsub>
 800a6d2:	9d01      	ldr	r5, [sp, #4]
 800a6d4:	4682      	mov	sl, r0
 800a6d6:	468b      	mov	fp, r1
 800a6d8:	4649      	mov	r1, r9
 800a6da:	4640      	mov	r0, r8
 800a6dc:	f7f6 fa5c 	bl	8000b98 <__aeabi_d2iz>
 800a6e0:	4606      	mov	r6, r0
 800a6e2:	f7f5 ff3f 	bl	8000564 <__aeabi_i2d>
 800a6e6:	4602      	mov	r2, r0
 800a6e8:	460b      	mov	r3, r1
 800a6ea:	4640      	mov	r0, r8
 800a6ec:	4649      	mov	r1, r9
 800a6ee:	f7f5 fdeb 	bl	80002c8 <__aeabi_dsub>
 800a6f2:	3630      	adds	r6, #48	; 0x30
 800a6f4:	f805 6b01 	strb.w	r6, [r5], #1
 800a6f8:	4652      	mov	r2, sl
 800a6fa:	465b      	mov	r3, fp
 800a6fc:	4680      	mov	r8, r0
 800a6fe:	4689      	mov	r9, r1
 800a700:	f7f6 fa0c 	bl	8000b1c <__aeabi_dcmplt>
 800a704:	2800      	cmp	r0, #0
 800a706:	d163      	bne.n	800a7d0 <_dtoa_r+0x608>
 800a708:	4642      	mov	r2, r8
 800a70a:	464b      	mov	r3, r9
 800a70c:	4936      	ldr	r1, [pc, #216]	; (800a7e8 <_dtoa_r+0x620>)
 800a70e:	2000      	movs	r0, #0
 800a710:	f7f5 fdda 	bl	80002c8 <__aeabi_dsub>
 800a714:	4652      	mov	r2, sl
 800a716:	465b      	mov	r3, fp
 800a718:	f7f6 fa00 	bl	8000b1c <__aeabi_dcmplt>
 800a71c:	2800      	cmp	r0, #0
 800a71e:	f040 80b5 	bne.w	800a88c <_dtoa_r+0x6c4>
 800a722:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a724:	429d      	cmp	r5, r3
 800a726:	d081      	beq.n	800a62c <_dtoa_r+0x464>
 800a728:	4b30      	ldr	r3, [pc, #192]	; (800a7ec <_dtoa_r+0x624>)
 800a72a:	2200      	movs	r2, #0
 800a72c:	4650      	mov	r0, sl
 800a72e:	4659      	mov	r1, fp
 800a730:	f7f5 ff82 	bl	8000638 <__aeabi_dmul>
 800a734:	4b2d      	ldr	r3, [pc, #180]	; (800a7ec <_dtoa_r+0x624>)
 800a736:	4682      	mov	sl, r0
 800a738:	468b      	mov	fp, r1
 800a73a:	4640      	mov	r0, r8
 800a73c:	4649      	mov	r1, r9
 800a73e:	2200      	movs	r2, #0
 800a740:	f7f5 ff7a 	bl	8000638 <__aeabi_dmul>
 800a744:	4680      	mov	r8, r0
 800a746:	4689      	mov	r9, r1
 800a748:	e7c6      	b.n	800a6d8 <_dtoa_r+0x510>
 800a74a:	4650      	mov	r0, sl
 800a74c:	4659      	mov	r1, fp
 800a74e:	f7f5 ff73 	bl	8000638 <__aeabi_dmul>
 800a752:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a754:	9d01      	ldr	r5, [sp, #4]
 800a756:	930f      	str	r3, [sp, #60]	; 0x3c
 800a758:	4682      	mov	sl, r0
 800a75a:	468b      	mov	fp, r1
 800a75c:	4649      	mov	r1, r9
 800a75e:	4640      	mov	r0, r8
 800a760:	f7f6 fa1a 	bl	8000b98 <__aeabi_d2iz>
 800a764:	4606      	mov	r6, r0
 800a766:	f7f5 fefd 	bl	8000564 <__aeabi_i2d>
 800a76a:	3630      	adds	r6, #48	; 0x30
 800a76c:	4602      	mov	r2, r0
 800a76e:	460b      	mov	r3, r1
 800a770:	4640      	mov	r0, r8
 800a772:	4649      	mov	r1, r9
 800a774:	f7f5 fda8 	bl	80002c8 <__aeabi_dsub>
 800a778:	f805 6b01 	strb.w	r6, [r5], #1
 800a77c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a77e:	429d      	cmp	r5, r3
 800a780:	4680      	mov	r8, r0
 800a782:	4689      	mov	r9, r1
 800a784:	f04f 0200 	mov.w	r2, #0
 800a788:	d124      	bne.n	800a7d4 <_dtoa_r+0x60c>
 800a78a:	4b1b      	ldr	r3, [pc, #108]	; (800a7f8 <_dtoa_r+0x630>)
 800a78c:	4650      	mov	r0, sl
 800a78e:	4659      	mov	r1, fp
 800a790:	f7f5 fd9c 	bl	80002cc <__adddf3>
 800a794:	4602      	mov	r2, r0
 800a796:	460b      	mov	r3, r1
 800a798:	4640      	mov	r0, r8
 800a79a:	4649      	mov	r1, r9
 800a79c:	f7f6 f9dc 	bl	8000b58 <__aeabi_dcmpgt>
 800a7a0:	2800      	cmp	r0, #0
 800a7a2:	d173      	bne.n	800a88c <_dtoa_r+0x6c4>
 800a7a4:	4652      	mov	r2, sl
 800a7a6:	465b      	mov	r3, fp
 800a7a8:	4913      	ldr	r1, [pc, #76]	; (800a7f8 <_dtoa_r+0x630>)
 800a7aa:	2000      	movs	r0, #0
 800a7ac:	f7f5 fd8c 	bl	80002c8 <__aeabi_dsub>
 800a7b0:	4602      	mov	r2, r0
 800a7b2:	460b      	mov	r3, r1
 800a7b4:	4640      	mov	r0, r8
 800a7b6:	4649      	mov	r1, r9
 800a7b8:	f7f6 f9b0 	bl	8000b1c <__aeabi_dcmplt>
 800a7bc:	2800      	cmp	r0, #0
 800a7be:	f43f af35 	beq.w	800a62c <_dtoa_r+0x464>
 800a7c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a7c4:	1e6b      	subs	r3, r5, #1
 800a7c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a7cc:	2b30      	cmp	r3, #48	; 0x30
 800a7ce:	d0f8      	beq.n	800a7c2 <_dtoa_r+0x5fa>
 800a7d0:	9700      	str	r7, [sp, #0]
 800a7d2:	e049      	b.n	800a868 <_dtoa_r+0x6a0>
 800a7d4:	4b05      	ldr	r3, [pc, #20]	; (800a7ec <_dtoa_r+0x624>)
 800a7d6:	f7f5 ff2f 	bl	8000638 <__aeabi_dmul>
 800a7da:	4680      	mov	r8, r0
 800a7dc:	4689      	mov	r9, r1
 800a7de:	e7bd      	b.n	800a75c <_dtoa_r+0x594>
 800a7e0:	0800c798 	.word	0x0800c798
 800a7e4:	0800c770 	.word	0x0800c770
 800a7e8:	3ff00000 	.word	0x3ff00000
 800a7ec:	40240000 	.word	0x40240000
 800a7f0:	401c0000 	.word	0x401c0000
 800a7f4:	40140000 	.word	0x40140000
 800a7f8:	3fe00000 	.word	0x3fe00000
 800a7fc:	9d01      	ldr	r5, [sp, #4]
 800a7fe:	4656      	mov	r6, sl
 800a800:	465f      	mov	r7, fp
 800a802:	4642      	mov	r2, r8
 800a804:	464b      	mov	r3, r9
 800a806:	4630      	mov	r0, r6
 800a808:	4639      	mov	r1, r7
 800a80a:	f7f6 f83f 	bl	800088c <__aeabi_ddiv>
 800a80e:	f7f6 f9c3 	bl	8000b98 <__aeabi_d2iz>
 800a812:	4682      	mov	sl, r0
 800a814:	f7f5 fea6 	bl	8000564 <__aeabi_i2d>
 800a818:	4642      	mov	r2, r8
 800a81a:	464b      	mov	r3, r9
 800a81c:	f7f5 ff0c 	bl	8000638 <__aeabi_dmul>
 800a820:	4602      	mov	r2, r0
 800a822:	460b      	mov	r3, r1
 800a824:	4630      	mov	r0, r6
 800a826:	4639      	mov	r1, r7
 800a828:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a82c:	f7f5 fd4c 	bl	80002c8 <__aeabi_dsub>
 800a830:	f805 6b01 	strb.w	r6, [r5], #1
 800a834:	9e01      	ldr	r6, [sp, #4]
 800a836:	9f03      	ldr	r7, [sp, #12]
 800a838:	1bae      	subs	r6, r5, r6
 800a83a:	42b7      	cmp	r7, r6
 800a83c:	4602      	mov	r2, r0
 800a83e:	460b      	mov	r3, r1
 800a840:	d135      	bne.n	800a8ae <_dtoa_r+0x6e6>
 800a842:	f7f5 fd43 	bl	80002cc <__adddf3>
 800a846:	4642      	mov	r2, r8
 800a848:	464b      	mov	r3, r9
 800a84a:	4606      	mov	r6, r0
 800a84c:	460f      	mov	r7, r1
 800a84e:	f7f6 f983 	bl	8000b58 <__aeabi_dcmpgt>
 800a852:	b9d0      	cbnz	r0, 800a88a <_dtoa_r+0x6c2>
 800a854:	4642      	mov	r2, r8
 800a856:	464b      	mov	r3, r9
 800a858:	4630      	mov	r0, r6
 800a85a:	4639      	mov	r1, r7
 800a85c:	f7f6 f954 	bl	8000b08 <__aeabi_dcmpeq>
 800a860:	b110      	cbz	r0, 800a868 <_dtoa_r+0x6a0>
 800a862:	f01a 0f01 	tst.w	sl, #1
 800a866:	d110      	bne.n	800a88a <_dtoa_r+0x6c2>
 800a868:	4620      	mov	r0, r4
 800a86a:	ee18 1a10 	vmov	r1, s16
 800a86e:	f000 faf7 	bl	800ae60 <_Bfree>
 800a872:	2300      	movs	r3, #0
 800a874:	9800      	ldr	r0, [sp, #0]
 800a876:	702b      	strb	r3, [r5, #0]
 800a878:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a87a:	3001      	adds	r0, #1
 800a87c:	6018      	str	r0, [r3, #0]
 800a87e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a880:	2b00      	cmp	r3, #0
 800a882:	f43f acf1 	beq.w	800a268 <_dtoa_r+0xa0>
 800a886:	601d      	str	r5, [r3, #0]
 800a888:	e4ee      	b.n	800a268 <_dtoa_r+0xa0>
 800a88a:	9f00      	ldr	r7, [sp, #0]
 800a88c:	462b      	mov	r3, r5
 800a88e:	461d      	mov	r5, r3
 800a890:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a894:	2a39      	cmp	r2, #57	; 0x39
 800a896:	d106      	bne.n	800a8a6 <_dtoa_r+0x6de>
 800a898:	9a01      	ldr	r2, [sp, #4]
 800a89a:	429a      	cmp	r2, r3
 800a89c:	d1f7      	bne.n	800a88e <_dtoa_r+0x6c6>
 800a89e:	9901      	ldr	r1, [sp, #4]
 800a8a0:	2230      	movs	r2, #48	; 0x30
 800a8a2:	3701      	adds	r7, #1
 800a8a4:	700a      	strb	r2, [r1, #0]
 800a8a6:	781a      	ldrb	r2, [r3, #0]
 800a8a8:	3201      	adds	r2, #1
 800a8aa:	701a      	strb	r2, [r3, #0]
 800a8ac:	e790      	b.n	800a7d0 <_dtoa_r+0x608>
 800a8ae:	4ba6      	ldr	r3, [pc, #664]	; (800ab48 <_dtoa_r+0x980>)
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	f7f5 fec1 	bl	8000638 <__aeabi_dmul>
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	4606      	mov	r6, r0
 800a8bc:	460f      	mov	r7, r1
 800a8be:	f7f6 f923 	bl	8000b08 <__aeabi_dcmpeq>
 800a8c2:	2800      	cmp	r0, #0
 800a8c4:	d09d      	beq.n	800a802 <_dtoa_r+0x63a>
 800a8c6:	e7cf      	b.n	800a868 <_dtoa_r+0x6a0>
 800a8c8:	9a08      	ldr	r2, [sp, #32]
 800a8ca:	2a00      	cmp	r2, #0
 800a8cc:	f000 80d7 	beq.w	800aa7e <_dtoa_r+0x8b6>
 800a8d0:	9a06      	ldr	r2, [sp, #24]
 800a8d2:	2a01      	cmp	r2, #1
 800a8d4:	f300 80ba 	bgt.w	800aa4c <_dtoa_r+0x884>
 800a8d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a8da:	2a00      	cmp	r2, #0
 800a8dc:	f000 80b2 	beq.w	800aa44 <_dtoa_r+0x87c>
 800a8e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a8e4:	9e07      	ldr	r6, [sp, #28]
 800a8e6:	9d04      	ldr	r5, [sp, #16]
 800a8e8:	9a04      	ldr	r2, [sp, #16]
 800a8ea:	441a      	add	r2, r3
 800a8ec:	9204      	str	r2, [sp, #16]
 800a8ee:	9a05      	ldr	r2, [sp, #20]
 800a8f0:	2101      	movs	r1, #1
 800a8f2:	441a      	add	r2, r3
 800a8f4:	4620      	mov	r0, r4
 800a8f6:	9205      	str	r2, [sp, #20]
 800a8f8:	f000 fb6a 	bl	800afd0 <__i2b>
 800a8fc:	4607      	mov	r7, r0
 800a8fe:	2d00      	cmp	r5, #0
 800a900:	dd0c      	ble.n	800a91c <_dtoa_r+0x754>
 800a902:	9b05      	ldr	r3, [sp, #20]
 800a904:	2b00      	cmp	r3, #0
 800a906:	dd09      	ble.n	800a91c <_dtoa_r+0x754>
 800a908:	42ab      	cmp	r3, r5
 800a90a:	9a04      	ldr	r2, [sp, #16]
 800a90c:	bfa8      	it	ge
 800a90e:	462b      	movge	r3, r5
 800a910:	1ad2      	subs	r2, r2, r3
 800a912:	9204      	str	r2, [sp, #16]
 800a914:	9a05      	ldr	r2, [sp, #20]
 800a916:	1aed      	subs	r5, r5, r3
 800a918:	1ad3      	subs	r3, r2, r3
 800a91a:	9305      	str	r3, [sp, #20]
 800a91c:	9b07      	ldr	r3, [sp, #28]
 800a91e:	b31b      	cbz	r3, 800a968 <_dtoa_r+0x7a0>
 800a920:	9b08      	ldr	r3, [sp, #32]
 800a922:	2b00      	cmp	r3, #0
 800a924:	f000 80af 	beq.w	800aa86 <_dtoa_r+0x8be>
 800a928:	2e00      	cmp	r6, #0
 800a92a:	dd13      	ble.n	800a954 <_dtoa_r+0x78c>
 800a92c:	4639      	mov	r1, r7
 800a92e:	4632      	mov	r2, r6
 800a930:	4620      	mov	r0, r4
 800a932:	f000 fc0d 	bl	800b150 <__pow5mult>
 800a936:	ee18 2a10 	vmov	r2, s16
 800a93a:	4601      	mov	r1, r0
 800a93c:	4607      	mov	r7, r0
 800a93e:	4620      	mov	r0, r4
 800a940:	f000 fb5c 	bl	800affc <__multiply>
 800a944:	ee18 1a10 	vmov	r1, s16
 800a948:	4680      	mov	r8, r0
 800a94a:	4620      	mov	r0, r4
 800a94c:	f000 fa88 	bl	800ae60 <_Bfree>
 800a950:	ee08 8a10 	vmov	s16, r8
 800a954:	9b07      	ldr	r3, [sp, #28]
 800a956:	1b9a      	subs	r2, r3, r6
 800a958:	d006      	beq.n	800a968 <_dtoa_r+0x7a0>
 800a95a:	ee18 1a10 	vmov	r1, s16
 800a95e:	4620      	mov	r0, r4
 800a960:	f000 fbf6 	bl	800b150 <__pow5mult>
 800a964:	ee08 0a10 	vmov	s16, r0
 800a968:	2101      	movs	r1, #1
 800a96a:	4620      	mov	r0, r4
 800a96c:	f000 fb30 	bl	800afd0 <__i2b>
 800a970:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a972:	2b00      	cmp	r3, #0
 800a974:	4606      	mov	r6, r0
 800a976:	f340 8088 	ble.w	800aa8a <_dtoa_r+0x8c2>
 800a97a:	461a      	mov	r2, r3
 800a97c:	4601      	mov	r1, r0
 800a97e:	4620      	mov	r0, r4
 800a980:	f000 fbe6 	bl	800b150 <__pow5mult>
 800a984:	9b06      	ldr	r3, [sp, #24]
 800a986:	2b01      	cmp	r3, #1
 800a988:	4606      	mov	r6, r0
 800a98a:	f340 8081 	ble.w	800aa90 <_dtoa_r+0x8c8>
 800a98e:	f04f 0800 	mov.w	r8, #0
 800a992:	6933      	ldr	r3, [r6, #16]
 800a994:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a998:	6918      	ldr	r0, [r3, #16]
 800a99a:	f000 fac9 	bl	800af30 <__hi0bits>
 800a99e:	f1c0 0020 	rsb	r0, r0, #32
 800a9a2:	9b05      	ldr	r3, [sp, #20]
 800a9a4:	4418      	add	r0, r3
 800a9a6:	f010 001f 	ands.w	r0, r0, #31
 800a9aa:	f000 8092 	beq.w	800aad2 <_dtoa_r+0x90a>
 800a9ae:	f1c0 0320 	rsb	r3, r0, #32
 800a9b2:	2b04      	cmp	r3, #4
 800a9b4:	f340 808a 	ble.w	800aacc <_dtoa_r+0x904>
 800a9b8:	f1c0 001c 	rsb	r0, r0, #28
 800a9bc:	9b04      	ldr	r3, [sp, #16]
 800a9be:	4403      	add	r3, r0
 800a9c0:	9304      	str	r3, [sp, #16]
 800a9c2:	9b05      	ldr	r3, [sp, #20]
 800a9c4:	4403      	add	r3, r0
 800a9c6:	4405      	add	r5, r0
 800a9c8:	9305      	str	r3, [sp, #20]
 800a9ca:	9b04      	ldr	r3, [sp, #16]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	dd07      	ble.n	800a9e0 <_dtoa_r+0x818>
 800a9d0:	ee18 1a10 	vmov	r1, s16
 800a9d4:	461a      	mov	r2, r3
 800a9d6:	4620      	mov	r0, r4
 800a9d8:	f000 fc14 	bl	800b204 <__lshift>
 800a9dc:	ee08 0a10 	vmov	s16, r0
 800a9e0:	9b05      	ldr	r3, [sp, #20]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	dd05      	ble.n	800a9f2 <_dtoa_r+0x82a>
 800a9e6:	4631      	mov	r1, r6
 800a9e8:	461a      	mov	r2, r3
 800a9ea:	4620      	mov	r0, r4
 800a9ec:	f000 fc0a 	bl	800b204 <__lshift>
 800a9f0:	4606      	mov	r6, r0
 800a9f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d06e      	beq.n	800aad6 <_dtoa_r+0x90e>
 800a9f8:	ee18 0a10 	vmov	r0, s16
 800a9fc:	4631      	mov	r1, r6
 800a9fe:	f000 fc71 	bl	800b2e4 <__mcmp>
 800aa02:	2800      	cmp	r0, #0
 800aa04:	da67      	bge.n	800aad6 <_dtoa_r+0x90e>
 800aa06:	9b00      	ldr	r3, [sp, #0]
 800aa08:	3b01      	subs	r3, #1
 800aa0a:	ee18 1a10 	vmov	r1, s16
 800aa0e:	9300      	str	r3, [sp, #0]
 800aa10:	220a      	movs	r2, #10
 800aa12:	2300      	movs	r3, #0
 800aa14:	4620      	mov	r0, r4
 800aa16:	f000 fa45 	bl	800aea4 <__multadd>
 800aa1a:	9b08      	ldr	r3, [sp, #32]
 800aa1c:	ee08 0a10 	vmov	s16, r0
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	f000 81b1 	beq.w	800ad88 <_dtoa_r+0xbc0>
 800aa26:	2300      	movs	r3, #0
 800aa28:	4639      	mov	r1, r7
 800aa2a:	220a      	movs	r2, #10
 800aa2c:	4620      	mov	r0, r4
 800aa2e:	f000 fa39 	bl	800aea4 <__multadd>
 800aa32:	9b02      	ldr	r3, [sp, #8]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	4607      	mov	r7, r0
 800aa38:	f300 808e 	bgt.w	800ab58 <_dtoa_r+0x990>
 800aa3c:	9b06      	ldr	r3, [sp, #24]
 800aa3e:	2b02      	cmp	r3, #2
 800aa40:	dc51      	bgt.n	800aae6 <_dtoa_r+0x91e>
 800aa42:	e089      	b.n	800ab58 <_dtoa_r+0x990>
 800aa44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aa46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aa4a:	e74b      	b.n	800a8e4 <_dtoa_r+0x71c>
 800aa4c:	9b03      	ldr	r3, [sp, #12]
 800aa4e:	1e5e      	subs	r6, r3, #1
 800aa50:	9b07      	ldr	r3, [sp, #28]
 800aa52:	42b3      	cmp	r3, r6
 800aa54:	bfbf      	itttt	lt
 800aa56:	9b07      	ldrlt	r3, [sp, #28]
 800aa58:	9607      	strlt	r6, [sp, #28]
 800aa5a:	1af2      	sublt	r2, r6, r3
 800aa5c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800aa5e:	bfb6      	itet	lt
 800aa60:	189b      	addlt	r3, r3, r2
 800aa62:	1b9e      	subge	r6, r3, r6
 800aa64:	930a      	strlt	r3, [sp, #40]	; 0x28
 800aa66:	9b03      	ldr	r3, [sp, #12]
 800aa68:	bfb8      	it	lt
 800aa6a:	2600      	movlt	r6, #0
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	bfb7      	itett	lt
 800aa70:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800aa74:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800aa78:	1a9d      	sublt	r5, r3, r2
 800aa7a:	2300      	movlt	r3, #0
 800aa7c:	e734      	b.n	800a8e8 <_dtoa_r+0x720>
 800aa7e:	9e07      	ldr	r6, [sp, #28]
 800aa80:	9d04      	ldr	r5, [sp, #16]
 800aa82:	9f08      	ldr	r7, [sp, #32]
 800aa84:	e73b      	b.n	800a8fe <_dtoa_r+0x736>
 800aa86:	9a07      	ldr	r2, [sp, #28]
 800aa88:	e767      	b.n	800a95a <_dtoa_r+0x792>
 800aa8a:	9b06      	ldr	r3, [sp, #24]
 800aa8c:	2b01      	cmp	r3, #1
 800aa8e:	dc18      	bgt.n	800aac2 <_dtoa_r+0x8fa>
 800aa90:	f1ba 0f00 	cmp.w	sl, #0
 800aa94:	d115      	bne.n	800aac2 <_dtoa_r+0x8fa>
 800aa96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aa9a:	b993      	cbnz	r3, 800aac2 <_dtoa_r+0x8fa>
 800aa9c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800aaa0:	0d1b      	lsrs	r3, r3, #20
 800aaa2:	051b      	lsls	r3, r3, #20
 800aaa4:	b183      	cbz	r3, 800aac8 <_dtoa_r+0x900>
 800aaa6:	9b04      	ldr	r3, [sp, #16]
 800aaa8:	3301      	adds	r3, #1
 800aaaa:	9304      	str	r3, [sp, #16]
 800aaac:	9b05      	ldr	r3, [sp, #20]
 800aaae:	3301      	adds	r3, #1
 800aab0:	9305      	str	r3, [sp, #20]
 800aab2:	f04f 0801 	mov.w	r8, #1
 800aab6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	f47f af6a 	bne.w	800a992 <_dtoa_r+0x7ca>
 800aabe:	2001      	movs	r0, #1
 800aac0:	e76f      	b.n	800a9a2 <_dtoa_r+0x7da>
 800aac2:	f04f 0800 	mov.w	r8, #0
 800aac6:	e7f6      	b.n	800aab6 <_dtoa_r+0x8ee>
 800aac8:	4698      	mov	r8, r3
 800aaca:	e7f4      	b.n	800aab6 <_dtoa_r+0x8ee>
 800aacc:	f43f af7d 	beq.w	800a9ca <_dtoa_r+0x802>
 800aad0:	4618      	mov	r0, r3
 800aad2:	301c      	adds	r0, #28
 800aad4:	e772      	b.n	800a9bc <_dtoa_r+0x7f4>
 800aad6:	9b03      	ldr	r3, [sp, #12]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	dc37      	bgt.n	800ab4c <_dtoa_r+0x984>
 800aadc:	9b06      	ldr	r3, [sp, #24]
 800aade:	2b02      	cmp	r3, #2
 800aae0:	dd34      	ble.n	800ab4c <_dtoa_r+0x984>
 800aae2:	9b03      	ldr	r3, [sp, #12]
 800aae4:	9302      	str	r3, [sp, #8]
 800aae6:	9b02      	ldr	r3, [sp, #8]
 800aae8:	b96b      	cbnz	r3, 800ab06 <_dtoa_r+0x93e>
 800aaea:	4631      	mov	r1, r6
 800aaec:	2205      	movs	r2, #5
 800aaee:	4620      	mov	r0, r4
 800aaf0:	f000 f9d8 	bl	800aea4 <__multadd>
 800aaf4:	4601      	mov	r1, r0
 800aaf6:	4606      	mov	r6, r0
 800aaf8:	ee18 0a10 	vmov	r0, s16
 800aafc:	f000 fbf2 	bl	800b2e4 <__mcmp>
 800ab00:	2800      	cmp	r0, #0
 800ab02:	f73f adbb 	bgt.w	800a67c <_dtoa_r+0x4b4>
 800ab06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab08:	9d01      	ldr	r5, [sp, #4]
 800ab0a:	43db      	mvns	r3, r3
 800ab0c:	9300      	str	r3, [sp, #0]
 800ab0e:	f04f 0800 	mov.w	r8, #0
 800ab12:	4631      	mov	r1, r6
 800ab14:	4620      	mov	r0, r4
 800ab16:	f000 f9a3 	bl	800ae60 <_Bfree>
 800ab1a:	2f00      	cmp	r7, #0
 800ab1c:	f43f aea4 	beq.w	800a868 <_dtoa_r+0x6a0>
 800ab20:	f1b8 0f00 	cmp.w	r8, #0
 800ab24:	d005      	beq.n	800ab32 <_dtoa_r+0x96a>
 800ab26:	45b8      	cmp	r8, r7
 800ab28:	d003      	beq.n	800ab32 <_dtoa_r+0x96a>
 800ab2a:	4641      	mov	r1, r8
 800ab2c:	4620      	mov	r0, r4
 800ab2e:	f000 f997 	bl	800ae60 <_Bfree>
 800ab32:	4639      	mov	r1, r7
 800ab34:	4620      	mov	r0, r4
 800ab36:	f000 f993 	bl	800ae60 <_Bfree>
 800ab3a:	e695      	b.n	800a868 <_dtoa_r+0x6a0>
 800ab3c:	2600      	movs	r6, #0
 800ab3e:	4637      	mov	r7, r6
 800ab40:	e7e1      	b.n	800ab06 <_dtoa_r+0x93e>
 800ab42:	9700      	str	r7, [sp, #0]
 800ab44:	4637      	mov	r7, r6
 800ab46:	e599      	b.n	800a67c <_dtoa_r+0x4b4>
 800ab48:	40240000 	.word	0x40240000
 800ab4c:	9b08      	ldr	r3, [sp, #32]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	f000 80ca 	beq.w	800ace8 <_dtoa_r+0xb20>
 800ab54:	9b03      	ldr	r3, [sp, #12]
 800ab56:	9302      	str	r3, [sp, #8]
 800ab58:	2d00      	cmp	r5, #0
 800ab5a:	dd05      	ble.n	800ab68 <_dtoa_r+0x9a0>
 800ab5c:	4639      	mov	r1, r7
 800ab5e:	462a      	mov	r2, r5
 800ab60:	4620      	mov	r0, r4
 800ab62:	f000 fb4f 	bl	800b204 <__lshift>
 800ab66:	4607      	mov	r7, r0
 800ab68:	f1b8 0f00 	cmp.w	r8, #0
 800ab6c:	d05b      	beq.n	800ac26 <_dtoa_r+0xa5e>
 800ab6e:	6879      	ldr	r1, [r7, #4]
 800ab70:	4620      	mov	r0, r4
 800ab72:	f000 f935 	bl	800ade0 <_Balloc>
 800ab76:	4605      	mov	r5, r0
 800ab78:	b928      	cbnz	r0, 800ab86 <_dtoa_r+0x9be>
 800ab7a:	4b87      	ldr	r3, [pc, #540]	; (800ad98 <_dtoa_r+0xbd0>)
 800ab7c:	4602      	mov	r2, r0
 800ab7e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ab82:	f7ff bb3b 	b.w	800a1fc <_dtoa_r+0x34>
 800ab86:	693a      	ldr	r2, [r7, #16]
 800ab88:	3202      	adds	r2, #2
 800ab8a:	0092      	lsls	r2, r2, #2
 800ab8c:	f107 010c 	add.w	r1, r7, #12
 800ab90:	300c      	adds	r0, #12
 800ab92:	f000 f90b 	bl	800adac <memcpy>
 800ab96:	2201      	movs	r2, #1
 800ab98:	4629      	mov	r1, r5
 800ab9a:	4620      	mov	r0, r4
 800ab9c:	f000 fb32 	bl	800b204 <__lshift>
 800aba0:	9b01      	ldr	r3, [sp, #4]
 800aba2:	f103 0901 	add.w	r9, r3, #1
 800aba6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800abaa:	4413      	add	r3, r2
 800abac:	9305      	str	r3, [sp, #20]
 800abae:	f00a 0301 	and.w	r3, sl, #1
 800abb2:	46b8      	mov	r8, r7
 800abb4:	9304      	str	r3, [sp, #16]
 800abb6:	4607      	mov	r7, r0
 800abb8:	4631      	mov	r1, r6
 800abba:	ee18 0a10 	vmov	r0, s16
 800abbe:	f7ff fa76 	bl	800a0ae <quorem>
 800abc2:	4641      	mov	r1, r8
 800abc4:	9002      	str	r0, [sp, #8]
 800abc6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800abca:	ee18 0a10 	vmov	r0, s16
 800abce:	f000 fb89 	bl	800b2e4 <__mcmp>
 800abd2:	463a      	mov	r2, r7
 800abd4:	9003      	str	r0, [sp, #12]
 800abd6:	4631      	mov	r1, r6
 800abd8:	4620      	mov	r0, r4
 800abda:	f000 fb9f 	bl	800b31c <__mdiff>
 800abde:	68c2      	ldr	r2, [r0, #12]
 800abe0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800abe4:	4605      	mov	r5, r0
 800abe6:	bb02      	cbnz	r2, 800ac2a <_dtoa_r+0xa62>
 800abe8:	4601      	mov	r1, r0
 800abea:	ee18 0a10 	vmov	r0, s16
 800abee:	f000 fb79 	bl	800b2e4 <__mcmp>
 800abf2:	4602      	mov	r2, r0
 800abf4:	4629      	mov	r1, r5
 800abf6:	4620      	mov	r0, r4
 800abf8:	9207      	str	r2, [sp, #28]
 800abfa:	f000 f931 	bl	800ae60 <_Bfree>
 800abfe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ac02:	ea43 0102 	orr.w	r1, r3, r2
 800ac06:	9b04      	ldr	r3, [sp, #16]
 800ac08:	430b      	orrs	r3, r1
 800ac0a:	464d      	mov	r5, r9
 800ac0c:	d10f      	bne.n	800ac2e <_dtoa_r+0xa66>
 800ac0e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ac12:	d02a      	beq.n	800ac6a <_dtoa_r+0xaa2>
 800ac14:	9b03      	ldr	r3, [sp, #12]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	dd02      	ble.n	800ac20 <_dtoa_r+0xa58>
 800ac1a:	9b02      	ldr	r3, [sp, #8]
 800ac1c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ac20:	f88b a000 	strb.w	sl, [fp]
 800ac24:	e775      	b.n	800ab12 <_dtoa_r+0x94a>
 800ac26:	4638      	mov	r0, r7
 800ac28:	e7ba      	b.n	800aba0 <_dtoa_r+0x9d8>
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	e7e2      	b.n	800abf4 <_dtoa_r+0xa2c>
 800ac2e:	9b03      	ldr	r3, [sp, #12]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	db04      	blt.n	800ac3e <_dtoa_r+0xa76>
 800ac34:	9906      	ldr	r1, [sp, #24]
 800ac36:	430b      	orrs	r3, r1
 800ac38:	9904      	ldr	r1, [sp, #16]
 800ac3a:	430b      	orrs	r3, r1
 800ac3c:	d122      	bne.n	800ac84 <_dtoa_r+0xabc>
 800ac3e:	2a00      	cmp	r2, #0
 800ac40:	ddee      	ble.n	800ac20 <_dtoa_r+0xa58>
 800ac42:	ee18 1a10 	vmov	r1, s16
 800ac46:	2201      	movs	r2, #1
 800ac48:	4620      	mov	r0, r4
 800ac4a:	f000 fadb 	bl	800b204 <__lshift>
 800ac4e:	4631      	mov	r1, r6
 800ac50:	ee08 0a10 	vmov	s16, r0
 800ac54:	f000 fb46 	bl	800b2e4 <__mcmp>
 800ac58:	2800      	cmp	r0, #0
 800ac5a:	dc03      	bgt.n	800ac64 <_dtoa_r+0xa9c>
 800ac5c:	d1e0      	bne.n	800ac20 <_dtoa_r+0xa58>
 800ac5e:	f01a 0f01 	tst.w	sl, #1
 800ac62:	d0dd      	beq.n	800ac20 <_dtoa_r+0xa58>
 800ac64:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ac68:	d1d7      	bne.n	800ac1a <_dtoa_r+0xa52>
 800ac6a:	2339      	movs	r3, #57	; 0x39
 800ac6c:	f88b 3000 	strb.w	r3, [fp]
 800ac70:	462b      	mov	r3, r5
 800ac72:	461d      	mov	r5, r3
 800ac74:	3b01      	subs	r3, #1
 800ac76:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ac7a:	2a39      	cmp	r2, #57	; 0x39
 800ac7c:	d071      	beq.n	800ad62 <_dtoa_r+0xb9a>
 800ac7e:	3201      	adds	r2, #1
 800ac80:	701a      	strb	r2, [r3, #0]
 800ac82:	e746      	b.n	800ab12 <_dtoa_r+0x94a>
 800ac84:	2a00      	cmp	r2, #0
 800ac86:	dd07      	ble.n	800ac98 <_dtoa_r+0xad0>
 800ac88:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ac8c:	d0ed      	beq.n	800ac6a <_dtoa_r+0xaa2>
 800ac8e:	f10a 0301 	add.w	r3, sl, #1
 800ac92:	f88b 3000 	strb.w	r3, [fp]
 800ac96:	e73c      	b.n	800ab12 <_dtoa_r+0x94a>
 800ac98:	9b05      	ldr	r3, [sp, #20]
 800ac9a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ac9e:	4599      	cmp	r9, r3
 800aca0:	d047      	beq.n	800ad32 <_dtoa_r+0xb6a>
 800aca2:	ee18 1a10 	vmov	r1, s16
 800aca6:	2300      	movs	r3, #0
 800aca8:	220a      	movs	r2, #10
 800acaa:	4620      	mov	r0, r4
 800acac:	f000 f8fa 	bl	800aea4 <__multadd>
 800acb0:	45b8      	cmp	r8, r7
 800acb2:	ee08 0a10 	vmov	s16, r0
 800acb6:	f04f 0300 	mov.w	r3, #0
 800acba:	f04f 020a 	mov.w	r2, #10
 800acbe:	4641      	mov	r1, r8
 800acc0:	4620      	mov	r0, r4
 800acc2:	d106      	bne.n	800acd2 <_dtoa_r+0xb0a>
 800acc4:	f000 f8ee 	bl	800aea4 <__multadd>
 800acc8:	4680      	mov	r8, r0
 800acca:	4607      	mov	r7, r0
 800accc:	f109 0901 	add.w	r9, r9, #1
 800acd0:	e772      	b.n	800abb8 <_dtoa_r+0x9f0>
 800acd2:	f000 f8e7 	bl	800aea4 <__multadd>
 800acd6:	4639      	mov	r1, r7
 800acd8:	4680      	mov	r8, r0
 800acda:	2300      	movs	r3, #0
 800acdc:	220a      	movs	r2, #10
 800acde:	4620      	mov	r0, r4
 800ace0:	f000 f8e0 	bl	800aea4 <__multadd>
 800ace4:	4607      	mov	r7, r0
 800ace6:	e7f1      	b.n	800accc <_dtoa_r+0xb04>
 800ace8:	9b03      	ldr	r3, [sp, #12]
 800acea:	9302      	str	r3, [sp, #8]
 800acec:	9d01      	ldr	r5, [sp, #4]
 800acee:	ee18 0a10 	vmov	r0, s16
 800acf2:	4631      	mov	r1, r6
 800acf4:	f7ff f9db 	bl	800a0ae <quorem>
 800acf8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800acfc:	9b01      	ldr	r3, [sp, #4]
 800acfe:	f805 ab01 	strb.w	sl, [r5], #1
 800ad02:	1aea      	subs	r2, r5, r3
 800ad04:	9b02      	ldr	r3, [sp, #8]
 800ad06:	4293      	cmp	r3, r2
 800ad08:	dd09      	ble.n	800ad1e <_dtoa_r+0xb56>
 800ad0a:	ee18 1a10 	vmov	r1, s16
 800ad0e:	2300      	movs	r3, #0
 800ad10:	220a      	movs	r2, #10
 800ad12:	4620      	mov	r0, r4
 800ad14:	f000 f8c6 	bl	800aea4 <__multadd>
 800ad18:	ee08 0a10 	vmov	s16, r0
 800ad1c:	e7e7      	b.n	800acee <_dtoa_r+0xb26>
 800ad1e:	9b02      	ldr	r3, [sp, #8]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	bfc8      	it	gt
 800ad24:	461d      	movgt	r5, r3
 800ad26:	9b01      	ldr	r3, [sp, #4]
 800ad28:	bfd8      	it	le
 800ad2a:	2501      	movle	r5, #1
 800ad2c:	441d      	add	r5, r3
 800ad2e:	f04f 0800 	mov.w	r8, #0
 800ad32:	ee18 1a10 	vmov	r1, s16
 800ad36:	2201      	movs	r2, #1
 800ad38:	4620      	mov	r0, r4
 800ad3a:	f000 fa63 	bl	800b204 <__lshift>
 800ad3e:	4631      	mov	r1, r6
 800ad40:	ee08 0a10 	vmov	s16, r0
 800ad44:	f000 face 	bl	800b2e4 <__mcmp>
 800ad48:	2800      	cmp	r0, #0
 800ad4a:	dc91      	bgt.n	800ac70 <_dtoa_r+0xaa8>
 800ad4c:	d102      	bne.n	800ad54 <_dtoa_r+0xb8c>
 800ad4e:	f01a 0f01 	tst.w	sl, #1
 800ad52:	d18d      	bne.n	800ac70 <_dtoa_r+0xaa8>
 800ad54:	462b      	mov	r3, r5
 800ad56:	461d      	mov	r5, r3
 800ad58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad5c:	2a30      	cmp	r2, #48	; 0x30
 800ad5e:	d0fa      	beq.n	800ad56 <_dtoa_r+0xb8e>
 800ad60:	e6d7      	b.n	800ab12 <_dtoa_r+0x94a>
 800ad62:	9a01      	ldr	r2, [sp, #4]
 800ad64:	429a      	cmp	r2, r3
 800ad66:	d184      	bne.n	800ac72 <_dtoa_r+0xaaa>
 800ad68:	9b00      	ldr	r3, [sp, #0]
 800ad6a:	3301      	adds	r3, #1
 800ad6c:	9300      	str	r3, [sp, #0]
 800ad6e:	2331      	movs	r3, #49	; 0x31
 800ad70:	7013      	strb	r3, [r2, #0]
 800ad72:	e6ce      	b.n	800ab12 <_dtoa_r+0x94a>
 800ad74:	4b09      	ldr	r3, [pc, #36]	; (800ad9c <_dtoa_r+0xbd4>)
 800ad76:	f7ff ba95 	b.w	800a2a4 <_dtoa_r+0xdc>
 800ad7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	f47f aa6e 	bne.w	800a25e <_dtoa_r+0x96>
 800ad82:	4b07      	ldr	r3, [pc, #28]	; (800ada0 <_dtoa_r+0xbd8>)
 800ad84:	f7ff ba8e 	b.w	800a2a4 <_dtoa_r+0xdc>
 800ad88:	9b02      	ldr	r3, [sp, #8]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	dcae      	bgt.n	800acec <_dtoa_r+0xb24>
 800ad8e:	9b06      	ldr	r3, [sp, #24]
 800ad90:	2b02      	cmp	r3, #2
 800ad92:	f73f aea8 	bgt.w	800aae6 <_dtoa_r+0x91e>
 800ad96:	e7a9      	b.n	800acec <_dtoa_r+0xb24>
 800ad98:	0800c703 	.word	0x0800c703
 800ad9c:	0800c660 	.word	0x0800c660
 800ada0:	0800c684 	.word	0x0800c684

0800ada4 <_localeconv_r>:
 800ada4:	4800      	ldr	r0, [pc, #0]	; (800ada8 <_localeconv_r+0x4>)
 800ada6:	4770      	bx	lr
 800ada8:	20002550 	.word	0x20002550

0800adac <memcpy>:
 800adac:	440a      	add	r2, r1
 800adae:	4291      	cmp	r1, r2
 800adb0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800adb4:	d100      	bne.n	800adb8 <memcpy+0xc>
 800adb6:	4770      	bx	lr
 800adb8:	b510      	push	{r4, lr}
 800adba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800adbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800adc2:	4291      	cmp	r1, r2
 800adc4:	d1f9      	bne.n	800adba <memcpy+0xe>
 800adc6:	bd10      	pop	{r4, pc}

0800adc8 <__malloc_lock>:
 800adc8:	4801      	ldr	r0, [pc, #4]	; (800add0 <__malloc_lock+0x8>)
 800adca:	f000 bd30 	b.w	800b82e <__retarget_lock_acquire_recursive>
 800adce:	bf00      	nop
 800add0:	20002b28 	.word	0x20002b28

0800add4 <__malloc_unlock>:
 800add4:	4801      	ldr	r0, [pc, #4]	; (800addc <__malloc_unlock+0x8>)
 800add6:	f000 bd2b 	b.w	800b830 <__retarget_lock_release_recursive>
 800adda:	bf00      	nop
 800addc:	20002b28 	.word	0x20002b28

0800ade0 <_Balloc>:
 800ade0:	b570      	push	{r4, r5, r6, lr}
 800ade2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ade4:	4604      	mov	r4, r0
 800ade6:	460d      	mov	r5, r1
 800ade8:	b976      	cbnz	r6, 800ae08 <_Balloc+0x28>
 800adea:	2010      	movs	r0, #16
 800adec:	f7fe fbba 	bl	8009564 <malloc>
 800adf0:	4602      	mov	r2, r0
 800adf2:	6260      	str	r0, [r4, #36]	; 0x24
 800adf4:	b920      	cbnz	r0, 800ae00 <_Balloc+0x20>
 800adf6:	4b18      	ldr	r3, [pc, #96]	; (800ae58 <_Balloc+0x78>)
 800adf8:	4818      	ldr	r0, [pc, #96]	; (800ae5c <_Balloc+0x7c>)
 800adfa:	2166      	movs	r1, #102	; 0x66
 800adfc:	f000 fce6 	bl	800b7cc <__assert_func>
 800ae00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae04:	6006      	str	r6, [r0, #0]
 800ae06:	60c6      	str	r6, [r0, #12]
 800ae08:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ae0a:	68f3      	ldr	r3, [r6, #12]
 800ae0c:	b183      	cbz	r3, 800ae30 <_Balloc+0x50>
 800ae0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae10:	68db      	ldr	r3, [r3, #12]
 800ae12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ae16:	b9b8      	cbnz	r0, 800ae48 <_Balloc+0x68>
 800ae18:	2101      	movs	r1, #1
 800ae1a:	fa01 f605 	lsl.w	r6, r1, r5
 800ae1e:	1d72      	adds	r2, r6, #5
 800ae20:	0092      	lsls	r2, r2, #2
 800ae22:	4620      	mov	r0, r4
 800ae24:	f000 fb60 	bl	800b4e8 <_calloc_r>
 800ae28:	b160      	cbz	r0, 800ae44 <_Balloc+0x64>
 800ae2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ae2e:	e00e      	b.n	800ae4e <_Balloc+0x6e>
 800ae30:	2221      	movs	r2, #33	; 0x21
 800ae32:	2104      	movs	r1, #4
 800ae34:	4620      	mov	r0, r4
 800ae36:	f000 fb57 	bl	800b4e8 <_calloc_r>
 800ae3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae3c:	60f0      	str	r0, [r6, #12]
 800ae3e:	68db      	ldr	r3, [r3, #12]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d1e4      	bne.n	800ae0e <_Balloc+0x2e>
 800ae44:	2000      	movs	r0, #0
 800ae46:	bd70      	pop	{r4, r5, r6, pc}
 800ae48:	6802      	ldr	r2, [r0, #0]
 800ae4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ae4e:	2300      	movs	r3, #0
 800ae50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ae54:	e7f7      	b.n	800ae46 <_Balloc+0x66>
 800ae56:	bf00      	nop
 800ae58:	0800c691 	.word	0x0800c691
 800ae5c:	0800c714 	.word	0x0800c714

0800ae60 <_Bfree>:
 800ae60:	b570      	push	{r4, r5, r6, lr}
 800ae62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ae64:	4605      	mov	r5, r0
 800ae66:	460c      	mov	r4, r1
 800ae68:	b976      	cbnz	r6, 800ae88 <_Bfree+0x28>
 800ae6a:	2010      	movs	r0, #16
 800ae6c:	f7fe fb7a 	bl	8009564 <malloc>
 800ae70:	4602      	mov	r2, r0
 800ae72:	6268      	str	r0, [r5, #36]	; 0x24
 800ae74:	b920      	cbnz	r0, 800ae80 <_Bfree+0x20>
 800ae76:	4b09      	ldr	r3, [pc, #36]	; (800ae9c <_Bfree+0x3c>)
 800ae78:	4809      	ldr	r0, [pc, #36]	; (800aea0 <_Bfree+0x40>)
 800ae7a:	218a      	movs	r1, #138	; 0x8a
 800ae7c:	f000 fca6 	bl	800b7cc <__assert_func>
 800ae80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae84:	6006      	str	r6, [r0, #0]
 800ae86:	60c6      	str	r6, [r0, #12]
 800ae88:	b13c      	cbz	r4, 800ae9a <_Bfree+0x3a>
 800ae8a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ae8c:	6862      	ldr	r2, [r4, #4]
 800ae8e:	68db      	ldr	r3, [r3, #12]
 800ae90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ae94:	6021      	str	r1, [r4, #0]
 800ae96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ae9a:	bd70      	pop	{r4, r5, r6, pc}
 800ae9c:	0800c691 	.word	0x0800c691
 800aea0:	0800c714 	.word	0x0800c714

0800aea4 <__multadd>:
 800aea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aea8:	690d      	ldr	r5, [r1, #16]
 800aeaa:	4607      	mov	r7, r0
 800aeac:	460c      	mov	r4, r1
 800aeae:	461e      	mov	r6, r3
 800aeb0:	f101 0c14 	add.w	ip, r1, #20
 800aeb4:	2000      	movs	r0, #0
 800aeb6:	f8dc 3000 	ldr.w	r3, [ip]
 800aeba:	b299      	uxth	r1, r3
 800aebc:	fb02 6101 	mla	r1, r2, r1, r6
 800aec0:	0c1e      	lsrs	r6, r3, #16
 800aec2:	0c0b      	lsrs	r3, r1, #16
 800aec4:	fb02 3306 	mla	r3, r2, r6, r3
 800aec8:	b289      	uxth	r1, r1
 800aeca:	3001      	adds	r0, #1
 800aecc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800aed0:	4285      	cmp	r5, r0
 800aed2:	f84c 1b04 	str.w	r1, [ip], #4
 800aed6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aeda:	dcec      	bgt.n	800aeb6 <__multadd+0x12>
 800aedc:	b30e      	cbz	r6, 800af22 <__multadd+0x7e>
 800aede:	68a3      	ldr	r3, [r4, #8]
 800aee0:	42ab      	cmp	r3, r5
 800aee2:	dc19      	bgt.n	800af18 <__multadd+0x74>
 800aee4:	6861      	ldr	r1, [r4, #4]
 800aee6:	4638      	mov	r0, r7
 800aee8:	3101      	adds	r1, #1
 800aeea:	f7ff ff79 	bl	800ade0 <_Balloc>
 800aeee:	4680      	mov	r8, r0
 800aef0:	b928      	cbnz	r0, 800aefe <__multadd+0x5a>
 800aef2:	4602      	mov	r2, r0
 800aef4:	4b0c      	ldr	r3, [pc, #48]	; (800af28 <__multadd+0x84>)
 800aef6:	480d      	ldr	r0, [pc, #52]	; (800af2c <__multadd+0x88>)
 800aef8:	21b5      	movs	r1, #181	; 0xb5
 800aefa:	f000 fc67 	bl	800b7cc <__assert_func>
 800aefe:	6922      	ldr	r2, [r4, #16]
 800af00:	3202      	adds	r2, #2
 800af02:	f104 010c 	add.w	r1, r4, #12
 800af06:	0092      	lsls	r2, r2, #2
 800af08:	300c      	adds	r0, #12
 800af0a:	f7ff ff4f 	bl	800adac <memcpy>
 800af0e:	4621      	mov	r1, r4
 800af10:	4638      	mov	r0, r7
 800af12:	f7ff ffa5 	bl	800ae60 <_Bfree>
 800af16:	4644      	mov	r4, r8
 800af18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800af1c:	3501      	adds	r5, #1
 800af1e:	615e      	str	r6, [r3, #20]
 800af20:	6125      	str	r5, [r4, #16]
 800af22:	4620      	mov	r0, r4
 800af24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af28:	0800c703 	.word	0x0800c703
 800af2c:	0800c714 	.word	0x0800c714

0800af30 <__hi0bits>:
 800af30:	0c03      	lsrs	r3, r0, #16
 800af32:	041b      	lsls	r3, r3, #16
 800af34:	b9d3      	cbnz	r3, 800af6c <__hi0bits+0x3c>
 800af36:	0400      	lsls	r0, r0, #16
 800af38:	2310      	movs	r3, #16
 800af3a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800af3e:	bf04      	itt	eq
 800af40:	0200      	lsleq	r0, r0, #8
 800af42:	3308      	addeq	r3, #8
 800af44:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800af48:	bf04      	itt	eq
 800af4a:	0100      	lsleq	r0, r0, #4
 800af4c:	3304      	addeq	r3, #4
 800af4e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800af52:	bf04      	itt	eq
 800af54:	0080      	lsleq	r0, r0, #2
 800af56:	3302      	addeq	r3, #2
 800af58:	2800      	cmp	r0, #0
 800af5a:	db05      	blt.n	800af68 <__hi0bits+0x38>
 800af5c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800af60:	f103 0301 	add.w	r3, r3, #1
 800af64:	bf08      	it	eq
 800af66:	2320      	moveq	r3, #32
 800af68:	4618      	mov	r0, r3
 800af6a:	4770      	bx	lr
 800af6c:	2300      	movs	r3, #0
 800af6e:	e7e4      	b.n	800af3a <__hi0bits+0xa>

0800af70 <__lo0bits>:
 800af70:	6803      	ldr	r3, [r0, #0]
 800af72:	f013 0207 	ands.w	r2, r3, #7
 800af76:	4601      	mov	r1, r0
 800af78:	d00b      	beq.n	800af92 <__lo0bits+0x22>
 800af7a:	07da      	lsls	r2, r3, #31
 800af7c:	d423      	bmi.n	800afc6 <__lo0bits+0x56>
 800af7e:	0798      	lsls	r0, r3, #30
 800af80:	bf49      	itett	mi
 800af82:	085b      	lsrmi	r3, r3, #1
 800af84:	089b      	lsrpl	r3, r3, #2
 800af86:	2001      	movmi	r0, #1
 800af88:	600b      	strmi	r3, [r1, #0]
 800af8a:	bf5c      	itt	pl
 800af8c:	600b      	strpl	r3, [r1, #0]
 800af8e:	2002      	movpl	r0, #2
 800af90:	4770      	bx	lr
 800af92:	b298      	uxth	r0, r3
 800af94:	b9a8      	cbnz	r0, 800afc2 <__lo0bits+0x52>
 800af96:	0c1b      	lsrs	r3, r3, #16
 800af98:	2010      	movs	r0, #16
 800af9a:	b2da      	uxtb	r2, r3
 800af9c:	b90a      	cbnz	r2, 800afa2 <__lo0bits+0x32>
 800af9e:	3008      	adds	r0, #8
 800afa0:	0a1b      	lsrs	r3, r3, #8
 800afa2:	071a      	lsls	r2, r3, #28
 800afa4:	bf04      	itt	eq
 800afa6:	091b      	lsreq	r3, r3, #4
 800afa8:	3004      	addeq	r0, #4
 800afaa:	079a      	lsls	r2, r3, #30
 800afac:	bf04      	itt	eq
 800afae:	089b      	lsreq	r3, r3, #2
 800afb0:	3002      	addeq	r0, #2
 800afb2:	07da      	lsls	r2, r3, #31
 800afb4:	d403      	bmi.n	800afbe <__lo0bits+0x4e>
 800afb6:	085b      	lsrs	r3, r3, #1
 800afb8:	f100 0001 	add.w	r0, r0, #1
 800afbc:	d005      	beq.n	800afca <__lo0bits+0x5a>
 800afbe:	600b      	str	r3, [r1, #0]
 800afc0:	4770      	bx	lr
 800afc2:	4610      	mov	r0, r2
 800afc4:	e7e9      	b.n	800af9a <__lo0bits+0x2a>
 800afc6:	2000      	movs	r0, #0
 800afc8:	4770      	bx	lr
 800afca:	2020      	movs	r0, #32
 800afcc:	4770      	bx	lr
	...

0800afd0 <__i2b>:
 800afd0:	b510      	push	{r4, lr}
 800afd2:	460c      	mov	r4, r1
 800afd4:	2101      	movs	r1, #1
 800afd6:	f7ff ff03 	bl	800ade0 <_Balloc>
 800afda:	4602      	mov	r2, r0
 800afdc:	b928      	cbnz	r0, 800afea <__i2b+0x1a>
 800afde:	4b05      	ldr	r3, [pc, #20]	; (800aff4 <__i2b+0x24>)
 800afe0:	4805      	ldr	r0, [pc, #20]	; (800aff8 <__i2b+0x28>)
 800afe2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800afe6:	f000 fbf1 	bl	800b7cc <__assert_func>
 800afea:	2301      	movs	r3, #1
 800afec:	6144      	str	r4, [r0, #20]
 800afee:	6103      	str	r3, [r0, #16]
 800aff0:	bd10      	pop	{r4, pc}
 800aff2:	bf00      	nop
 800aff4:	0800c703 	.word	0x0800c703
 800aff8:	0800c714 	.word	0x0800c714

0800affc <__multiply>:
 800affc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b000:	4691      	mov	r9, r2
 800b002:	690a      	ldr	r2, [r1, #16]
 800b004:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b008:	429a      	cmp	r2, r3
 800b00a:	bfb8      	it	lt
 800b00c:	460b      	movlt	r3, r1
 800b00e:	460c      	mov	r4, r1
 800b010:	bfbc      	itt	lt
 800b012:	464c      	movlt	r4, r9
 800b014:	4699      	movlt	r9, r3
 800b016:	6927      	ldr	r7, [r4, #16]
 800b018:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b01c:	68a3      	ldr	r3, [r4, #8]
 800b01e:	6861      	ldr	r1, [r4, #4]
 800b020:	eb07 060a 	add.w	r6, r7, sl
 800b024:	42b3      	cmp	r3, r6
 800b026:	b085      	sub	sp, #20
 800b028:	bfb8      	it	lt
 800b02a:	3101      	addlt	r1, #1
 800b02c:	f7ff fed8 	bl	800ade0 <_Balloc>
 800b030:	b930      	cbnz	r0, 800b040 <__multiply+0x44>
 800b032:	4602      	mov	r2, r0
 800b034:	4b44      	ldr	r3, [pc, #272]	; (800b148 <__multiply+0x14c>)
 800b036:	4845      	ldr	r0, [pc, #276]	; (800b14c <__multiply+0x150>)
 800b038:	f240 115d 	movw	r1, #349	; 0x15d
 800b03c:	f000 fbc6 	bl	800b7cc <__assert_func>
 800b040:	f100 0514 	add.w	r5, r0, #20
 800b044:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b048:	462b      	mov	r3, r5
 800b04a:	2200      	movs	r2, #0
 800b04c:	4543      	cmp	r3, r8
 800b04e:	d321      	bcc.n	800b094 <__multiply+0x98>
 800b050:	f104 0314 	add.w	r3, r4, #20
 800b054:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b058:	f109 0314 	add.w	r3, r9, #20
 800b05c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b060:	9202      	str	r2, [sp, #8]
 800b062:	1b3a      	subs	r2, r7, r4
 800b064:	3a15      	subs	r2, #21
 800b066:	f022 0203 	bic.w	r2, r2, #3
 800b06a:	3204      	adds	r2, #4
 800b06c:	f104 0115 	add.w	r1, r4, #21
 800b070:	428f      	cmp	r7, r1
 800b072:	bf38      	it	cc
 800b074:	2204      	movcc	r2, #4
 800b076:	9201      	str	r2, [sp, #4]
 800b078:	9a02      	ldr	r2, [sp, #8]
 800b07a:	9303      	str	r3, [sp, #12]
 800b07c:	429a      	cmp	r2, r3
 800b07e:	d80c      	bhi.n	800b09a <__multiply+0x9e>
 800b080:	2e00      	cmp	r6, #0
 800b082:	dd03      	ble.n	800b08c <__multiply+0x90>
 800b084:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d05a      	beq.n	800b142 <__multiply+0x146>
 800b08c:	6106      	str	r6, [r0, #16]
 800b08e:	b005      	add	sp, #20
 800b090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b094:	f843 2b04 	str.w	r2, [r3], #4
 800b098:	e7d8      	b.n	800b04c <__multiply+0x50>
 800b09a:	f8b3 a000 	ldrh.w	sl, [r3]
 800b09e:	f1ba 0f00 	cmp.w	sl, #0
 800b0a2:	d024      	beq.n	800b0ee <__multiply+0xf2>
 800b0a4:	f104 0e14 	add.w	lr, r4, #20
 800b0a8:	46a9      	mov	r9, r5
 800b0aa:	f04f 0c00 	mov.w	ip, #0
 800b0ae:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b0b2:	f8d9 1000 	ldr.w	r1, [r9]
 800b0b6:	fa1f fb82 	uxth.w	fp, r2
 800b0ba:	b289      	uxth	r1, r1
 800b0bc:	fb0a 110b 	mla	r1, sl, fp, r1
 800b0c0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b0c4:	f8d9 2000 	ldr.w	r2, [r9]
 800b0c8:	4461      	add	r1, ip
 800b0ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b0ce:	fb0a c20b 	mla	r2, sl, fp, ip
 800b0d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b0d6:	b289      	uxth	r1, r1
 800b0d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b0dc:	4577      	cmp	r7, lr
 800b0de:	f849 1b04 	str.w	r1, [r9], #4
 800b0e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b0e6:	d8e2      	bhi.n	800b0ae <__multiply+0xb2>
 800b0e8:	9a01      	ldr	r2, [sp, #4]
 800b0ea:	f845 c002 	str.w	ip, [r5, r2]
 800b0ee:	9a03      	ldr	r2, [sp, #12]
 800b0f0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b0f4:	3304      	adds	r3, #4
 800b0f6:	f1b9 0f00 	cmp.w	r9, #0
 800b0fa:	d020      	beq.n	800b13e <__multiply+0x142>
 800b0fc:	6829      	ldr	r1, [r5, #0]
 800b0fe:	f104 0c14 	add.w	ip, r4, #20
 800b102:	46ae      	mov	lr, r5
 800b104:	f04f 0a00 	mov.w	sl, #0
 800b108:	f8bc b000 	ldrh.w	fp, [ip]
 800b10c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b110:	fb09 220b 	mla	r2, r9, fp, r2
 800b114:	4492      	add	sl, r2
 800b116:	b289      	uxth	r1, r1
 800b118:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b11c:	f84e 1b04 	str.w	r1, [lr], #4
 800b120:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b124:	f8be 1000 	ldrh.w	r1, [lr]
 800b128:	0c12      	lsrs	r2, r2, #16
 800b12a:	fb09 1102 	mla	r1, r9, r2, r1
 800b12e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b132:	4567      	cmp	r7, ip
 800b134:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b138:	d8e6      	bhi.n	800b108 <__multiply+0x10c>
 800b13a:	9a01      	ldr	r2, [sp, #4]
 800b13c:	50a9      	str	r1, [r5, r2]
 800b13e:	3504      	adds	r5, #4
 800b140:	e79a      	b.n	800b078 <__multiply+0x7c>
 800b142:	3e01      	subs	r6, #1
 800b144:	e79c      	b.n	800b080 <__multiply+0x84>
 800b146:	bf00      	nop
 800b148:	0800c703 	.word	0x0800c703
 800b14c:	0800c714 	.word	0x0800c714

0800b150 <__pow5mult>:
 800b150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b154:	4615      	mov	r5, r2
 800b156:	f012 0203 	ands.w	r2, r2, #3
 800b15a:	4606      	mov	r6, r0
 800b15c:	460f      	mov	r7, r1
 800b15e:	d007      	beq.n	800b170 <__pow5mult+0x20>
 800b160:	4c25      	ldr	r4, [pc, #148]	; (800b1f8 <__pow5mult+0xa8>)
 800b162:	3a01      	subs	r2, #1
 800b164:	2300      	movs	r3, #0
 800b166:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b16a:	f7ff fe9b 	bl	800aea4 <__multadd>
 800b16e:	4607      	mov	r7, r0
 800b170:	10ad      	asrs	r5, r5, #2
 800b172:	d03d      	beq.n	800b1f0 <__pow5mult+0xa0>
 800b174:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b176:	b97c      	cbnz	r4, 800b198 <__pow5mult+0x48>
 800b178:	2010      	movs	r0, #16
 800b17a:	f7fe f9f3 	bl	8009564 <malloc>
 800b17e:	4602      	mov	r2, r0
 800b180:	6270      	str	r0, [r6, #36]	; 0x24
 800b182:	b928      	cbnz	r0, 800b190 <__pow5mult+0x40>
 800b184:	4b1d      	ldr	r3, [pc, #116]	; (800b1fc <__pow5mult+0xac>)
 800b186:	481e      	ldr	r0, [pc, #120]	; (800b200 <__pow5mult+0xb0>)
 800b188:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b18c:	f000 fb1e 	bl	800b7cc <__assert_func>
 800b190:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b194:	6004      	str	r4, [r0, #0]
 800b196:	60c4      	str	r4, [r0, #12]
 800b198:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b19c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b1a0:	b94c      	cbnz	r4, 800b1b6 <__pow5mult+0x66>
 800b1a2:	f240 2171 	movw	r1, #625	; 0x271
 800b1a6:	4630      	mov	r0, r6
 800b1a8:	f7ff ff12 	bl	800afd0 <__i2b>
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	f8c8 0008 	str.w	r0, [r8, #8]
 800b1b2:	4604      	mov	r4, r0
 800b1b4:	6003      	str	r3, [r0, #0]
 800b1b6:	f04f 0900 	mov.w	r9, #0
 800b1ba:	07eb      	lsls	r3, r5, #31
 800b1bc:	d50a      	bpl.n	800b1d4 <__pow5mult+0x84>
 800b1be:	4639      	mov	r1, r7
 800b1c0:	4622      	mov	r2, r4
 800b1c2:	4630      	mov	r0, r6
 800b1c4:	f7ff ff1a 	bl	800affc <__multiply>
 800b1c8:	4639      	mov	r1, r7
 800b1ca:	4680      	mov	r8, r0
 800b1cc:	4630      	mov	r0, r6
 800b1ce:	f7ff fe47 	bl	800ae60 <_Bfree>
 800b1d2:	4647      	mov	r7, r8
 800b1d4:	106d      	asrs	r5, r5, #1
 800b1d6:	d00b      	beq.n	800b1f0 <__pow5mult+0xa0>
 800b1d8:	6820      	ldr	r0, [r4, #0]
 800b1da:	b938      	cbnz	r0, 800b1ec <__pow5mult+0x9c>
 800b1dc:	4622      	mov	r2, r4
 800b1de:	4621      	mov	r1, r4
 800b1e0:	4630      	mov	r0, r6
 800b1e2:	f7ff ff0b 	bl	800affc <__multiply>
 800b1e6:	6020      	str	r0, [r4, #0]
 800b1e8:	f8c0 9000 	str.w	r9, [r0]
 800b1ec:	4604      	mov	r4, r0
 800b1ee:	e7e4      	b.n	800b1ba <__pow5mult+0x6a>
 800b1f0:	4638      	mov	r0, r7
 800b1f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1f6:	bf00      	nop
 800b1f8:	0800c860 	.word	0x0800c860
 800b1fc:	0800c691 	.word	0x0800c691
 800b200:	0800c714 	.word	0x0800c714

0800b204 <__lshift>:
 800b204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b208:	460c      	mov	r4, r1
 800b20a:	6849      	ldr	r1, [r1, #4]
 800b20c:	6923      	ldr	r3, [r4, #16]
 800b20e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b212:	68a3      	ldr	r3, [r4, #8]
 800b214:	4607      	mov	r7, r0
 800b216:	4691      	mov	r9, r2
 800b218:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b21c:	f108 0601 	add.w	r6, r8, #1
 800b220:	42b3      	cmp	r3, r6
 800b222:	db0b      	blt.n	800b23c <__lshift+0x38>
 800b224:	4638      	mov	r0, r7
 800b226:	f7ff fddb 	bl	800ade0 <_Balloc>
 800b22a:	4605      	mov	r5, r0
 800b22c:	b948      	cbnz	r0, 800b242 <__lshift+0x3e>
 800b22e:	4602      	mov	r2, r0
 800b230:	4b2a      	ldr	r3, [pc, #168]	; (800b2dc <__lshift+0xd8>)
 800b232:	482b      	ldr	r0, [pc, #172]	; (800b2e0 <__lshift+0xdc>)
 800b234:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b238:	f000 fac8 	bl	800b7cc <__assert_func>
 800b23c:	3101      	adds	r1, #1
 800b23e:	005b      	lsls	r3, r3, #1
 800b240:	e7ee      	b.n	800b220 <__lshift+0x1c>
 800b242:	2300      	movs	r3, #0
 800b244:	f100 0114 	add.w	r1, r0, #20
 800b248:	f100 0210 	add.w	r2, r0, #16
 800b24c:	4618      	mov	r0, r3
 800b24e:	4553      	cmp	r3, sl
 800b250:	db37      	blt.n	800b2c2 <__lshift+0xbe>
 800b252:	6920      	ldr	r0, [r4, #16]
 800b254:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b258:	f104 0314 	add.w	r3, r4, #20
 800b25c:	f019 091f 	ands.w	r9, r9, #31
 800b260:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b264:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b268:	d02f      	beq.n	800b2ca <__lshift+0xc6>
 800b26a:	f1c9 0e20 	rsb	lr, r9, #32
 800b26e:	468a      	mov	sl, r1
 800b270:	f04f 0c00 	mov.w	ip, #0
 800b274:	681a      	ldr	r2, [r3, #0]
 800b276:	fa02 f209 	lsl.w	r2, r2, r9
 800b27a:	ea42 020c 	orr.w	r2, r2, ip
 800b27e:	f84a 2b04 	str.w	r2, [sl], #4
 800b282:	f853 2b04 	ldr.w	r2, [r3], #4
 800b286:	4298      	cmp	r0, r3
 800b288:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b28c:	d8f2      	bhi.n	800b274 <__lshift+0x70>
 800b28e:	1b03      	subs	r3, r0, r4
 800b290:	3b15      	subs	r3, #21
 800b292:	f023 0303 	bic.w	r3, r3, #3
 800b296:	3304      	adds	r3, #4
 800b298:	f104 0215 	add.w	r2, r4, #21
 800b29c:	4290      	cmp	r0, r2
 800b29e:	bf38      	it	cc
 800b2a0:	2304      	movcc	r3, #4
 800b2a2:	f841 c003 	str.w	ip, [r1, r3]
 800b2a6:	f1bc 0f00 	cmp.w	ip, #0
 800b2aa:	d001      	beq.n	800b2b0 <__lshift+0xac>
 800b2ac:	f108 0602 	add.w	r6, r8, #2
 800b2b0:	3e01      	subs	r6, #1
 800b2b2:	4638      	mov	r0, r7
 800b2b4:	612e      	str	r6, [r5, #16]
 800b2b6:	4621      	mov	r1, r4
 800b2b8:	f7ff fdd2 	bl	800ae60 <_Bfree>
 800b2bc:	4628      	mov	r0, r5
 800b2be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2c2:	f842 0f04 	str.w	r0, [r2, #4]!
 800b2c6:	3301      	adds	r3, #1
 800b2c8:	e7c1      	b.n	800b24e <__lshift+0x4a>
 800b2ca:	3904      	subs	r1, #4
 800b2cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2d0:	f841 2f04 	str.w	r2, [r1, #4]!
 800b2d4:	4298      	cmp	r0, r3
 800b2d6:	d8f9      	bhi.n	800b2cc <__lshift+0xc8>
 800b2d8:	e7ea      	b.n	800b2b0 <__lshift+0xac>
 800b2da:	bf00      	nop
 800b2dc:	0800c703 	.word	0x0800c703
 800b2e0:	0800c714 	.word	0x0800c714

0800b2e4 <__mcmp>:
 800b2e4:	b530      	push	{r4, r5, lr}
 800b2e6:	6902      	ldr	r2, [r0, #16]
 800b2e8:	690c      	ldr	r4, [r1, #16]
 800b2ea:	1b12      	subs	r2, r2, r4
 800b2ec:	d10e      	bne.n	800b30c <__mcmp+0x28>
 800b2ee:	f100 0314 	add.w	r3, r0, #20
 800b2f2:	3114      	adds	r1, #20
 800b2f4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b2f8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b2fc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b300:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b304:	42a5      	cmp	r5, r4
 800b306:	d003      	beq.n	800b310 <__mcmp+0x2c>
 800b308:	d305      	bcc.n	800b316 <__mcmp+0x32>
 800b30a:	2201      	movs	r2, #1
 800b30c:	4610      	mov	r0, r2
 800b30e:	bd30      	pop	{r4, r5, pc}
 800b310:	4283      	cmp	r3, r0
 800b312:	d3f3      	bcc.n	800b2fc <__mcmp+0x18>
 800b314:	e7fa      	b.n	800b30c <__mcmp+0x28>
 800b316:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b31a:	e7f7      	b.n	800b30c <__mcmp+0x28>

0800b31c <__mdiff>:
 800b31c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b320:	460c      	mov	r4, r1
 800b322:	4606      	mov	r6, r0
 800b324:	4611      	mov	r1, r2
 800b326:	4620      	mov	r0, r4
 800b328:	4690      	mov	r8, r2
 800b32a:	f7ff ffdb 	bl	800b2e4 <__mcmp>
 800b32e:	1e05      	subs	r5, r0, #0
 800b330:	d110      	bne.n	800b354 <__mdiff+0x38>
 800b332:	4629      	mov	r1, r5
 800b334:	4630      	mov	r0, r6
 800b336:	f7ff fd53 	bl	800ade0 <_Balloc>
 800b33a:	b930      	cbnz	r0, 800b34a <__mdiff+0x2e>
 800b33c:	4b3a      	ldr	r3, [pc, #232]	; (800b428 <__mdiff+0x10c>)
 800b33e:	4602      	mov	r2, r0
 800b340:	f240 2132 	movw	r1, #562	; 0x232
 800b344:	4839      	ldr	r0, [pc, #228]	; (800b42c <__mdiff+0x110>)
 800b346:	f000 fa41 	bl	800b7cc <__assert_func>
 800b34a:	2301      	movs	r3, #1
 800b34c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b350:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b354:	bfa4      	itt	ge
 800b356:	4643      	movge	r3, r8
 800b358:	46a0      	movge	r8, r4
 800b35a:	4630      	mov	r0, r6
 800b35c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b360:	bfa6      	itte	ge
 800b362:	461c      	movge	r4, r3
 800b364:	2500      	movge	r5, #0
 800b366:	2501      	movlt	r5, #1
 800b368:	f7ff fd3a 	bl	800ade0 <_Balloc>
 800b36c:	b920      	cbnz	r0, 800b378 <__mdiff+0x5c>
 800b36e:	4b2e      	ldr	r3, [pc, #184]	; (800b428 <__mdiff+0x10c>)
 800b370:	4602      	mov	r2, r0
 800b372:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b376:	e7e5      	b.n	800b344 <__mdiff+0x28>
 800b378:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b37c:	6926      	ldr	r6, [r4, #16]
 800b37e:	60c5      	str	r5, [r0, #12]
 800b380:	f104 0914 	add.w	r9, r4, #20
 800b384:	f108 0514 	add.w	r5, r8, #20
 800b388:	f100 0e14 	add.w	lr, r0, #20
 800b38c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b390:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b394:	f108 0210 	add.w	r2, r8, #16
 800b398:	46f2      	mov	sl, lr
 800b39a:	2100      	movs	r1, #0
 800b39c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b3a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b3a4:	fa1f f883 	uxth.w	r8, r3
 800b3a8:	fa11 f18b 	uxtah	r1, r1, fp
 800b3ac:	0c1b      	lsrs	r3, r3, #16
 800b3ae:	eba1 0808 	sub.w	r8, r1, r8
 800b3b2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b3b6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b3ba:	fa1f f888 	uxth.w	r8, r8
 800b3be:	1419      	asrs	r1, r3, #16
 800b3c0:	454e      	cmp	r6, r9
 800b3c2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b3c6:	f84a 3b04 	str.w	r3, [sl], #4
 800b3ca:	d8e7      	bhi.n	800b39c <__mdiff+0x80>
 800b3cc:	1b33      	subs	r3, r6, r4
 800b3ce:	3b15      	subs	r3, #21
 800b3d0:	f023 0303 	bic.w	r3, r3, #3
 800b3d4:	3304      	adds	r3, #4
 800b3d6:	3415      	adds	r4, #21
 800b3d8:	42a6      	cmp	r6, r4
 800b3da:	bf38      	it	cc
 800b3dc:	2304      	movcc	r3, #4
 800b3de:	441d      	add	r5, r3
 800b3e0:	4473      	add	r3, lr
 800b3e2:	469e      	mov	lr, r3
 800b3e4:	462e      	mov	r6, r5
 800b3e6:	4566      	cmp	r6, ip
 800b3e8:	d30e      	bcc.n	800b408 <__mdiff+0xec>
 800b3ea:	f10c 0203 	add.w	r2, ip, #3
 800b3ee:	1b52      	subs	r2, r2, r5
 800b3f0:	f022 0203 	bic.w	r2, r2, #3
 800b3f4:	3d03      	subs	r5, #3
 800b3f6:	45ac      	cmp	ip, r5
 800b3f8:	bf38      	it	cc
 800b3fa:	2200      	movcc	r2, #0
 800b3fc:	441a      	add	r2, r3
 800b3fe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b402:	b17b      	cbz	r3, 800b424 <__mdiff+0x108>
 800b404:	6107      	str	r7, [r0, #16]
 800b406:	e7a3      	b.n	800b350 <__mdiff+0x34>
 800b408:	f856 8b04 	ldr.w	r8, [r6], #4
 800b40c:	fa11 f288 	uxtah	r2, r1, r8
 800b410:	1414      	asrs	r4, r2, #16
 800b412:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b416:	b292      	uxth	r2, r2
 800b418:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b41c:	f84e 2b04 	str.w	r2, [lr], #4
 800b420:	1421      	asrs	r1, r4, #16
 800b422:	e7e0      	b.n	800b3e6 <__mdiff+0xca>
 800b424:	3f01      	subs	r7, #1
 800b426:	e7ea      	b.n	800b3fe <__mdiff+0xe2>
 800b428:	0800c703 	.word	0x0800c703
 800b42c:	0800c714 	.word	0x0800c714

0800b430 <__d2b>:
 800b430:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b434:	4689      	mov	r9, r1
 800b436:	2101      	movs	r1, #1
 800b438:	ec57 6b10 	vmov	r6, r7, d0
 800b43c:	4690      	mov	r8, r2
 800b43e:	f7ff fccf 	bl	800ade0 <_Balloc>
 800b442:	4604      	mov	r4, r0
 800b444:	b930      	cbnz	r0, 800b454 <__d2b+0x24>
 800b446:	4602      	mov	r2, r0
 800b448:	4b25      	ldr	r3, [pc, #148]	; (800b4e0 <__d2b+0xb0>)
 800b44a:	4826      	ldr	r0, [pc, #152]	; (800b4e4 <__d2b+0xb4>)
 800b44c:	f240 310a 	movw	r1, #778	; 0x30a
 800b450:	f000 f9bc 	bl	800b7cc <__assert_func>
 800b454:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b458:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b45c:	bb35      	cbnz	r5, 800b4ac <__d2b+0x7c>
 800b45e:	2e00      	cmp	r6, #0
 800b460:	9301      	str	r3, [sp, #4]
 800b462:	d028      	beq.n	800b4b6 <__d2b+0x86>
 800b464:	4668      	mov	r0, sp
 800b466:	9600      	str	r6, [sp, #0]
 800b468:	f7ff fd82 	bl	800af70 <__lo0bits>
 800b46c:	9900      	ldr	r1, [sp, #0]
 800b46e:	b300      	cbz	r0, 800b4b2 <__d2b+0x82>
 800b470:	9a01      	ldr	r2, [sp, #4]
 800b472:	f1c0 0320 	rsb	r3, r0, #32
 800b476:	fa02 f303 	lsl.w	r3, r2, r3
 800b47a:	430b      	orrs	r3, r1
 800b47c:	40c2      	lsrs	r2, r0
 800b47e:	6163      	str	r3, [r4, #20]
 800b480:	9201      	str	r2, [sp, #4]
 800b482:	9b01      	ldr	r3, [sp, #4]
 800b484:	61a3      	str	r3, [r4, #24]
 800b486:	2b00      	cmp	r3, #0
 800b488:	bf14      	ite	ne
 800b48a:	2202      	movne	r2, #2
 800b48c:	2201      	moveq	r2, #1
 800b48e:	6122      	str	r2, [r4, #16]
 800b490:	b1d5      	cbz	r5, 800b4c8 <__d2b+0x98>
 800b492:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b496:	4405      	add	r5, r0
 800b498:	f8c9 5000 	str.w	r5, [r9]
 800b49c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b4a0:	f8c8 0000 	str.w	r0, [r8]
 800b4a4:	4620      	mov	r0, r4
 800b4a6:	b003      	add	sp, #12
 800b4a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b4ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b4b0:	e7d5      	b.n	800b45e <__d2b+0x2e>
 800b4b2:	6161      	str	r1, [r4, #20]
 800b4b4:	e7e5      	b.n	800b482 <__d2b+0x52>
 800b4b6:	a801      	add	r0, sp, #4
 800b4b8:	f7ff fd5a 	bl	800af70 <__lo0bits>
 800b4bc:	9b01      	ldr	r3, [sp, #4]
 800b4be:	6163      	str	r3, [r4, #20]
 800b4c0:	2201      	movs	r2, #1
 800b4c2:	6122      	str	r2, [r4, #16]
 800b4c4:	3020      	adds	r0, #32
 800b4c6:	e7e3      	b.n	800b490 <__d2b+0x60>
 800b4c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b4cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b4d0:	f8c9 0000 	str.w	r0, [r9]
 800b4d4:	6918      	ldr	r0, [r3, #16]
 800b4d6:	f7ff fd2b 	bl	800af30 <__hi0bits>
 800b4da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b4de:	e7df      	b.n	800b4a0 <__d2b+0x70>
 800b4e0:	0800c703 	.word	0x0800c703
 800b4e4:	0800c714 	.word	0x0800c714

0800b4e8 <_calloc_r>:
 800b4e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b4ea:	fba1 2402 	umull	r2, r4, r1, r2
 800b4ee:	b94c      	cbnz	r4, 800b504 <_calloc_r+0x1c>
 800b4f0:	4611      	mov	r1, r2
 800b4f2:	9201      	str	r2, [sp, #4]
 800b4f4:	f7fe f8ba 	bl	800966c <_malloc_r>
 800b4f8:	9a01      	ldr	r2, [sp, #4]
 800b4fa:	4605      	mov	r5, r0
 800b4fc:	b930      	cbnz	r0, 800b50c <_calloc_r+0x24>
 800b4fe:	4628      	mov	r0, r5
 800b500:	b003      	add	sp, #12
 800b502:	bd30      	pop	{r4, r5, pc}
 800b504:	220c      	movs	r2, #12
 800b506:	6002      	str	r2, [r0, #0]
 800b508:	2500      	movs	r5, #0
 800b50a:	e7f8      	b.n	800b4fe <_calloc_r+0x16>
 800b50c:	4621      	mov	r1, r4
 800b50e:	f7fe f839 	bl	8009584 <memset>
 800b512:	e7f4      	b.n	800b4fe <_calloc_r+0x16>

0800b514 <__ssputs_r>:
 800b514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b518:	688e      	ldr	r6, [r1, #8]
 800b51a:	429e      	cmp	r6, r3
 800b51c:	4682      	mov	sl, r0
 800b51e:	460c      	mov	r4, r1
 800b520:	4690      	mov	r8, r2
 800b522:	461f      	mov	r7, r3
 800b524:	d838      	bhi.n	800b598 <__ssputs_r+0x84>
 800b526:	898a      	ldrh	r2, [r1, #12]
 800b528:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b52c:	d032      	beq.n	800b594 <__ssputs_r+0x80>
 800b52e:	6825      	ldr	r5, [r4, #0]
 800b530:	6909      	ldr	r1, [r1, #16]
 800b532:	eba5 0901 	sub.w	r9, r5, r1
 800b536:	6965      	ldr	r5, [r4, #20]
 800b538:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b53c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b540:	3301      	adds	r3, #1
 800b542:	444b      	add	r3, r9
 800b544:	106d      	asrs	r5, r5, #1
 800b546:	429d      	cmp	r5, r3
 800b548:	bf38      	it	cc
 800b54a:	461d      	movcc	r5, r3
 800b54c:	0553      	lsls	r3, r2, #21
 800b54e:	d531      	bpl.n	800b5b4 <__ssputs_r+0xa0>
 800b550:	4629      	mov	r1, r5
 800b552:	f7fe f88b 	bl	800966c <_malloc_r>
 800b556:	4606      	mov	r6, r0
 800b558:	b950      	cbnz	r0, 800b570 <__ssputs_r+0x5c>
 800b55a:	230c      	movs	r3, #12
 800b55c:	f8ca 3000 	str.w	r3, [sl]
 800b560:	89a3      	ldrh	r3, [r4, #12]
 800b562:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b566:	81a3      	strh	r3, [r4, #12]
 800b568:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b56c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b570:	6921      	ldr	r1, [r4, #16]
 800b572:	464a      	mov	r2, r9
 800b574:	f7ff fc1a 	bl	800adac <memcpy>
 800b578:	89a3      	ldrh	r3, [r4, #12]
 800b57a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b57e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b582:	81a3      	strh	r3, [r4, #12]
 800b584:	6126      	str	r6, [r4, #16]
 800b586:	6165      	str	r5, [r4, #20]
 800b588:	444e      	add	r6, r9
 800b58a:	eba5 0509 	sub.w	r5, r5, r9
 800b58e:	6026      	str	r6, [r4, #0]
 800b590:	60a5      	str	r5, [r4, #8]
 800b592:	463e      	mov	r6, r7
 800b594:	42be      	cmp	r6, r7
 800b596:	d900      	bls.n	800b59a <__ssputs_r+0x86>
 800b598:	463e      	mov	r6, r7
 800b59a:	6820      	ldr	r0, [r4, #0]
 800b59c:	4632      	mov	r2, r6
 800b59e:	4641      	mov	r1, r8
 800b5a0:	f000 f959 	bl	800b856 <memmove>
 800b5a4:	68a3      	ldr	r3, [r4, #8]
 800b5a6:	1b9b      	subs	r3, r3, r6
 800b5a8:	60a3      	str	r3, [r4, #8]
 800b5aa:	6823      	ldr	r3, [r4, #0]
 800b5ac:	4433      	add	r3, r6
 800b5ae:	6023      	str	r3, [r4, #0]
 800b5b0:	2000      	movs	r0, #0
 800b5b2:	e7db      	b.n	800b56c <__ssputs_r+0x58>
 800b5b4:	462a      	mov	r2, r5
 800b5b6:	f000 f968 	bl	800b88a <_realloc_r>
 800b5ba:	4606      	mov	r6, r0
 800b5bc:	2800      	cmp	r0, #0
 800b5be:	d1e1      	bne.n	800b584 <__ssputs_r+0x70>
 800b5c0:	6921      	ldr	r1, [r4, #16]
 800b5c2:	4650      	mov	r0, sl
 800b5c4:	f7fd ffe6 	bl	8009594 <_free_r>
 800b5c8:	e7c7      	b.n	800b55a <__ssputs_r+0x46>
	...

0800b5cc <_svfiprintf_r>:
 800b5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5d0:	4698      	mov	r8, r3
 800b5d2:	898b      	ldrh	r3, [r1, #12]
 800b5d4:	061b      	lsls	r3, r3, #24
 800b5d6:	b09d      	sub	sp, #116	; 0x74
 800b5d8:	4607      	mov	r7, r0
 800b5da:	460d      	mov	r5, r1
 800b5dc:	4614      	mov	r4, r2
 800b5de:	d50e      	bpl.n	800b5fe <_svfiprintf_r+0x32>
 800b5e0:	690b      	ldr	r3, [r1, #16]
 800b5e2:	b963      	cbnz	r3, 800b5fe <_svfiprintf_r+0x32>
 800b5e4:	2140      	movs	r1, #64	; 0x40
 800b5e6:	f7fe f841 	bl	800966c <_malloc_r>
 800b5ea:	6028      	str	r0, [r5, #0]
 800b5ec:	6128      	str	r0, [r5, #16]
 800b5ee:	b920      	cbnz	r0, 800b5fa <_svfiprintf_r+0x2e>
 800b5f0:	230c      	movs	r3, #12
 800b5f2:	603b      	str	r3, [r7, #0]
 800b5f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b5f8:	e0d1      	b.n	800b79e <_svfiprintf_r+0x1d2>
 800b5fa:	2340      	movs	r3, #64	; 0x40
 800b5fc:	616b      	str	r3, [r5, #20]
 800b5fe:	2300      	movs	r3, #0
 800b600:	9309      	str	r3, [sp, #36]	; 0x24
 800b602:	2320      	movs	r3, #32
 800b604:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b608:	f8cd 800c 	str.w	r8, [sp, #12]
 800b60c:	2330      	movs	r3, #48	; 0x30
 800b60e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b7b8 <_svfiprintf_r+0x1ec>
 800b612:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b616:	f04f 0901 	mov.w	r9, #1
 800b61a:	4623      	mov	r3, r4
 800b61c:	469a      	mov	sl, r3
 800b61e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b622:	b10a      	cbz	r2, 800b628 <_svfiprintf_r+0x5c>
 800b624:	2a25      	cmp	r2, #37	; 0x25
 800b626:	d1f9      	bne.n	800b61c <_svfiprintf_r+0x50>
 800b628:	ebba 0b04 	subs.w	fp, sl, r4
 800b62c:	d00b      	beq.n	800b646 <_svfiprintf_r+0x7a>
 800b62e:	465b      	mov	r3, fp
 800b630:	4622      	mov	r2, r4
 800b632:	4629      	mov	r1, r5
 800b634:	4638      	mov	r0, r7
 800b636:	f7ff ff6d 	bl	800b514 <__ssputs_r>
 800b63a:	3001      	adds	r0, #1
 800b63c:	f000 80aa 	beq.w	800b794 <_svfiprintf_r+0x1c8>
 800b640:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b642:	445a      	add	r2, fp
 800b644:	9209      	str	r2, [sp, #36]	; 0x24
 800b646:	f89a 3000 	ldrb.w	r3, [sl]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	f000 80a2 	beq.w	800b794 <_svfiprintf_r+0x1c8>
 800b650:	2300      	movs	r3, #0
 800b652:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b656:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b65a:	f10a 0a01 	add.w	sl, sl, #1
 800b65e:	9304      	str	r3, [sp, #16]
 800b660:	9307      	str	r3, [sp, #28]
 800b662:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b666:	931a      	str	r3, [sp, #104]	; 0x68
 800b668:	4654      	mov	r4, sl
 800b66a:	2205      	movs	r2, #5
 800b66c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b670:	4851      	ldr	r0, [pc, #324]	; (800b7b8 <_svfiprintf_r+0x1ec>)
 800b672:	f7f4 fdd5 	bl	8000220 <memchr>
 800b676:	9a04      	ldr	r2, [sp, #16]
 800b678:	b9d8      	cbnz	r0, 800b6b2 <_svfiprintf_r+0xe6>
 800b67a:	06d0      	lsls	r0, r2, #27
 800b67c:	bf44      	itt	mi
 800b67e:	2320      	movmi	r3, #32
 800b680:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b684:	0711      	lsls	r1, r2, #28
 800b686:	bf44      	itt	mi
 800b688:	232b      	movmi	r3, #43	; 0x2b
 800b68a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b68e:	f89a 3000 	ldrb.w	r3, [sl]
 800b692:	2b2a      	cmp	r3, #42	; 0x2a
 800b694:	d015      	beq.n	800b6c2 <_svfiprintf_r+0xf6>
 800b696:	9a07      	ldr	r2, [sp, #28]
 800b698:	4654      	mov	r4, sl
 800b69a:	2000      	movs	r0, #0
 800b69c:	f04f 0c0a 	mov.w	ip, #10
 800b6a0:	4621      	mov	r1, r4
 800b6a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6a6:	3b30      	subs	r3, #48	; 0x30
 800b6a8:	2b09      	cmp	r3, #9
 800b6aa:	d94e      	bls.n	800b74a <_svfiprintf_r+0x17e>
 800b6ac:	b1b0      	cbz	r0, 800b6dc <_svfiprintf_r+0x110>
 800b6ae:	9207      	str	r2, [sp, #28]
 800b6b0:	e014      	b.n	800b6dc <_svfiprintf_r+0x110>
 800b6b2:	eba0 0308 	sub.w	r3, r0, r8
 800b6b6:	fa09 f303 	lsl.w	r3, r9, r3
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	9304      	str	r3, [sp, #16]
 800b6be:	46a2      	mov	sl, r4
 800b6c0:	e7d2      	b.n	800b668 <_svfiprintf_r+0x9c>
 800b6c2:	9b03      	ldr	r3, [sp, #12]
 800b6c4:	1d19      	adds	r1, r3, #4
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	9103      	str	r1, [sp, #12]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	bfbb      	ittet	lt
 800b6ce:	425b      	neglt	r3, r3
 800b6d0:	f042 0202 	orrlt.w	r2, r2, #2
 800b6d4:	9307      	strge	r3, [sp, #28]
 800b6d6:	9307      	strlt	r3, [sp, #28]
 800b6d8:	bfb8      	it	lt
 800b6da:	9204      	strlt	r2, [sp, #16]
 800b6dc:	7823      	ldrb	r3, [r4, #0]
 800b6de:	2b2e      	cmp	r3, #46	; 0x2e
 800b6e0:	d10c      	bne.n	800b6fc <_svfiprintf_r+0x130>
 800b6e2:	7863      	ldrb	r3, [r4, #1]
 800b6e4:	2b2a      	cmp	r3, #42	; 0x2a
 800b6e6:	d135      	bne.n	800b754 <_svfiprintf_r+0x188>
 800b6e8:	9b03      	ldr	r3, [sp, #12]
 800b6ea:	1d1a      	adds	r2, r3, #4
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	9203      	str	r2, [sp, #12]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	bfb8      	it	lt
 800b6f4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b6f8:	3402      	adds	r4, #2
 800b6fa:	9305      	str	r3, [sp, #20]
 800b6fc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b7c8 <_svfiprintf_r+0x1fc>
 800b700:	7821      	ldrb	r1, [r4, #0]
 800b702:	2203      	movs	r2, #3
 800b704:	4650      	mov	r0, sl
 800b706:	f7f4 fd8b 	bl	8000220 <memchr>
 800b70a:	b140      	cbz	r0, 800b71e <_svfiprintf_r+0x152>
 800b70c:	2340      	movs	r3, #64	; 0x40
 800b70e:	eba0 000a 	sub.w	r0, r0, sl
 800b712:	fa03 f000 	lsl.w	r0, r3, r0
 800b716:	9b04      	ldr	r3, [sp, #16]
 800b718:	4303      	orrs	r3, r0
 800b71a:	3401      	adds	r4, #1
 800b71c:	9304      	str	r3, [sp, #16]
 800b71e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b722:	4826      	ldr	r0, [pc, #152]	; (800b7bc <_svfiprintf_r+0x1f0>)
 800b724:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b728:	2206      	movs	r2, #6
 800b72a:	f7f4 fd79 	bl	8000220 <memchr>
 800b72e:	2800      	cmp	r0, #0
 800b730:	d038      	beq.n	800b7a4 <_svfiprintf_r+0x1d8>
 800b732:	4b23      	ldr	r3, [pc, #140]	; (800b7c0 <_svfiprintf_r+0x1f4>)
 800b734:	bb1b      	cbnz	r3, 800b77e <_svfiprintf_r+0x1b2>
 800b736:	9b03      	ldr	r3, [sp, #12]
 800b738:	3307      	adds	r3, #7
 800b73a:	f023 0307 	bic.w	r3, r3, #7
 800b73e:	3308      	adds	r3, #8
 800b740:	9303      	str	r3, [sp, #12]
 800b742:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b744:	4433      	add	r3, r6
 800b746:	9309      	str	r3, [sp, #36]	; 0x24
 800b748:	e767      	b.n	800b61a <_svfiprintf_r+0x4e>
 800b74a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b74e:	460c      	mov	r4, r1
 800b750:	2001      	movs	r0, #1
 800b752:	e7a5      	b.n	800b6a0 <_svfiprintf_r+0xd4>
 800b754:	2300      	movs	r3, #0
 800b756:	3401      	adds	r4, #1
 800b758:	9305      	str	r3, [sp, #20]
 800b75a:	4619      	mov	r1, r3
 800b75c:	f04f 0c0a 	mov.w	ip, #10
 800b760:	4620      	mov	r0, r4
 800b762:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b766:	3a30      	subs	r2, #48	; 0x30
 800b768:	2a09      	cmp	r2, #9
 800b76a:	d903      	bls.n	800b774 <_svfiprintf_r+0x1a8>
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d0c5      	beq.n	800b6fc <_svfiprintf_r+0x130>
 800b770:	9105      	str	r1, [sp, #20]
 800b772:	e7c3      	b.n	800b6fc <_svfiprintf_r+0x130>
 800b774:	fb0c 2101 	mla	r1, ip, r1, r2
 800b778:	4604      	mov	r4, r0
 800b77a:	2301      	movs	r3, #1
 800b77c:	e7f0      	b.n	800b760 <_svfiprintf_r+0x194>
 800b77e:	ab03      	add	r3, sp, #12
 800b780:	9300      	str	r3, [sp, #0]
 800b782:	462a      	mov	r2, r5
 800b784:	4b0f      	ldr	r3, [pc, #60]	; (800b7c4 <_svfiprintf_r+0x1f8>)
 800b786:	a904      	add	r1, sp, #16
 800b788:	4638      	mov	r0, r7
 800b78a:	f7fe f883 	bl	8009894 <_printf_float>
 800b78e:	1c42      	adds	r2, r0, #1
 800b790:	4606      	mov	r6, r0
 800b792:	d1d6      	bne.n	800b742 <_svfiprintf_r+0x176>
 800b794:	89ab      	ldrh	r3, [r5, #12]
 800b796:	065b      	lsls	r3, r3, #25
 800b798:	f53f af2c 	bmi.w	800b5f4 <_svfiprintf_r+0x28>
 800b79c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b79e:	b01d      	add	sp, #116	; 0x74
 800b7a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7a4:	ab03      	add	r3, sp, #12
 800b7a6:	9300      	str	r3, [sp, #0]
 800b7a8:	462a      	mov	r2, r5
 800b7aa:	4b06      	ldr	r3, [pc, #24]	; (800b7c4 <_svfiprintf_r+0x1f8>)
 800b7ac:	a904      	add	r1, sp, #16
 800b7ae:	4638      	mov	r0, r7
 800b7b0:	f7fe fb14 	bl	8009ddc <_printf_i>
 800b7b4:	e7eb      	b.n	800b78e <_svfiprintf_r+0x1c2>
 800b7b6:	bf00      	nop
 800b7b8:	0800c86c 	.word	0x0800c86c
 800b7bc:	0800c876 	.word	0x0800c876
 800b7c0:	08009895 	.word	0x08009895
 800b7c4:	0800b515 	.word	0x0800b515
 800b7c8:	0800c872 	.word	0x0800c872

0800b7cc <__assert_func>:
 800b7cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7ce:	4614      	mov	r4, r2
 800b7d0:	461a      	mov	r2, r3
 800b7d2:	4b09      	ldr	r3, [pc, #36]	; (800b7f8 <__assert_func+0x2c>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	4605      	mov	r5, r0
 800b7d8:	68d8      	ldr	r0, [r3, #12]
 800b7da:	b14c      	cbz	r4, 800b7f0 <__assert_func+0x24>
 800b7dc:	4b07      	ldr	r3, [pc, #28]	; (800b7fc <__assert_func+0x30>)
 800b7de:	9100      	str	r1, [sp, #0]
 800b7e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b7e4:	4906      	ldr	r1, [pc, #24]	; (800b800 <__assert_func+0x34>)
 800b7e6:	462b      	mov	r3, r5
 800b7e8:	f000 f80e 	bl	800b808 <fiprintf>
 800b7ec:	f000 faa4 	bl	800bd38 <abort>
 800b7f0:	4b04      	ldr	r3, [pc, #16]	; (800b804 <__assert_func+0x38>)
 800b7f2:	461c      	mov	r4, r3
 800b7f4:	e7f3      	b.n	800b7de <__assert_func+0x12>
 800b7f6:	bf00      	nop
 800b7f8:	200023fc 	.word	0x200023fc
 800b7fc:	0800c87d 	.word	0x0800c87d
 800b800:	0800c88a 	.word	0x0800c88a
 800b804:	0800c8b8 	.word	0x0800c8b8

0800b808 <fiprintf>:
 800b808:	b40e      	push	{r1, r2, r3}
 800b80a:	b503      	push	{r0, r1, lr}
 800b80c:	4601      	mov	r1, r0
 800b80e:	ab03      	add	r3, sp, #12
 800b810:	4805      	ldr	r0, [pc, #20]	; (800b828 <fiprintf+0x20>)
 800b812:	f853 2b04 	ldr.w	r2, [r3], #4
 800b816:	6800      	ldr	r0, [r0, #0]
 800b818:	9301      	str	r3, [sp, #4]
 800b81a:	f000 f88f 	bl	800b93c <_vfiprintf_r>
 800b81e:	b002      	add	sp, #8
 800b820:	f85d eb04 	ldr.w	lr, [sp], #4
 800b824:	b003      	add	sp, #12
 800b826:	4770      	bx	lr
 800b828:	200023fc 	.word	0x200023fc

0800b82c <__retarget_lock_init_recursive>:
 800b82c:	4770      	bx	lr

0800b82e <__retarget_lock_acquire_recursive>:
 800b82e:	4770      	bx	lr

0800b830 <__retarget_lock_release_recursive>:
 800b830:	4770      	bx	lr

0800b832 <__ascii_mbtowc>:
 800b832:	b082      	sub	sp, #8
 800b834:	b901      	cbnz	r1, 800b838 <__ascii_mbtowc+0x6>
 800b836:	a901      	add	r1, sp, #4
 800b838:	b142      	cbz	r2, 800b84c <__ascii_mbtowc+0x1a>
 800b83a:	b14b      	cbz	r3, 800b850 <__ascii_mbtowc+0x1e>
 800b83c:	7813      	ldrb	r3, [r2, #0]
 800b83e:	600b      	str	r3, [r1, #0]
 800b840:	7812      	ldrb	r2, [r2, #0]
 800b842:	1e10      	subs	r0, r2, #0
 800b844:	bf18      	it	ne
 800b846:	2001      	movne	r0, #1
 800b848:	b002      	add	sp, #8
 800b84a:	4770      	bx	lr
 800b84c:	4610      	mov	r0, r2
 800b84e:	e7fb      	b.n	800b848 <__ascii_mbtowc+0x16>
 800b850:	f06f 0001 	mvn.w	r0, #1
 800b854:	e7f8      	b.n	800b848 <__ascii_mbtowc+0x16>

0800b856 <memmove>:
 800b856:	4288      	cmp	r0, r1
 800b858:	b510      	push	{r4, lr}
 800b85a:	eb01 0402 	add.w	r4, r1, r2
 800b85e:	d902      	bls.n	800b866 <memmove+0x10>
 800b860:	4284      	cmp	r4, r0
 800b862:	4623      	mov	r3, r4
 800b864:	d807      	bhi.n	800b876 <memmove+0x20>
 800b866:	1e43      	subs	r3, r0, #1
 800b868:	42a1      	cmp	r1, r4
 800b86a:	d008      	beq.n	800b87e <memmove+0x28>
 800b86c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b870:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b874:	e7f8      	b.n	800b868 <memmove+0x12>
 800b876:	4402      	add	r2, r0
 800b878:	4601      	mov	r1, r0
 800b87a:	428a      	cmp	r2, r1
 800b87c:	d100      	bne.n	800b880 <memmove+0x2a>
 800b87e:	bd10      	pop	{r4, pc}
 800b880:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b884:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b888:	e7f7      	b.n	800b87a <memmove+0x24>

0800b88a <_realloc_r>:
 800b88a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b88e:	4680      	mov	r8, r0
 800b890:	4614      	mov	r4, r2
 800b892:	460e      	mov	r6, r1
 800b894:	b921      	cbnz	r1, 800b8a0 <_realloc_r+0x16>
 800b896:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b89a:	4611      	mov	r1, r2
 800b89c:	f7fd bee6 	b.w	800966c <_malloc_r>
 800b8a0:	b92a      	cbnz	r2, 800b8ae <_realloc_r+0x24>
 800b8a2:	f7fd fe77 	bl	8009594 <_free_r>
 800b8a6:	4625      	mov	r5, r4
 800b8a8:	4628      	mov	r0, r5
 800b8aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8ae:	f000 fc67 	bl	800c180 <_malloc_usable_size_r>
 800b8b2:	4284      	cmp	r4, r0
 800b8b4:	4607      	mov	r7, r0
 800b8b6:	d802      	bhi.n	800b8be <_realloc_r+0x34>
 800b8b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b8bc:	d812      	bhi.n	800b8e4 <_realloc_r+0x5a>
 800b8be:	4621      	mov	r1, r4
 800b8c0:	4640      	mov	r0, r8
 800b8c2:	f7fd fed3 	bl	800966c <_malloc_r>
 800b8c6:	4605      	mov	r5, r0
 800b8c8:	2800      	cmp	r0, #0
 800b8ca:	d0ed      	beq.n	800b8a8 <_realloc_r+0x1e>
 800b8cc:	42bc      	cmp	r4, r7
 800b8ce:	4622      	mov	r2, r4
 800b8d0:	4631      	mov	r1, r6
 800b8d2:	bf28      	it	cs
 800b8d4:	463a      	movcs	r2, r7
 800b8d6:	f7ff fa69 	bl	800adac <memcpy>
 800b8da:	4631      	mov	r1, r6
 800b8dc:	4640      	mov	r0, r8
 800b8de:	f7fd fe59 	bl	8009594 <_free_r>
 800b8e2:	e7e1      	b.n	800b8a8 <_realloc_r+0x1e>
 800b8e4:	4635      	mov	r5, r6
 800b8e6:	e7df      	b.n	800b8a8 <_realloc_r+0x1e>

0800b8e8 <__sfputc_r>:
 800b8e8:	6893      	ldr	r3, [r2, #8]
 800b8ea:	3b01      	subs	r3, #1
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	b410      	push	{r4}
 800b8f0:	6093      	str	r3, [r2, #8]
 800b8f2:	da08      	bge.n	800b906 <__sfputc_r+0x1e>
 800b8f4:	6994      	ldr	r4, [r2, #24]
 800b8f6:	42a3      	cmp	r3, r4
 800b8f8:	db01      	blt.n	800b8fe <__sfputc_r+0x16>
 800b8fa:	290a      	cmp	r1, #10
 800b8fc:	d103      	bne.n	800b906 <__sfputc_r+0x1e>
 800b8fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b902:	f000 b94b 	b.w	800bb9c <__swbuf_r>
 800b906:	6813      	ldr	r3, [r2, #0]
 800b908:	1c58      	adds	r0, r3, #1
 800b90a:	6010      	str	r0, [r2, #0]
 800b90c:	7019      	strb	r1, [r3, #0]
 800b90e:	4608      	mov	r0, r1
 800b910:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b914:	4770      	bx	lr

0800b916 <__sfputs_r>:
 800b916:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b918:	4606      	mov	r6, r0
 800b91a:	460f      	mov	r7, r1
 800b91c:	4614      	mov	r4, r2
 800b91e:	18d5      	adds	r5, r2, r3
 800b920:	42ac      	cmp	r4, r5
 800b922:	d101      	bne.n	800b928 <__sfputs_r+0x12>
 800b924:	2000      	movs	r0, #0
 800b926:	e007      	b.n	800b938 <__sfputs_r+0x22>
 800b928:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b92c:	463a      	mov	r2, r7
 800b92e:	4630      	mov	r0, r6
 800b930:	f7ff ffda 	bl	800b8e8 <__sfputc_r>
 800b934:	1c43      	adds	r3, r0, #1
 800b936:	d1f3      	bne.n	800b920 <__sfputs_r+0xa>
 800b938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b93c <_vfiprintf_r>:
 800b93c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b940:	460d      	mov	r5, r1
 800b942:	b09d      	sub	sp, #116	; 0x74
 800b944:	4614      	mov	r4, r2
 800b946:	4698      	mov	r8, r3
 800b948:	4606      	mov	r6, r0
 800b94a:	b118      	cbz	r0, 800b954 <_vfiprintf_r+0x18>
 800b94c:	6983      	ldr	r3, [r0, #24]
 800b94e:	b90b      	cbnz	r3, 800b954 <_vfiprintf_r+0x18>
 800b950:	f000 fb14 	bl	800bf7c <__sinit>
 800b954:	4b89      	ldr	r3, [pc, #548]	; (800bb7c <_vfiprintf_r+0x240>)
 800b956:	429d      	cmp	r5, r3
 800b958:	d11b      	bne.n	800b992 <_vfiprintf_r+0x56>
 800b95a:	6875      	ldr	r5, [r6, #4]
 800b95c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b95e:	07d9      	lsls	r1, r3, #31
 800b960:	d405      	bmi.n	800b96e <_vfiprintf_r+0x32>
 800b962:	89ab      	ldrh	r3, [r5, #12]
 800b964:	059a      	lsls	r2, r3, #22
 800b966:	d402      	bmi.n	800b96e <_vfiprintf_r+0x32>
 800b968:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b96a:	f7ff ff60 	bl	800b82e <__retarget_lock_acquire_recursive>
 800b96e:	89ab      	ldrh	r3, [r5, #12]
 800b970:	071b      	lsls	r3, r3, #28
 800b972:	d501      	bpl.n	800b978 <_vfiprintf_r+0x3c>
 800b974:	692b      	ldr	r3, [r5, #16]
 800b976:	b9eb      	cbnz	r3, 800b9b4 <_vfiprintf_r+0x78>
 800b978:	4629      	mov	r1, r5
 800b97a:	4630      	mov	r0, r6
 800b97c:	f000 f96e 	bl	800bc5c <__swsetup_r>
 800b980:	b1c0      	cbz	r0, 800b9b4 <_vfiprintf_r+0x78>
 800b982:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b984:	07dc      	lsls	r4, r3, #31
 800b986:	d50e      	bpl.n	800b9a6 <_vfiprintf_r+0x6a>
 800b988:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b98c:	b01d      	add	sp, #116	; 0x74
 800b98e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b992:	4b7b      	ldr	r3, [pc, #492]	; (800bb80 <_vfiprintf_r+0x244>)
 800b994:	429d      	cmp	r5, r3
 800b996:	d101      	bne.n	800b99c <_vfiprintf_r+0x60>
 800b998:	68b5      	ldr	r5, [r6, #8]
 800b99a:	e7df      	b.n	800b95c <_vfiprintf_r+0x20>
 800b99c:	4b79      	ldr	r3, [pc, #484]	; (800bb84 <_vfiprintf_r+0x248>)
 800b99e:	429d      	cmp	r5, r3
 800b9a0:	bf08      	it	eq
 800b9a2:	68f5      	ldreq	r5, [r6, #12]
 800b9a4:	e7da      	b.n	800b95c <_vfiprintf_r+0x20>
 800b9a6:	89ab      	ldrh	r3, [r5, #12]
 800b9a8:	0598      	lsls	r0, r3, #22
 800b9aa:	d4ed      	bmi.n	800b988 <_vfiprintf_r+0x4c>
 800b9ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b9ae:	f7ff ff3f 	bl	800b830 <__retarget_lock_release_recursive>
 800b9b2:	e7e9      	b.n	800b988 <_vfiprintf_r+0x4c>
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	9309      	str	r3, [sp, #36]	; 0x24
 800b9b8:	2320      	movs	r3, #32
 800b9ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b9be:	f8cd 800c 	str.w	r8, [sp, #12]
 800b9c2:	2330      	movs	r3, #48	; 0x30
 800b9c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bb88 <_vfiprintf_r+0x24c>
 800b9c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b9cc:	f04f 0901 	mov.w	r9, #1
 800b9d0:	4623      	mov	r3, r4
 800b9d2:	469a      	mov	sl, r3
 800b9d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9d8:	b10a      	cbz	r2, 800b9de <_vfiprintf_r+0xa2>
 800b9da:	2a25      	cmp	r2, #37	; 0x25
 800b9dc:	d1f9      	bne.n	800b9d2 <_vfiprintf_r+0x96>
 800b9de:	ebba 0b04 	subs.w	fp, sl, r4
 800b9e2:	d00b      	beq.n	800b9fc <_vfiprintf_r+0xc0>
 800b9e4:	465b      	mov	r3, fp
 800b9e6:	4622      	mov	r2, r4
 800b9e8:	4629      	mov	r1, r5
 800b9ea:	4630      	mov	r0, r6
 800b9ec:	f7ff ff93 	bl	800b916 <__sfputs_r>
 800b9f0:	3001      	adds	r0, #1
 800b9f2:	f000 80aa 	beq.w	800bb4a <_vfiprintf_r+0x20e>
 800b9f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b9f8:	445a      	add	r2, fp
 800b9fa:	9209      	str	r2, [sp, #36]	; 0x24
 800b9fc:	f89a 3000 	ldrb.w	r3, [sl]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	f000 80a2 	beq.w	800bb4a <_vfiprintf_r+0x20e>
 800ba06:	2300      	movs	r3, #0
 800ba08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ba0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba10:	f10a 0a01 	add.w	sl, sl, #1
 800ba14:	9304      	str	r3, [sp, #16]
 800ba16:	9307      	str	r3, [sp, #28]
 800ba18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ba1c:	931a      	str	r3, [sp, #104]	; 0x68
 800ba1e:	4654      	mov	r4, sl
 800ba20:	2205      	movs	r2, #5
 800ba22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba26:	4858      	ldr	r0, [pc, #352]	; (800bb88 <_vfiprintf_r+0x24c>)
 800ba28:	f7f4 fbfa 	bl	8000220 <memchr>
 800ba2c:	9a04      	ldr	r2, [sp, #16]
 800ba2e:	b9d8      	cbnz	r0, 800ba68 <_vfiprintf_r+0x12c>
 800ba30:	06d1      	lsls	r1, r2, #27
 800ba32:	bf44      	itt	mi
 800ba34:	2320      	movmi	r3, #32
 800ba36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba3a:	0713      	lsls	r3, r2, #28
 800ba3c:	bf44      	itt	mi
 800ba3e:	232b      	movmi	r3, #43	; 0x2b
 800ba40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba44:	f89a 3000 	ldrb.w	r3, [sl]
 800ba48:	2b2a      	cmp	r3, #42	; 0x2a
 800ba4a:	d015      	beq.n	800ba78 <_vfiprintf_r+0x13c>
 800ba4c:	9a07      	ldr	r2, [sp, #28]
 800ba4e:	4654      	mov	r4, sl
 800ba50:	2000      	movs	r0, #0
 800ba52:	f04f 0c0a 	mov.w	ip, #10
 800ba56:	4621      	mov	r1, r4
 800ba58:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba5c:	3b30      	subs	r3, #48	; 0x30
 800ba5e:	2b09      	cmp	r3, #9
 800ba60:	d94e      	bls.n	800bb00 <_vfiprintf_r+0x1c4>
 800ba62:	b1b0      	cbz	r0, 800ba92 <_vfiprintf_r+0x156>
 800ba64:	9207      	str	r2, [sp, #28]
 800ba66:	e014      	b.n	800ba92 <_vfiprintf_r+0x156>
 800ba68:	eba0 0308 	sub.w	r3, r0, r8
 800ba6c:	fa09 f303 	lsl.w	r3, r9, r3
 800ba70:	4313      	orrs	r3, r2
 800ba72:	9304      	str	r3, [sp, #16]
 800ba74:	46a2      	mov	sl, r4
 800ba76:	e7d2      	b.n	800ba1e <_vfiprintf_r+0xe2>
 800ba78:	9b03      	ldr	r3, [sp, #12]
 800ba7a:	1d19      	adds	r1, r3, #4
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	9103      	str	r1, [sp, #12]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	bfbb      	ittet	lt
 800ba84:	425b      	neglt	r3, r3
 800ba86:	f042 0202 	orrlt.w	r2, r2, #2
 800ba8a:	9307      	strge	r3, [sp, #28]
 800ba8c:	9307      	strlt	r3, [sp, #28]
 800ba8e:	bfb8      	it	lt
 800ba90:	9204      	strlt	r2, [sp, #16]
 800ba92:	7823      	ldrb	r3, [r4, #0]
 800ba94:	2b2e      	cmp	r3, #46	; 0x2e
 800ba96:	d10c      	bne.n	800bab2 <_vfiprintf_r+0x176>
 800ba98:	7863      	ldrb	r3, [r4, #1]
 800ba9a:	2b2a      	cmp	r3, #42	; 0x2a
 800ba9c:	d135      	bne.n	800bb0a <_vfiprintf_r+0x1ce>
 800ba9e:	9b03      	ldr	r3, [sp, #12]
 800baa0:	1d1a      	adds	r2, r3, #4
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	9203      	str	r2, [sp, #12]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	bfb8      	it	lt
 800baaa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800baae:	3402      	adds	r4, #2
 800bab0:	9305      	str	r3, [sp, #20]
 800bab2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bb98 <_vfiprintf_r+0x25c>
 800bab6:	7821      	ldrb	r1, [r4, #0]
 800bab8:	2203      	movs	r2, #3
 800baba:	4650      	mov	r0, sl
 800babc:	f7f4 fbb0 	bl	8000220 <memchr>
 800bac0:	b140      	cbz	r0, 800bad4 <_vfiprintf_r+0x198>
 800bac2:	2340      	movs	r3, #64	; 0x40
 800bac4:	eba0 000a 	sub.w	r0, r0, sl
 800bac8:	fa03 f000 	lsl.w	r0, r3, r0
 800bacc:	9b04      	ldr	r3, [sp, #16]
 800bace:	4303      	orrs	r3, r0
 800bad0:	3401      	adds	r4, #1
 800bad2:	9304      	str	r3, [sp, #16]
 800bad4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bad8:	482c      	ldr	r0, [pc, #176]	; (800bb8c <_vfiprintf_r+0x250>)
 800bada:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bade:	2206      	movs	r2, #6
 800bae0:	f7f4 fb9e 	bl	8000220 <memchr>
 800bae4:	2800      	cmp	r0, #0
 800bae6:	d03f      	beq.n	800bb68 <_vfiprintf_r+0x22c>
 800bae8:	4b29      	ldr	r3, [pc, #164]	; (800bb90 <_vfiprintf_r+0x254>)
 800baea:	bb1b      	cbnz	r3, 800bb34 <_vfiprintf_r+0x1f8>
 800baec:	9b03      	ldr	r3, [sp, #12]
 800baee:	3307      	adds	r3, #7
 800baf0:	f023 0307 	bic.w	r3, r3, #7
 800baf4:	3308      	adds	r3, #8
 800baf6:	9303      	str	r3, [sp, #12]
 800baf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bafa:	443b      	add	r3, r7
 800bafc:	9309      	str	r3, [sp, #36]	; 0x24
 800bafe:	e767      	b.n	800b9d0 <_vfiprintf_r+0x94>
 800bb00:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb04:	460c      	mov	r4, r1
 800bb06:	2001      	movs	r0, #1
 800bb08:	e7a5      	b.n	800ba56 <_vfiprintf_r+0x11a>
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	3401      	adds	r4, #1
 800bb0e:	9305      	str	r3, [sp, #20]
 800bb10:	4619      	mov	r1, r3
 800bb12:	f04f 0c0a 	mov.w	ip, #10
 800bb16:	4620      	mov	r0, r4
 800bb18:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb1c:	3a30      	subs	r2, #48	; 0x30
 800bb1e:	2a09      	cmp	r2, #9
 800bb20:	d903      	bls.n	800bb2a <_vfiprintf_r+0x1ee>
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d0c5      	beq.n	800bab2 <_vfiprintf_r+0x176>
 800bb26:	9105      	str	r1, [sp, #20]
 800bb28:	e7c3      	b.n	800bab2 <_vfiprintf_r+0x176>
 800bb2a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb2e:	4604      	mov	r4, r0
 800bb30:	2301      	movs	r3, #1
 800bb32:	e7f0      	b.n	800bb16 <_vfiprintf_r+0x1da>
 800bb34:	ab03      	add	r3, sp, #12
 800bb36:	9300      	str	r3, [sp, #0]
 800bb38:	462a      	mov	r2, r5
 800bb3a:	4b16      	ldr	r3, [pc, #88]	; (800bb94 <_vfiprintf_r+0x258>)
 800bb3c:	a904      	add	r1, sp, #16
 800bb3e:	4630      	mov	r0, r6
 800bb40:	f7fd fea8 	bl	8009894 <_printf_float>
 800bb44:	4607      	mov	r7, r0
 800bb46:	1c78      	adds	r0, r7, #1
 800bb48:	d1d6      	bne.n	800baf8 <_vfiprintf_r+0x1bc>
 800bb4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bb4c:	07d9      	lsls	r1, r3, #31
 800bb4e:	d405      	bmi.n	800bb5c <_vfiprintf_r+0x220>
 800bb50:	89ab      	ldrh	r3, [r5, #12]
 800bb52:	059a      	lsls	r2, r3, #22
 800bb54:	d402      	bmi.n	800bb5c <_vfiprintf_r+0x220>
 800bb56:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bb58:	f7ff fe6a 	bl	800b830 <__retarget_lock_release_recursive>
 800bb5c:	89ab      	ldrh	r3, [r5, #12]
 800bb5e:	065b      	lsls	r3, r3, #25
 800bb60:	f53f af12 	bmi.w	800b988 <_vfiprintf_r+0x4c>
 800bb64:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bb66:	e711      	b.n	800b98c <_vfiprintf_r+0x50>
 800bb68:	ab03      	add	r3, sp, #12
 800bb6a:	9300      	str	r3, [sp, #0]
 800bb6c:	462a      	mov	r2, r5
 800bb6e:	4b09      	ldr	r3, [pc, #36]	; (800bb94 <_vfiprintf_r+0x258>)
 800bb70:	a904      	add	r1, sp, #16
 800bb72:	4630      	mov	r0, r6
 800bb74:	f7fe f932 	bl	8009ddc <_printf_i>
 800bb78:	e7e4      	b.n	800bb44 <_vfiprintf_r+0x208>
 800bb7a:	bf00      	nop
 800bb7c:	0800c9e4 	.word	0x0800c9e4
 800bb80:	0800ca04 	.word	0x0800ca04
 800bb84:	0800c9c4 	.word	0x0800c9c4
 800bb88:	0800c86c 	.word	0x0800c86c
 800bb8c:	0800c876 	.word	0x0800c876
 800bb90:	08009895 	.word	0x08009895
 800bb94:	0800b917 	.word	0x0800b917
 800bb98:	0800c872 	.word	0x0800c872

0800bb9c <__swbuf_r>:
 800bb9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb9e:	460e      	mov	r6, r1
 800bba0:	4614      	mov	r4, r2
 800bba2:	4605      	mov	r5, r0
 800bba4:	b118      	cbz	r0, 800bbae <__swbuf_r+0x12>
 800bba6:	6983      	ldr	r3, [r0, #24]
 800bba8:	b90b      	cbnz	r3, 800bbae <__swbuf_r+0x12>
 800bbaa:	f000 f9e7 	bl	800bf7c <__sinit>
 800bbae:	4b21      	ldr	r3, [pc, #132]	; (800bc34 <__swbuf_r+0x98>)
 800bbb0:	429c      	cmp	r4, r3
 800bbb2:	d12b      	bne.n	800bc0c <__swbuf_r+0x70>
 800bbb4:	686c      	ldr	r4, [r5, #4]
 800bbb6:	69a3      	ldr	r3, [r4, #24]
 800bbb8:	60a3      	str	r3, [r4, #8]
 800bbba:	89a3      	ldrh	r3, [r4, #12]
 800bbbc:	071a      	lsls	r2, r3, #28
 800bbbe:	d52f      	bpl.n	800bc20 <__swbuf_r+0x84>
 800bbc0:	6923      	ldr	r3, [r4, #16]
 800bbc2:	b36b      	cbz	r3, 800bc20 <__swbuf_r+0x84>
 800bbc4:	6923      	ldr	r3, [r4, #16]
 800bbc6:	6820      	ldr	r0, [r4, #0]
 800bbc8:	1ac0      	subs	r0, r0, r3
 800bbca:	6963      	ldr	r3, [r4, #20]
 800bbcc:	b2f6      	uxtb	r6, r6
 800bbce:	4283      	cmp	r3, r0
 800bbd0:	4637      	mov	r7, r6
 800bbd2:	dc04      	bgt.n	800bbde <__swbuf_r+0x42>
 800bbd4:	4621      	mov	r1, r4
 800bbd6:	4628      	mov	r0, r5
 800bbd8:	f000 f93c 	bl	800be54 <_fflush_r>
 800bbdc:	bb30      	cbnz	r0, 800bc2c <__swbuf_r+0x90>
 800bbde:	68a3      	ldr	r3, [r4, #8]
 800bbe0:	3b01      	subs	r3, #1
 800bbe2:	60a3      	str	r3, [r4, #8]
 800bbe4:	6823      	ldr	r3, [r4, #0]
 800bbe6:	1c5a      	adds	r2, r3, #1
 800bbe8:	6022      	str	r2, [r4, #0]
 800bbea:	701e      	strb	r6, [r3, #0]
 800bbec:	6963      	ldr	r3, [r4, #20]
 800bbee:	3001      	adds	r0, #1
 800bbf0:	4283      	cmp	r3, r0
 800bbf2:	d004      	beq.n	800bbfe <__swbuf_r+0x62>
 800bbf4:	89a3      	ldrh	r3, [r4, #12]
 800bbf6:	07db      	lsls	r3, r3, #31
 800bbf8:	d506      	bpl.n	800bc08 <__swbuf_r+0x6c>
 800bbfa:	2e0a      	cmp	r6, #10
 800bbfc:	d104      	bne.n	800bc08 <__swbuf_r+0x6c>
 800bbfe:	4621      	mov	r1, r4
 800bc00:	4628      	mov	r0, r5
 800bc02:	f000 f927 	bl	800be54 <_fflush_r>
 800bc06:	b988      	cbnz	r0, 800bc2c <__swbuf_r+0x90>
 800bc08:	4638      	mov	r0, r7
 800bc0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc0c:	4b0a      	ldr	r3, [pc, #40]	; (800bc38 <__swbuf_r+0x9c>)
 800bc0e:	429c      	cmp	r4, r3
 800bc10:	d101      	bne.n	800bc16 <__swbuf_r+0x7a>
 800bc12:	68ac      	ldr	r4, [r5, #8]
 800bc14:	e7cf      	b.n	800bbb6 <__swbuf_r+0x1a>
 800bc16:	4b09      	ldr	r3, [pc, #36]	; (800bc3c <__swbuf_r+0xa0>)
 800bc18:	429c      	cmp	r4, r3
 800bc1a:	bf08      	it	eq
 800bc1c:	68ec      	ldreq	r4, [r5, #12]
 800bc1e:	e7ca      	b.n	800bbb6 <__swbuf_r+0x1a>
 800bc20:	4621      	mov	r1, r4
 800bc22:	4628      	mov	r0, r5
 800bc24:	f000 f81a 	bl	800bc5c <__swsetup_r>
 800bc28:	2800      	cmp	r0, #0
 800bc2a:	d0cb      	beq.n	800bbc4 <__swbuf_r+0x28>
 800bc2c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bc30:	e7ea      	b.n	800bc08 <__swbuf_r+0x6c>
 800bc32:	bf00      	nop
 800bc34:	0800c9e4 	.word	0x0800c9e4
 800bc38:	0800ca04 	.word	0x0800ca04
 800bc3c:	0800c9c4 	.word	0x0800c9c4

0800bc40 <__ascii_wctomb>:
 800bc40:	b149      	cbz	r1, 800bc56 <__ascii_wctomb+0x16>
 800bc42:	2aff      	cmp	r2, #255	; 0xff
 800bc44:	bf85      	ittet	hi
 800bc46:	238a      	movhi	r3, #138	; 0x8a
 800bc48:	6003      	strhi	r3, [r0, #0]
 800bc4a:	700a      	strbls	r2, [r1, #0]
 800bc4c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800bc50:	bf98      	it	ls
 800bc52:	2001      	movls	r0, #1
 800bc54:	4770      	bx	lr
 800bc56:	4608      	mov	r0, r1
 800bc58:	4770      	bx	lr
	...

0800bc5c <__swsetup_r>:
 800bc5c:	4b32      	ldr	r3, [pc, #200]	; (800bd28 <__swsetup_r+0xcc>)
 800bc5e:	b570      	push	{r4, r5, r6, lr}
 800bc60:	681d      	ldr	r5, [r3, #0]
 800bc62:	4606      	mov	r6, r0
 800bc64:	460c      	mov	r4, r1
 800bc66:	b125      	cbz	r5, 800bc72 <__swsetup_r+0x16>
 800bc68:	69ab      	ldr	r3, [r5, #24]
 800bc6a:	b913      	cbnz	r3, 800bc72 <__swsetup_r+0x16>
 800bc6c:	4628      	mov	r0, r5
 800bc6e:	f000 f985 	bl	800bf7c <__sinit>
 800bc72:	4b2e      	ldr	r3, [pc, #184]	; (800bd2c <__swsetup_r+0xd0>)
 800bc74:	429c      	cmp	r4, r3
 800bc76:	d10f      	bne.n	800bc98 <__swsetup_r+0x3c>
 800bc78:	686c      	ldr	r4, [r5, #4]
 800bc7a:	89a3      	ldrh	r3, [r4, #12]
 800bc7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bc80:	0719      	lsls	r1, r3, #28
 800bc82:	d42c      	bmi.n	800bcde <__swsetup_r+0x82>
 800bc84:	06dd      	lsls	r5, r3, #27
 800bc86:	d411      	bmi.n	800bcac <__swsetup_r+0x50>
 800bc88:	2309      	movs	r3, #9
 800bc8a:	6033      	str	r3, [r6, #0]
 800bc8c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bc90:	81a3      	strh	r3, [r4, #12]
 800bc92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bc96:	e03e      	b.n	800bd16 <__swsetup_r+0xba>
 800bc98:	4b25      	ldr	r3, [pc, #148]	; (800bd30 <__swsetup_r+0xd4>)
 800bc9a:	429c      	cmp	r4, r3
 800bc9c:	d101      	bne.n	800bca2 <__swsetup_r+0x46>
 800bc9e:	68ac      	ldr	r4, [r5, #8]
 800bca0:	e7eb      	b.n	800bc7a <__swsetup_r+0x1e>
 800bca2:	4b24      	ldr	r3, [pc, #144]	; (800bd34 <__swsetup_r+0xd8>)
 800bca4:	429c      	cmp	r4, r3
 800bca6:	bf08      	it	eq
 800bca8:	68ec      	ldreq	r4, [r5, #12]
 800bcaa:	e7e6      	b.n	800bc7a <__swsetup_r+0x1e>
 800bcac:	0758      	lsls	r0, r3, #29
 800bcae:	d512      	bpl.n	800bcd6 <__swsetup_r+0x7a>
 800bcb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bcb2:	b141      	cbz	r1, 800bcc6 <__swsetup_r+0x6a>
 800bcb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bcb8:	4299      	cmp	r1, r3
 800bcba:	d002      	beq.n	800bcc2 <__swsetup_r+0x66>
 800bcbc:	4630      	mov	r0, r6
 800bcbe:	f7fd fc69 	bl	8009594 <_free_r>
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	6363      	str	r3, [r4, #52]	; 0x34
 800bcc6:	89a3      	ldrh	r3, [r4, #12]
 800bcc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bccc:	81a3      	strh	r3, [r4, #12]
 800bcce:	2300      	movs	r3, #0
 800bcd0:	6063      	str	r3, [r4, #4]
 800bcd2:	6923      	ldr	r3, [r4, #16]
 800bcd4:	6023      	str	r3, [r4, #0]
 800bcd6:	89a3      	ldrh	r3, [r4, #12]
 800bcd8:	f043 0308 	orr.w	r3, r3, #8
 800bcdc:	81a3      	strh	r3, [r4, #12]
 800bcde:	6923      	ldr	r3, [r4, #16]
 800bce0:	b94b      	cbnz	r3, 800bcf6 <__swsetup_r+0x9a>
 800bce2:	89a3      	ldrh	r3, [r4, #12]
 800bce4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bce8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bcec:	d003      	beq.n	800bcf6 <__swsetup_r+0x9a>
 800bcee:	4621      	mov	r1, r4
 800bcf0:	4630      	mov	r0, r6
 800bcf2:	f000 fa05 	bl	800c100 <__smakebuf_r>
 800bcf6:	89a0      	ldrh	r0, [r4, #12]
 800bcf8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bcfc:	f010 0301 	ands.w	r3, r0, #1
 800bd00:	d00a      	beq.n	800bd18 <__swsetup_r+0xbc>
 800bd02:	2300      	movs	r3, #0
 800bd04:	60a3      	str	r3, [r4, #8]
 800bd06:	6963      	ldr	r3, [r4, #20]
 800bd08:	425b      	negs	r3, r3
 800bd0a:	61a3      	str	r3, [r4, #24]
 800bd0c:	6923      	ldr	r3, [r4, #16]
 800bd0e:	b943      	cbnz	r3, 800bd22 <__swsetup_r+0xc6>
 800bd10:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bd14:	d1ba      	bne.n	800bc8c <__swsetup_r+0x30>
 800bd16:	bd70      	pop	{r4, r5, r6, pc}
 800bd18:	0781      	lsls	r1, r0, #30
 800bd1a:	bf58      	it	pl
 800bd1c:	6963      	ldrpl	r3, [r4, #20]
 800bd1e:	60a3      	str	r3, [r4, #8]
 800bd20:	e7f4      	b.n	800bd0c <__swsetup_r+0xb0>
 800bd22:	2000      	movs	r0, #0
 800bd24:	e7f7      	b.n	800bd16 <__swsetup_r+0xba>
 800bd26:	bf00      	nop
 800bd28:	200023fc 	.word	0x200023fc
 800bd2c:	0800c9e4 	.word	0x0800c9e4
 800bd30:	0800ca04 	.word	0x0800ca04
 800bd34:	0800c9c4 	.word	0x0800c9c4

0800bd38 <abort>:
 800bd38:	b508      	push	{r3, lr}
 800bd3a:	2006      	movs	r0, #6
 800bd3c:	f000 fa50 	bl	800c1e0 <raise>
 800bd40:	2001      	movs	r0, #1
 800bd42:	f7f8 ffad 	bl	8004ca0 <_exit>
	...

0800bd48 <__sflush_r>:
 800bd48:	898a      	ldrh	r2, [r1, #12]
 800bd4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd4e:	4605      	mov	r5, r0
 800bd50:	0710      	lsls	r0, r2, #28
 800bd52:	460c      	mov	r4, r1
 800bd54:	d458      	bmi.n	800be08 <__sflush_r+0xc0>
 800bd56:	684b      	ldr	r3, [r1, #4]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	dc05      	bgt.n	800bd68 <__sflush_r+0x20>
 800bd5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	dc02      	bgt.n	800bd68 <__sflush_r+0x20>
 800bd62:	2000      	movs	r0, #0
 800bd64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bd6a:	2e00      	cmp	r6, #0
 800bd6c:	d0f9      	beq.n	800bd62 <__sflush_r+0x1a>
 800bd6e:	2300      	movs	r3, #0
 800bd70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bd74:	682f      	ldr	r7, [r5, #0]
 800bd76:	602b      	str	r3, [r5, #0]
 800bd78:	d032      	beq.n	800bde0 <__sflush_r+0x98>
 800bd7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bd7c:	89a3      	ldrh	r3, [r4, #12]
 800bd7e:	075a      	lsls	r2, r3, #29
 800bd80:	d505      	bpl.n	800bd8e <__sflush_r+0x46>
 800bd82:	6863      	ldr	r3, [r4, #4]
 800bd84:	1ac0      	subs	r0, r0, r3
 800bd86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bd88:	b10b      	cbz	r3, 800bd8e <__sflush_r+0x46>
 800bd8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bd8c:	1ac0      	subs	r0, r0, r3
 800bd8e:	2300      	movs	r3, #0
 800bd90:	4602      	mov	r2, r0
 800bd92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bd94:	6a21      	ldr	r1, [r4, #32]
 800bd96:	4628      	mov	r0, r5
 800bd98:	47b0      	blx	r6
 800bd9a:	1c43      	adds	r3, r0, #1
 800bd9c:	89a3      	ldrh	r3, [r4, #12]
 800bd9e:	d106      	bne.n	800bdae <__sflush_r+0x66>
 800bda0:	6829      	ldr	r1, [r5, #0]
 800bda2:	291d      	cmp	r1, #29
 800bda4:	d82c      	bhi.n	800be00 <__sflush_r+0xb8>
 800bda6:	4a2a      	ldr	r2, [pc, #168]	; (800be50 <__sflush_r+0x108>)
 800bda8:	40ca      	lsrs	r2, r1
 800bdaa:	07d6      	lsls	r6, r2, #31
 800bdac:	d528      	bpl.n	800be00 <__sflush_r+0xb8>
 800bdae:	2200      	movs	r2, #0
 800bdb0:	6062      	str	r2, [r4, #4]
 800bdb2:	04d9      	lsls	r1, r3, #19
 800bdb4:	6922      	ldr	r2, [r4, #16]
 800bdb6:	6022      	str	r2, [r4, #0]
 800bdb8:	d504      	bpl.n	800bdc4 <__sflush_r+0x7c>
 800bdba:	1c42      	adds	r2, r0, #1
 800bdbc:	d101      	bne.n	800bdc2 <__sflush_r+0x7a>
 800bdbe:	682b      	ldr	r3, [r5, #0]
 800bdc0:	b903      	cbnz	r3, 800bdc4 <__sflush_r+0x7c>
 800bdc2:	6560      	str	r0, [r4, #84]	; 0x54
 800bdc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bdc6:	602f      	str	r7, [r5, #0]
 800bdc8:	2900      	cmp	r1, #0
 800bdca:	d0ca      	beq.n	800bd62 <__sflush_r+0x1a>
 800bdcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bdd0:	4299      	cmp	r1, r3
 800bdd2:	d002      	beq.n	800bdda <__sflush_r+0x92>
 800bdd4:	4628      	mov	r0, r5
 800bdd6:	f7fd fbdd 	bl	8009594 <_free_r>
 800bdda:	2000      	movs	r0, #0
 800bddc:	6360      	str	r0, [r4, #52]	; 0x34
 800bdde:	e7c1      	b.n	800bd64 <__sflush_r+0x1c>
 800bde0:	6a21      	ldr	r1, [r4, #32]
 800bde2:	2301      	movs	r3, #1
 800bde4:	4628      	mov	r0, r5
 800bde6:	47b0      	blx	r6
 800bde8:	1c41      	adds	r1, r0, #1
 800bdea:	d1c7      	bne.n	800bd7c <__sflush_r+0x34>
 800bdec:	682b      	ldr	r3, [r5, #0]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d0c4      	beq.n	800bd7c <__sflush_r+0x34>
 800bdf2:	2b1d      	cmp	r3, #29
 800bdf4:	d001      	beq.n	800bdfa <__sflush_r+0xb2>
 800bdf6:	2b16      	cmp	r3, #22
 800bdf8:	d101      	bne.n	800bdfe <__sflush_r+0xb6>
 800bdfa:	602f      	str	r7, [r5, #0]
 800bdfc:	e7b1      	b.n	800bd62 <__sflush_r+0x1a>
 800bdfe:	89a3      	ldrh	r3, [r4, #12]
 800be00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be04:	81a3      	strh	r3, [r4, #12]
 800be06:	e7ad      	b.n	800bd64 <__sflush_r+0x1c>
 800be08:	690f      	ldr	r7, [r1, #16]
 800be0a:	2f00      	cmp	r7, #0
 800be0c:	d0a9      	beq.n	800bd62 <__sflush_r+0x1a>
 800be0e:	0793      	lsls	r3, r2, #30
 800be10:	680e      	ldr	r6, [r1, #0]
 800be12:	bf08      	it	eq
 800be14:	694b      	ldreq	r3, [r1, #20]
 800be16:	600f      	str	r7, [r1, #0]
 800be18:	bf18      	it	ne
 800be1a:	2300      	movne	r3, #0
 800be1c:	eba6 0807 	sub.w	r8, r6, r7
 800be20:	608b      	str	r3, [r1, #8]
 800be22:	f1b8 0f00 	cmp.w	r8, #0
 800be26:	dd9c      	ble.n	800bd62 <__sflush_r+0x1a>
 800be28:	6a21      	ldr	r1, [r4, #32]
 800be2a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800be2c:	4643      	mov	r3, r8
 800be2e:	463a      	mov	r2, r7
 800be30:	4628      	mov	r0, r5
 800be32:	47b0      	blx	r6
 800be34:	2800      	cmp	r0, #0
 800be36:	dc06      	bgt.n	800be46 <__sflush_r+0xfe>
 800be38:	89a3      	ldrh	r3, [r4, #12]
 800be3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be3e:	81a3      	strh	r3, [r4, #12]
 800be40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be44:	e78e      	b.n	800bd64 <__sflush_r+0x1c>
 800be46:	4407      	add	r7, r0
 800be48:	eba8 0800 	sub.w	r8, r8, r0
 800be4c:	e7e9      	b.n	800be22 <__sflush_r+0xda>
 800be4e:	bf00      	nop
 800be50:	20400001 	.word	0x20400001

0800be54 <_fflush_r>:
 800be54:	b538      	push	{r3, r4, r5, lr}
 800be56:	690b      	ldr	r3, [r1, #16]
 800be58:	4605      	mov	r5, r0
 800be5a:	460c      	mov	r4, r1
 800be5c:	b913      	cbnz	r3, 800be64 <_fflush_r+0x10>
 800be5e:	2500      	movs	r5, #0
 800be60:	4628      	mov	r0, r5
 800be62:	bd38      	pop	{r3, r4, r5, pc}
 800be64:	b118      	cbz	r0, 800be6e <_fflush_r+0x1a>
 800be66:	6983      	ldr	r3, [r0, #24]
 800be68:	b90b      	cbnz	r3, 800be6e <_fflush_r+0x1a>
 800be6a:	f000 f887 	bl	800bf7c <__sinit>
 800be6e:	4b14      	ldr	r3, [pc, #80]	; (800bec0 <_fflush_r+0x6c>)
 800be70:	429c      	cmp	r4, r3
 800be72:	d11b      	bne.n	800beac <_fflush_r+0x58>
 800be74:	686c      	ldr	r4, [r5, #4]
 800be76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d0ef      	beq.n	800be5e <_fflush_r+0xa>
 800be7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800be80:	07d0      	lsls	r0, r2, #31
 800be82:	d404      	bmi.n	800be8e <_fflush_r+0x3a>
 800be84:	0599      	lsls	r1, r3, #22
 800be86:	d402      	bmi.n	800be8e <_fflush_r+0x3a>
 800be88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be8a:	f7ff fcd0 	bl	800b82e <__retarget_lock_acquire_recursive>
 800be8e:	4628      	mov	r0, r5
 800be90:	4621      	mov	r1, r4
 800be92:	f7ff ff59 	bl	800bd48 <__sflush_r>
 800be96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800be98:	07da      	lsls	r2, r3, #31
 800be9a:	4605      	mov	r5, r0
 800be9c:	d4e0      	bmi.n	800be60 <_fflush_r+0xc>
 800be9e:	89a3      	ldrh	r3, [r4, #12]
 800bea0:	059b      	lsls	r3, r3, #22
 800bea2:	d4dd      	bmi.n	800be60 <_fflush_r+0xc>
 800bea4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bea6:	f7ff fcc3 	bl	800b830 <__retarget_lock_release_recursive>
 800beaa:	e7d9      	b.n	800be60 <_fflush_r+0xc>
 800beac:	4b05      	ldr	r3, [pc, #20]	; (800bec4 <_fflush_r+0x70>)
 800beae:	429c      	cmp	r4, r3
 800beb0:	d101      	bne.n	800beb6 <_fflush_r+0x62>
 800beb2:	68ac      	ldr	r4, [r5, #8]
 800beb4:	e7df      	b.n	800be76 <_fflush_r+0x22>
 800beb6:	4b04      	ldr	r3, [pc, #16]	; (800bec8 <_fflush_r+0x74>)
 800beb8:	429c      	cmp	r4, r3
 800beba:	bf08      	it	eq
 800bebc:	68ec      	ldreq	r4, [r5, #12]
 800bebe:	e7da      	b.n	800be76 <_fflush_r+0x22>
 800bec0:	0800c9e4 	.word	0x0800c9e4
 800bec4:	0800ca04 	.word	0x0800ca04
 800bec8:	0800c9c4 	.word	0x0800c9c4

0800becc <std>:
 800becc:	2300      	movs	r3, #0
 800bece:	b510      	push	{r4, lr}
 800bed0:	4604      	mov	r4, r0
 800bed2:	e9c0 3300 	strd	r3, r3, [r0]
 800bed6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800beda:	6083      	str	r3, [r0, #8]
 800bedc:	8181      	strh	r1, [r0, #12]
 800bede:	6643      	str	r3, [r0, #100]	; 0x64
 800bee0:	81c2      	strh	r2, [r0, #14]
 800bee2:	6183      	str	r3, [r0, #24]
 800bee4:	4619      	mov	r1, r3
 800bee6:	2208      	movs	r2, #8
 800bee8:	305c      	adds	r0, #92	; 0x5c
 800beea:	f7fd fb4b 	bl	8009584 <memset>
 800beee:	4b05      	ldr	r3, [pc, #20]	; (800bf04 <std+0x38>)
 800bef0:	6263      	str	r3, [r4, #36]	; 0x24
 800bef2:	4b05      	ldr	r3, [pc, #20]	; (800bf08 <std+0x3c>)
 800bef4:	62a3      	str	r3, [r4, #40]	; 0x28
 800bef6:	4b05      	ldr	r3, [pc, #20]	; (800bf0c <std+0x40>)
 800bef8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800befa:	4b05      	ldr	r3, [pc, #20]	; (800bf10 <std+0x44>)
 800befc:	6224      	str	r4, [r4, #32]
 800befe:	6323      	str	r3, [r4, #48]	; 0x30
 800bf00:	bd10      	pop	{r4, pc}
 800bf02:	bf00      	nop
 800bf04:	0800c219 	.word	0x0800c219
 800bf08:	0800c23b 	.word	0x0800c23b
 800bf0c:	0800c273 	.word	0x0800c273
 800bf10:	0800c297 	.word	0x0800c297

0800bf14 <_cleanup_r>:
 800bf14:	4901      	ldr	r1, [pc, #4]	; (800bf1c <_cleanup_r+0x8>)
 800bf16:	f000 b8af 	b.w	800c078 <_fwalk_reent>
 800bf1a:	bf00      	nop
 800bf1c:	0800be55 	.word	0x0800be55

0800bf20 <__sfmoreglue>:
 800bf20:	b570      	push	{r4, r5, r6, lr}
 800bf22:	2268      	movs	r2, #104	; 0x68
 800bf24:	1e4d      	subs	r5, r1, #1
 800bf26:	4355      	muls	r5, r2
 800bf28:	460e      	mov	r6, r1
 800bf2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bf2e:	f7fd fb9d 	bl	800966c <_malloc_r>
 800bf32:	4604      	mov	r4, r0
 800bf34:	b140      	cbz	r0, 800bf48 <__sfmoreglue+0x28>
 800bf36:	2100      	movs	r1, #0
 800bf38:	e9c0 1600 	strd	r1, r6, [r0]
 800bf3c:	300c      	adds	r0, #12
 800bf3e:	60a0      	str	r0, [r4, #8]
 800bf40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bf44:	f7fd fb1e 	bl	8009584 <memset>
 800bf48:	4620      	mov	r0, r4
 800bf4a:	bd70      	pop	{r4, r5, r6, pc}

0800bf4c <__sfp_lock_acquire>:
 800bf4c:	4801      	ldr	r0, [pc, #4]	; (800bf54 <__sfp_lock_acquire+0x8>)
 800bf4e:	f7ff bc6e 	b.w	800b82e <__retarget_lock_acquire_recursive>
 800bf52:	bf00      	nop
 800bf54:	20002b29 	.word	0x20002b29

0800bf58 <__sfp_lock_release>:
 800bf58:	4801      	ldr	r0, [pc, #4]	; (800bf60 <__sfp_lock_release+0x8>)
 800bf5a:	f7ff bc69 	b.w	800b830 <__retarget_lock_release_recursive>
 800bf5e:	bf00      	nop
 800bf60:	20002b29 	.word	0x20002b29

0800bf64 <__sinit_lock_acquire>:
 800bf64:	4801      	ldr	r0, [pc, #4]	; (800bf6c <__sinit_lock_acquire+0x8>)
 800bf66:	f7ff bc62 	b.w	800b82e <__retarget_lock_acquire_recursive>
 800bf6a:	bf00      	nop
 800bf6c:	20002b2a 	.word	0x20002b2a

0800bf70 <__sinit_lock_release>:
 800bf70:	4801      	ldr	r0, [pc, #4]	; (800bf78 <__sinit_lock_release+0x8>)
 800bf72:	f7ff bc5d 	b.w	800b830 <__retarget_lock_release_recursive>
 800bf76:	bf00      	nop
 800bf78:	20002b2a 	.word	0x20002b2a

0800bf7c <__sinit>:
 800bf7c:	b510      	push	{r4, lr}
 800bf7e:	4604      	mov	r4, r0
 800bf80:	f7ff fff0 	bl	800bf64 <__sinit_lock_acquire>
 800bf84:	69a3      	ldr	r3, [r4, #24]
 800bf86:	b11b      	cbz	r3, 800bf90 <__sinit+0x14>
 800bf88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf8c:	f7ff bff0 	b.w	800bf70 <__sinit_lock_release>
 800bf90:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bf94:	6523      	str	r3, [r4, #80]	; 0x50
 800bf96:	4b13      	ldr	r3, [pc, #76]	; (800bfe4 <__sinit+0x68>)
 800bf98:	4a13      	ldr	r2, [pc, #76]	; (800bfe8 <__sinit+0x6c>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	62a2      	str	r2, [r4, #40]	; 0x28
 800bf9e:	42a3      	cmp	r3, r4
 800bfa0:	bf04      	itt	eq
 800bfa2:	2301      	moveq	r3, #1
 800bfa4:	61a3      	streq	r3, [r4, #24]
 800bfa6:	4620      	mov	r0, r4
 800bfa8:	f000 f820 	bl	800bfec <__sfp>
 800bfac:	6060      	str	r0, [r4, #4]
 800bfae:	4620      	mov	r0, r4
 800bfb0:	f000 f81c 	bl	800bfec <__sfp>
 800bfb4:	60a0      	str	r0, [r4, #8]
 800bfb6:	4620      	mov	r0, r4
 800bfb8:	f000 f818 	bl	800bfec <__sfp>
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	60e0      	str	r0, [r4, #12]
 800bfc0:	2104      	movs	r1, #4
 800bfc2:	6860      	ldr	r0, [r4, #4]
 800bfc4:	f7ff ff82 	bl	800becc <std>
 800bfc8:	68a0      	ldr	r0, [r4, #8]
 800bfca:	2201      	movs	r2, #1
 800bfcc:	2109      	movs	r1, #9
 800bfce:	f7ff ff7d 	bl	800becc <std>
 800bfd2:	68e0      	ldr	r0, [r4, #12]
 800bfd4:	2202      	movs	r2, #2
 800bfd6:	2112      	movs	r1, #18
 800bfd8:	f7ff ff78 	bl	800becc <std>
 800bfdc:	2301      	movs	r3, #1
 800bfde:	61a3      	str	r3, [r4, #24]
 800bfe0:	e7d2      	b.n	800bf88 <__sinit+0xc>
 800bfe2:	bf00      	nop
 800bfe4:	0800c64c 	.word	0x0800c64c
 800bfe8:	0800bf15 	.word	0x0800bf15

0800bfec <__sfp>:
 800bfec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfee:	4607      	mov	r7, r0
 800bff0:	f7ff ffac 	bl	800bf4c <__sfp_lock_acquire>
 800bff4:	4b1e      	ldr	r3, [pc, #120]	; (800c070 <__sfp+0x84>)
 800bff6:	681e      	ldr	r6, [r3, #0]
 800bff8:	69b3      	ldr	r3, [r6, #24]
 800bffa:	b913      	cbnz	r3, 800c002 <__sfp+0x16>
 800bffc:	4630      	mov	r0, r6
 800bffe:	f7ff ffbd 	bl	800bf7c <__sinit>
 800c002:	3648      	adds	r6, #72	; 0x48
 800c004:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c008:	3b01      	subs	r3, #1
 800c00a:	d503      	bpl.n	800c014 <__sfp+0x28>
 800c00c:	6833      	ldr	r3, [r6, #0]
 800c00e:	b30b      	cbz	r3, 800c054 <__sfp+0x68>
 800c010:	6836      	ldr	r6, [r6, #0]
 800c012:	e7f7      	b.n	800c004 <__sfp+0x18>
 800c014:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c018:	b9d5      	cbnz	r5, 800c050 <__sfp+0x64>
 800c01a:	4b16      	ldr	r3, [pc, #88]	; (800c074 <__sfp+0x88>)
 800c01c:	60e3      	str	r3, [r4, #12]
 800c01e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c022:	6665      	str	r5, [r4, #100]	; 0x64
 800c024:	f7ff fc02 	bl	800b82c <__retarget_lock_init_recursive>
 800c028:	f7ff ff96 	bl	800bf58 <__sfp_lock_release>
 800c02c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c030:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c034:	6025      	str	r5, [r4, #0]
 800c036:	61a5      	str	r5, [r4, #24]
 800c038:	2208      	movs	r2, #8
 800c03a:	4629      	mov	r1, r5
 800c03c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c040:	f7fd faa0 	bl	8009584 <memset>
 800c044:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c048:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c04c:	4620      	mov	r0, r4
 800c04e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c050:	3468      	adds	r4, #104	; 0x68
 800c052:	e7d9      	b.n	800c008 <__sfp+0x1c>
 800c054:	2104      	movs	r1, #4
 800c056:	4638      	mov	r0, r7
 800c058:	f7ff ff62 	bl	800bf20 <__sfmoreglue>
 800c05c:	4604      	mov	r4, r0
 800c05e:	6030      	str	r0, [r6, #0]
 800c060:	2800      	cmp	r0, #0
 800c062:	d1d5      	bne.n	800c010 <__sfp+0x24>
 800c064:	f7ff ff78 	bl	800bf58 <__sfp_lock_release>
 800c068:	230c      	movs	r3, #12
 800c06a:	603b      	str	r3, [r7, #0]
 800c06c:	e7ee      	b.n	800c04c <__sfp+0x60>
 800c06e:	bf00      	nop
 800c070:	0800c64c 	.word	0x0800c64c
 800c074:	ffff0001 	.word	0xffff0001

0800c078 <_fwalk_reent>:
 800c078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c07c:	4606      	mov	r6, r0
 800c07e:	4688      	mov	r8, r1
 800c080:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c084:	2700      	movs	r7, #0
 800c086:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c08a:	f1b9 0901 	subs.w	r9, r9, #1
 800c08e:	d505      	bpl.n	800c09c <_fwalk_reent+0x24>
 800c090:	6824      	ldr	r4, [r4, #0]
 800c092:	2c00      	cmp	r4, #0
 800c094:	d1f7      	bne.n	800c086 <_fwalk_reent+0xe>
 800c096:	4638      	mov	r0, r7
 800c098:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c09c:	89ab      	ldrh	r3, [r5, #12]
 800c09e:	2b01      	cmp	r3, #1
 800c0a0:	d907      	bls.n	800c0b2 <_fwalk_reent+0x3a>
 800c0a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c0a6:	3301      	adds	r3, #1
 800c0a8:	d003      	beq.n	800c0b2 <_fwalk_reent+0x3a>
 800c0aa:	4629      	mov	r1, r5
 800c0ac:	4630      	mov	r0, r6
 800c0ae:	47c0      	blx	r8
 800c0b0:	4307      	orrs	r7, r0
 800c0b2:	3568      	adds	r5, #104	; 0x68
 800c0b4:	e7e9      	b.n	800c08a <_fwalk_reent+0x12>

0800c0b6 <__swhatbuf_r>:
 800c0b6:	b570      	push	{r4, r5, r6, lr}
 800c0b8:	460e      	mov	r6, r1
 800c0ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0be:	2900      	cmp	r1, #0
 800c0c0:	b096      	sub	sp, #88	; 0x58
 800c0c2:	4614      	mov	r4, r2
 800c0c4:	461d      	mov	r5, r3
 800c0c6:	da08      	bge.n	800c0da <__swhatbuf_r+0x24>
 800c0c8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	602a      	str	r2, [r5, #0]
 800c0d0:	061a      	lsls	r2, r3, #24
 800c0d2:	d410      	bmi.n	800c0f6 <__swhatbuf_r+0x40>
 800c0d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c0d8:	e00e      	b.n	800c0f8 <__swhatbuf_r+0x42>
 800c0da:	466a      	mov	r2, sp
 800c0dc:	f000 f902 	bl	800c2e4 <_fstat_r>
 800c0e0:	2800      	cmp	r0, #0
 800c0e2:	dbf1      	blt.n	800c0c8 <__swhatbuf_r+0x12>
 800c0e4:	9a01      	ldr	r2, [sp, #4]
 800c0e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c0ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c0ee:	425a      	negs	r2, r3
 800c0f0:	415a      	adcs	r2, r3
 800c0f2:	602a      	str	r2, [r5, #0]
 800c0f4:	e7ee      	b.n	800c0d4 <__swhatbuf_r+0x1e>
 800c0f6:	2340      	movs	r3, #64	; 0x40
 800c0f8:	2000      	movs	r0, #0
 800c0fa:	6023      	str	r3, [r4, #0]
 800c0fc:	b016      	add	sp, #88	; 0x58
 800c0fe:	bd70      	pop	{r4, r5, r6, pc}

0800c100 <__smakebuf_r>:
 800c100:	898b      	ldrh	r3, [r1, #12]
 800c102:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c104:	079d      	lsls	r5, r3, #30
 800c106:	4606      	mov	r6, r0
 800c108:	460c      	mov	r4, r1
 800c10a:	d507      	bpl.n	800c11c <__smakebuf_r+0x1c>
 800c10c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c110:	6023      	str	r3, [r4, #0]
 800c112:	6123      	str	r3, [r4, #16]
 800c114:	2301      	movs	r3, #1
 800c116:	6163      	str	r3, [r4, #20]
 800c118:	b002      	add	sp, #8
 800c11a:	bd70      	pop	{r4, r5, r6, pc}
 800c11c:	ab01      	add	r3, sp, #4
 800c11e:	466a      	mov	r2, sp
 800c120:	f7ff ffc9 	bl	800c0b6 <__swhatbuf_r>
 800c124:	9900      	ldr	r1, [sp, #0]
 800c126:	4605      	mov	r5, r0
 800c128:	4630      	mov	r0, r6
 800c12a:	f7fd fa9f 	bl	800966c <_malloc_r>
 800c12e:	b948      	cbnz	r0, 800c144 <__smakebuf_r+0x44>
 800c130:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c134:	059a      	lsls	r2, r3, #22
 800c136:	d4ef      	bmi.n	800c118 <__smakebuf_r+0x18>
 800c138:	f023 0303 	bic.w	r3, r3, #3
 800c13c:	f043 0302 	orr.w	r3, r3, #2
 800c140:	81a3      	strh	r3, [r4, #12]
 800c142:	e7e3      	b.n	800c10c <__smakebuf_r+0xc>
 800c144:	4b0d      	ldr	r3, [pc, #52]	; (800c17c <__smakebuf_r+0x7c>)
 800c146:	62b3      	str	r3, [r6, #40]	; 0x28
 800c148:	89a3      	ldrh	r3, [r4, #12]
 800c14a:	6020      	str	r0, [r4, #0]
 800c14c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c150:	81a3      	strh	r3, [r4, #12]
 800c152:	9b00      	ldr	r3, [sp, #0]
 800c154:	6163      	str	r3, [r4, #20]
 800c156:	9b01      	ldr	r3, [sp, #4]
 800c158:	6120      	str	r0, [r4, #16]
 800c15a:	b15b      	cbz	r3, 800c174 <__smakebuf_r+0x74>
 800c15c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c160:	4630      	mov	r0, r6
 800c162:	f000 f8d1 	bl	800c308 <_isatty_r>
 800c166:	b128      	cbz	r0, 800c174 <__smakebuf_r+0x74>
 800c168:	89a3      	ldrh	r3, [r4, #12]
 800c16a:	f023 0303 	bic.w	r3, r3, #3
 800c16e:	f043 0301 	orr.w	r3, r3, #1
 800c172:	81a3      	strh	r3, [r4, #12]
 800c174:	89a0      	ldrh	r0, [r4, #12]
 800c176:	4305      	orrs	r5, r0
 800c178:	81a5      	strh	r5, [r4, #12]
 800c17a:	e7cd      	b.n	800c118 <__smakebuf_r+0x18>
 800c17c:	0800bf15 	.word	0x0800bf15

0800c180 <_malloc_usable_size_r>:
 800c180:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c184:	1f18      	subs	r0, r3, #4
 800c186:	2b00      	cmp	r3, #0
 800c188:	bfbc      	itt	lt
 800c18a:	580b      	ldrlt	r3, [r1, r0]
 800c18c:	18c0      	addlt	r0, r0, r3
 800c18e:	4770      	bx	lr

0800c190 <_raise_r>:
 800c190:	291f      	cmp	r1, #31
 800c192:	b538      	push	{r3, r4, r5, lr}
 800c194:	4604      	mov	r4, r0
 800c196:	460d      	mov	r5, r1
 800c198:	d904      	bls.n	800c1a4 <_raise_r+0x14>
 800c19a:	2316      	movs	r3, #22
 800c19c:	6003      	str	r3, [r0, #0]
 800c19e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c1a2:	bd38      	pop	{r3, r4, r5, pc}
 800c1a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c1a6:	b112      	cbz	r2, 800c1ae <_raise_r+0x1e>
 800c1a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c1ac:	b94b      	cbnz	r3, 800c1c2 <_raise_r+0x32>
 800c1ae:	4620      	mov	r0, r4
 800c1b0:	f000 f830 	bl	800c214 <_getpid_r>
 800c1b4:	462a      	mov	r2, r5
 800c1b6:	4601      	mov	r1, r0
 800c1b8:	4620      	mov	r0, r4
 800c1ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1be:	f000 b817 	b.w	800c1f0 <_kill_r>
 800c1c2:	2b01      	cmp	r3, #1
 800c1c4:	d00a      	beq.n	800c1dc <_raise_r+0x4c>
 800c1c6:	1c59      	adds	r1, r3, #1
 800c1c8:	d103      	bne.n	800c1d2 <_raise_r+0x42>
 800c1ca:	2316      	movs	r3, #22
 800c1cc:	6003      	str	r3, [r0, #0]
 800c1ce:	2001      	movs	r0, #1
 800c1d0:	e7e7      	b.n	800c1a2 <_raise_r+0x12>
 800c1d2:	2400      	movs	r4, #0
 800c1d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c1d8:	4628      	mov	r0, r5
 800c1da:	4798      	blx	r3
 800c1dc:	2000      	movs	r0, #0
 800c1de:	e7e0      	b.n	800c1a2 <_raise_r+0x12>

0800c1e0 <raise>:
 800c1e0:	4b02      	ldr	r3, [pc, #8]	; (800c1ec <raise+0xc>)
 800c1e2:	4601      	mov	r1, r0
 800c1e4:	6818      	ldr	r0, [r3, #0]
 800c1e6:	f7ff bfd3 	b.w	800c190 <_raise_r>
 800c1ea:	bf00      	nop
 800c1ec:	200023fc 	.word	0x200023fc

0800c1f0 <_kill_r>:
 800c1f0:	b538      	push	{r3, r4, r5, lr}
 800c1f2:	4d07      	ldr	r5, [pc, #28]	; (800c210 <_kill_r+0x20>)
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	4604      	mov	r4, r0
 800c1f8:	4608      	mov	r0, r1
 800c1fa:	4611      	mov	r1, r2
 800c1fc:	602b      	str	r3, [r5, #0]
 800c1fe:	f7f8 fd3f 	bl	8004c80 <_kill>
 800c202:	1c43      	adds	r3, r0, #1
 800c204:	d102      	bne.n	800c20c <_kill_r+0x1c>
 800c206:	682b      	ldr	r3, [r5, #0]
 800c208:	b103      	cbz	r3, 800c20c <_kill_r+0x1c>
 800c20a:	6023      	str	r3, [r4, #0]
 800c20c:	bd38      	pop	{r3, r4, r5, pc}
 800c20e:	bf00      	nop
 800c210:	20002b24 	.word	0x20002b24

0800c214 <_getpid_r>:
 800c214:	f7f8 bd2c 	b.w	8004c70 <_getpid>

0800c218 <__sread>:
 800c218:	b510      	push	{r4, lr}
 800c21a:	460c      	mov	r4, r1
 800c21c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c220:	f000 f894 	bl	800c34c <_read_r>
 800c224:	2800      	cmp	r0, #0
 800c226:	bfab      	itete	ge
 800c228:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c22a:	89a3      	ldrhlt	r3, [r4, #12]
 800c22c:	181b      	addge	r3, r3, r0
 800c22e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c232:	bfac      	ite	ge
 800c234:	6563      	strge	r3, [r4, #84]	; 0x54
 800c236:	81a3      	strhlt	r3, [r4, #12]
 800c238:	bd10      	pop	{r4, pc}

0800c23a <__swrite>:
 800c23a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c23e:	461f      	mov	r7, r3
 800c240:	898b      	ldrh	r3, [r1, #12]
 800c242:	05db      	lsls	r3, r3, #23
 800c244:	4605      	mov	r5, r0
 800c246:	460c      	mov	r4, r1
 800c248:	4616      	mov	r6, r2
 800c24a:	d505      	bpl.n	800c258 <__swrite+0x1e>
 800c24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c250:	2302      	movs	r3, #2
 800c252:	2200      	movs	r2, #0
 800c254:	f000 f868 	bl	800c328 <_lseek_r>
 800c258:	89a3      	ldrh	r3, [r4, #12]
 800c25a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c25e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c262:	81a3      	strh	r3, [r4, #12]
 800c264:	4632      	mov	r2, r6
 800c266:	463b      	mov	r3, r7
 800c268:	4628      	mov	r0, r5
 800c26a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c26e:	f000 b817 	b.w	800c2a0 <_write_r>

0800c272 <__sseek>:
 800c272:	b510      	push	{r4, lr}
 800c274:	460c      	mov	r4, r1
 800c276:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c27a:	f000 f855 	bl	800c328 <_lseek_r>
 800c27e:	1c43      	adds	r3, r0, #1
 800c280:	89a3      	ldrh	r3, [r4, #12]
 800c282:	bf15      	itete	ne
 800c284:	6560      	strne	r0, [r4, #84]	; 0x54
 800c286:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c28a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c28e:	81a3      	strheq	r3, [r4, #12]
 800c290:	bf18      	it	ne
 800c292:	81a3      	strhne	r3, [r4, #12]
 800c294:	bd10      	pop	{r4, pc}

0800c296 <__sclose>:
 800c296:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c29a:	f000 b813 	b.w	800c2c4 <_close_r>
	...

0800c2a0 <_write_r>:
 800c2a0:	b538      	push	{r3, r4, r5, lr}
 800c2a2:	4d07      	ldr	r5, [pc, #28]	; (800c2c0 <_write_r+0x20>)
 800c2a4:	4604      	mov	r4, r0
 800c2a6:	4608      	mov	r0, r1
 800c2a8:	4611      	mov	r1, r2
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	602a      	str	r2, [r5, #0]
 800c2ae:	461a      	mov	r2, r3
 800c2b0:	f7f8 fd1d 	bl	8004cee <_write>
 800c2b4:	1c43      	adds	r3, r0, #1
 800c2b6:	d102      	bne.n	800c2be <_write_r+0x1e>
 800c2b8:	682b      	ldr	r3, [r5, #0]
 800c2ba:	b103      	cbz	r3, 800c2be <_write_r+0x1e>
 800c2bc:	6023      	str	r3, [r4, #0]
 800c2be:	bd38      	pop	{r3, r4, r5, pc}
 800c2c0:	20002b24 	.word	0x20002b24

0800c2c4 <_close_r>:
 800c2c4:	b538      	push	{r3, r4, r5, lr}
 800c2c6:	4d06      	ldr	r5, [pc, #24]	; (800c2e0 <_close_r+0x1c>)
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	4604      	mov	r4, r0
 800c2cc:	4608      	mov	r0, r1
 800c2ce:	602b      	str	r3, [r5, #0]
 800c2d0:	f7f8 fd29 	bl	8004d26 <_close>
 800c2d4:	1c43      	adds	r3, r0, #1
 800c2d6:	d102      	bne.n	800c2de <_close_r+0x1a>
 800c2d8:	682b      	ldr	r3, [r5, #0]
 800c2da:	b103      	cbz	r3, 800c2de <_close_r+0x1a>
 800c2dc:	6023      	str	r3, [r4, #0]
 800c2de:	bd38      	pop	{r3, r4, r5, pc}
 800c2e0:	20002b24 	.word	0x20002b24

0800c2e4 <_fstat_r>:
 800c2e4:	b538      	push	{r3, r4, r5, lr}
 800c2e6:	4d07      	ldr	r5, [pc, #28]	; (800c304 <_fstat_r+0x20>)
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	4604      	mov	r4, r0
 800c2ec:	4608      	mov	r0, r1
 800c2ee:	4611      	mov	r1, r2
 800c2f0:	602b      	str	r3, [r5, #0]
 800c2f2:	f7f8 fd24 	bl	8004d3e <_fstat>
 800c2f6:	1c43      	adds	r3, r0, #1
 800c2f8:	d102      	bne.n	800c300 <_fstat_r+0x1c>
 800c2fa:	682b      	ldr	r3, [r5, #0]
 800c2fc:	b103      	cbz	r3, 800c300 <_fstat_r+0x1c>
 800c2fe:	6023      	str	r3, [r4, #0]
 800c300:	bd38      	pop	{r3, r4, r5, pc}
 800c302:	bf00      	nop
 800c304:	20002b24 	.word	0x20002b24

0800c308 <_isatty_r>:
 800c308:	b538      	push	{r3, r4, r5, lr}
 800c30a:	4d06      	ldr	r5, [pc, #24]	; (800c324 <_isatty_r+0x1c>)
 800c30c:	2300      	movs	r3, #0
 800c30e:	4604      	mov	r4, r0
 800c310:	4608      	mov	r0, r1
 800c312:	602b      	str	r3, [r5, #0]
 800c314:	f7f8 fd23 	bl	8004d5e <_isatty>
 800c318:	1c43      	adds	r3, r0, #1
 800c31a:	d102      	bne.n	800c322 <_isatty_r+0x1a>
 800c31c:	682b      	ldr	r3, [r5, #0]
 800c31e:	b103      	cbz	r3, 800c322 <_isatty_r+0x1a>
 800c320:	6023      	str	r3, [r4, #0]
 800c322:	bd38      	pop	{r3, r4, r5, pc}
 800c324:	20002b24 	.word	0x20002b24

0800c328 <_lseek_r>:
 800c328:	b538      	push	{r3, r4, r5, lr}
 800c32a:	4d07      	ldr	r5, [pc, #28]	; (800c348 <_lseek_r+0x20>)
 800c32c:	4604      	mov	r4, r0
 800c32e:	4608      	mov	r0, r1
 800c330:	4611      	mov	r1, r2
 800c332:	2200      	movs	r2, #0
 800c334:	602a      	str	r2, [r5, #0]
 800c336:	461a      	mov	r2, r3
 800c338:	f7f8 fd1c 	bl	8004d74 <_lseek>
 800c33c:	1c43      	adds	r3, r0, #1
 800c33e:	d102      	bne.n	800c346 <_lseek_r+0x1e>
 800c340:	682b      	ldr	r3, [r5, #0]
 800c342:	b103      	cbz	r3, 800c346 <_lseek_r+0x1e>
 800c344:	6023      	str	r3, [r4, #0]
 800c346:	bd38      	pop	{r3, r4, r5, pc}
 800c348:	20002b24 	.word	0x20002b24

0800c34c <_read_r>:
 800c34c:	b538      	push	{r3, r4, r5, lr}
 800c34e:	4d07      	ldr	r5, [pc, #28]	; (800c36c <_read_r+0x20>)
 800c350:	4604      	mov	r4, r0
 800c352:	4608      	mov	r0, r1
 800c354:	4611      	mov	r1, r2
 800c356:	2200      	movs	r2, #0
 800c358:	602a      	str	r2, [r5, #0]
 800c35a:	461a      	mov	r2, r3
 800c35c:	f7f8 fcaa 	bl	8004cb4 <_read>
 800c360:	1c43      	adds	r3, r0, #1
 800c362:	d102      	bne.n	800c36a <_read_r+0x1e>
 800c364:	682b      	ldr	r3, [r5, #0]
 800c366:	b103      	cbz	r3, 800c36a <_read_r+0x1e>
 800c368:	6023      	str	r3, [r4, #0]
 800c36a:	bd38      	pop	{r3, r4, r5, pc}
 800c36c:	20002b24 	.word	0x20002b24

0800c370 <round>:
 800c370:	ec51 0b10 	vmov	r0, r1, d0
 800c374:	b570      	push	{r4, r5, r6, lr}
 800c376:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800c37a:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800c37e:	2c13      	cmp	r4, #19
 800c380:	ee10 2a10 	vmov	r2, s0
 800c384:	460b      	mov	r3, r1
 800c386:	dc19      	bgt.n	800c3bc <round+0x4c>
 800c388:	2c00      	cmp	r4, #0
 800c38a:	da09      	bge.n	800c3a0 <round+0x30>
 800c38c:	3401      	adds	r4, #1
 800c38e:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800c392:	d103      	bne.n	800c39c <round+0x2c>
 800c394:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c398:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c39c:	2200      	movs	r2, #0
 800c39e:	e028      	b.n	800c3f2 <round+0x82>
 800c3a0:	4d15      	ldr	r5, [pc, #84]	; (800c3f8 <round+0x88>)
 800c3a2:	4125      	asrs	r5, r4
 800c3a4:	ea01 0605 	and.w	r6, r1, r5
 800c3a8:	4332      	orrs	r2, r6
 800c3aa:	d00e      	beq.n	800c3ca <round+0x5a>
 800c3ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800c3b0:	fa42 f404 	asr.w	r4, r2, r4
 800c3b4:	4423      	add	r3, r4
 800c3b6:	ea23 0305 	bic.w	r3, r3, r5
 800c3ba:	e7ef      	b.n	800c39c <round+0x2c>
 800c3bc:	2c33      	cmp	r4, #51	; 0x33
 800c3be:	dd07      	ble.n	800c3d0 <round+0x60>
 800c3c0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800c3c4:	d101      	bne.n	800c3ca <round+0x5a>
 800c3c6:	f7f3 ff81 	bl	80002cc <__adddf3>
 800c3ca:	ec41 0b10 	vmov	d0, r0, r1
 800c3ce:	bd70      	pop	{r4, r5, r6, pc}
 800c3d0:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800c3d4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c3d8:	40f5      	lsrs	r5, r6
 800c3da:	4228      	tst	r0, r5
 800c3dc:	d0f5      	beq.n	800c3ca <round+0x5a>
 800c3de:	2101      	movs	r1, #1
 800c3e0:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800c3e4:	fa01 f404 	lsl.w	r4, r1, r4
 800c3e8:	1912      	adds	r2, r2, r4
 800c3ea:	bf28      	it	cs
 800c3ec:	185b      	addcs	r3, r3, r1
 800c3ee:	ea22 0205 	bic.w	r2, r2, r5
 800c3f2:	4619      	mov	r1, r3
 800c3f4:	4610      	mov	r0, r2
 800c3f6:	e7e8      	b.n	800c3ca <round+0x5a>
 800c3f8:	000fffff 	.word	0x000fffff

0800c3fc <_init>:
 800c3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3fe:	bf00      	nop
 800c400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c402:	bc08      	pop	{r3}
 800c404:	469e      	mov	lr, r3
 800c406:	4770      	bx	lr

0800c408 <_fini>:
 800c408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c40a:	bf00      	nop
 800c40c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c40e:	bc08      	pop	{r3}
 800c410:	469e      	mov	lr, r3
 800c412:	4770      	bx	lr
