Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 21:07:59 2025
| Host         : mini-win running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ltc_mtc_timing_summary_routed.rpt -pb ltc_mtc_timing_summary_routed.pb -rpx ltc_mtc_timing_summary_routed.rpx -warn_on_violation
| Design       : ltc_mtc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           1           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.531        0.000                      0                  640        0.159        0.000                      0                  640        3.000        0.000                       0                   286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 5.000}      10.000          100.000         
  I             {0.000 5.000}      10.000          100.000         
  clk_out_33    {0.000 15.152}     30.303          33.000          
  clk_out_37p5  {0.000 13.333}     26.667          37.500          
  clk_out_50    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin           0.741        0.000                      0                  472        0.159        0.000                      0                  472        3.000        0.000                       0                   223  
  I                                                                                                                                                               7.845        0.000                       0                     3  
  clk_out_33         24.886        0.000                      0                  136        0.173        0.000                      0                  136       14.652        0.000                       0                    55  
  clk_out_37p5       21.252        0.000                      0                  136        0.173        0.000                      0                  136       12.833        0.000                       0                    56  
  clk_out_50         14.589        0.000                      0                  136        0.173        0.000                      0                  136        9.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_37p5  sys_clk_pin         0.531        0.000                      0                   27        0.182        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.509        0.000                      0                    5        0.608        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_out_37p5  clk_out_33    
(none)        clk_out_50    clk_out_33    
(none)        sys_clk_pin   clk_out_33    
(none)        clk_out_33    clk_out_37p5  
(none)        clk_out_50    clk_out_37p5  
(none)        sys_clk_pin   clk_out_37p5  
(none)        clk_out_33    clk_out_50    
(none)        clk_out_37p5  clk_out_50    
(none)        sys_clk_pin   clk_out_50    
(none)        clk_out_33    sys_clk_pin   
(none)        clk_out_50    sys_clk_pin   
(none)        sys_clk_pin   sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        I                           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frsw_cdc_sync/d_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.120ns  (logic 1.478ns (24.141%)  route 4.643ns (75.859%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.100ns
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.100     8.100    
    J15                                               0.000     8.100 r  SW[0] (IN)
                         net (fo=0)                   0.000     8.100    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     9.578 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           4.643    14.220    frsw_cdc_sync/d_s_reg[1]_0[0]
    SLICE_X2Y95          FDRE                                         r  frsw_cdc_sync/d_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.605    15.028    frsw_cdc_sync/CLK
    SLICE_X2Y95          FDRE                                         r  frsw_cdc_sync/d_s_reg[0]/C
                         clock pessimism              0.000    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)       -0.031    14.961    frsw_cdc_sync/d_s_reg[0]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 SW[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frsw_cdc_sync/d_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.435ns (19.986%)  route 1.743ns (80.014%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.100ns
  Clock Path Skew:        1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.100     8.100    
    L16                                               0.000     8.100 r  SW[1] (IN)
                         net (fo=0)                   0.000     8.100    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.435     8.535 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.743    10.278    frsw_cdc_sync/d_s_reg[1]_0[1]
    SLICE_X1Y91          FDRE                                         r  frsw_cdc_sync/d_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603    11.522    frsw_cdc_sync/CLK
    SLICE_X1Y91          FDRE                                         r  frsw_cdc_sync/d_s_reg[1]/C
                         clock pessimism              0.000    11.522    
                         clock uncertainty           -0.035    11.487    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)       -0.030    11.457    frsw_cdc_sync/d_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.457    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 clks_rst_1/main_reset_sync/srst_l_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/sr_reg[1][ft_sec][lsd][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.672ns (18.944%)  route 2.875ns (81.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.708     5.310    clks_rst_1/main_reset_sync/CLK
    SLICE_X2Y108         FDCE                                         r  clks_rst_1/main_reset_sync/srst_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  clks_rst_1/main_reset_sync/srst_l_reg/Q
                         net (fo=5, routed)           1.525     7.354    clks_rst_1/main_reset_sync/Q
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.154     7.508 r  clks_rst_1/main_reset_sync/clk_sel[1]_i_1/O
                         net (fo=206, routed)         1.350     8.858    frame_time_sync/SR[0]
    SLICE_X10Y88         FDRE                                         r  frame_time_sync/sr_reg[1][ft_sec][lsd][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.524    14.947    frame_time_sync/CLK
    SLICE_X10Y88         FDRE                                         r  frame_time_sync/sr_reg[1][ft_sec][lsd][1]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.727    14.364    frame_time_sync/sr_reg[1][ft_sec][lsd][1]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 clks_rst_1/main_reset_sync/srst_l_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/sr_reg[1][ft_sec][lsd][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.672ns (18.944%)  route 2.875ns (81.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.708     5.310    clks_rst_1/main_reset_sync/CLK
    SLICE_X2Y108         FDCE                                         r  clks_rst_1/main_reset_sync/srst_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  clks_rst_1/main_reset_sync/srst_l_reg/Q
                         net (fo=5, routed)           1.525     7.354    clks_rst_1/main_reset_sync/Q
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.154     7.508 r  clks_rst_1/main_reset_sync/clk_sel[1]_i_1/O
                         net (fo=206, routed)         1.350     8.858    frame_time_sync/SR[0]
    SLICE_X10Y88         FDRE                                         r  frame_time_sync/sr_reg[1][ft_sec][lsd][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.524    14.947    frame_time_sync/CLK
    SLICE_X10Y88         FDRE                                         r  frame_time_sync/sr_reg[1][ft_sec][lsd][2]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.727    14.364    frame_time_sync/sr_reg[1][ft_sec][lsd][2]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 clks_rst_1/main_reset_sync/srst_l_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/sr_reg[2][ft_sec][lsd][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.672ns (18.944%)  route 2.875ns (81.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.708     5.310    clks_rst_1/main_reset_sync/CLK
    SLICE_X2Y108         FDCE                                         r  clks_rst_1/main_reset_sync/srst_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  clks_rst_1/main_reset_sync/srst_l_reg/Q
                         net (fo=5, routed)           1.525     7.354    clks_rst_1/main_reset_sync/Q
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.154     7.508 r  clks_rst_1/main_reset_sync/clk_sel[1]_i_1/O
                         net (fo=206, routed)         1.350     8.858    frame_time_sync/SR[0]
    SLICE_X10Y88         FDRE                                         r  frame_time_sync/sr_reg[2][ft_sec][lsd][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.524    14.947    frame_time_sync/CLK
    SLICE_X10Y88         FDRE                                         r  frame_time_sync/sr_reg[2][ft_sec][lsd][1]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.727    14.364    frame_time_sync/sr_reg[2][ft_sec][lsd][1]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 clks_rst_1/main_reset_sync/srst_l_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/sr_reg[2][ft_sec][lsd][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.672ns (18.944%)  route 2.875ns (81.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.708     5.310    clks_rst_1/main_reset_sync/CLK
    SLICE_X2Y108         FDCE                                         r  clks_rst_1/main_reset_sync/srst_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  clks_rst_1/main_reset_sync/srst_l_reg/Q
                         net (fo=5, routed)           1.525     7.354    clks_rst_1/main_reset_sync/Q
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.154     7.508 r  clks_rst_1/main_reset_sync/clk_sel[1]_i_1/O
                         net (fo=206, routed)         1.350     8.858    frame_time_sync/SR[0]
    SLICE_X10Y88         FDRE                                         r  frame_time_sync/sr_reg[2][ft_sec][lsd][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.524    14.947    frame_time_sync/CLK
    SLICE_X10Y88         FDRE                                         r  frame_time_sync/sr_reg[2][ft_sec][lsd][2]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.727    14.364    frame_time_sync/sr_reg[2][ft_sec][lsd][2]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 clks_rst_1/main_reset_sync/srst_l_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.672ns (18.944%)  route 2.875ns (81.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.708     5.310    clks_rst_1/main_reset_sync/CLK
    SLICE_X2Y108         FDCE                                         r  clks_rst_1/main_reset_sync/srst_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  clks_rst_1/main_reset_sync/srst_l_reg/Q
                         net (fo=5, routed)           1.525     7.354    clks_rst_1/main_reset_sync/Q
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.154     7.508 r  clks_rst_1/main_reset_sync/clk_sel[1]_i_1/O
                         net (fo=206, routed)         1.350     8.858    frame_time_sync/SR[0]
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.524    14.947    frame_time_sync/CLK
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][0]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X11Y88         FDRE (Setup_fdre_C_R)       -0.632    14.459    frame_time_sync/d_s_reg[ft_sec][lsd][0]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 clks_rst_1/main_reset_sync/srst_l_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.672ns (18.944%)  route 2.875ns (81.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.708     5.310    clks_rst_1/main_reset_sync/CLK
    SLICE_X2Y108         FDCE                                         r  clks_rst_1/main_reset_sync/srst_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  clks_rst_1/main_reset_sync/srst_l_reg/Q
                         net (fo=5, routed)           1.525     7.354    clks_rst_1/main_reset_sync/Q
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.154     7.508 r  clks_rst_1/main_reset_sync/clk_sel[1]_i_1/O
                         net (fo=206, routed)         1.350     8.858    frame_time_sync/SR[0]
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.524    14.947    frame_time_sync/CLK
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][2]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X11Y88         FDRE (Setup_fdre_C_R)       -0.632    14.459    frame_time_sync/d_s_reg[ft_sec][lsd][2]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 clks_rst_1/main_reset_sync/srst_l_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/sr_reg[0][ft_sec][lsd][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.672ns (18.944%)  route 2.875ns (81.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.708     5.310    clks_rst_1/main_reset_sync/CLK
    SLICE_X2Y108         FDCE                                         r  clks_rst_1/main_reset_sync/srst_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  clks_rst_1/main_reset_sync/srst_l_reg/Q
                         net (fo=5, routed)           1.525     7.354    clks_rst_1/main_reset_sync/Q
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.154     7.508 r  clks_rst_1/main_reset_sync/clk_sel[1]_i_1/O
                         net (fo=206, routed)         1.350     8.858    frame_time_sync/SR[0]
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/sr_reg[0][ft_sec][lsd][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.524    14.947    frame_time_sync/CLK
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/sr_reg[0][ft_sec][lsd][1]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X11Y88         FDRE (Setup_fdre_C_R)       -0.632    14.459    frame_time_sync/sr_reg[0][ft_sec][lsd][1]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 clks_rst_1/main_reset_sync/srst_l_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/sr_reg[0][ft_sec][lsd][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.672ns (18.944%)  route 2.875ns (81.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.708     5.310    clks_rst_1/main_reset_sync/CLK
    SLICE_X2Y108         FDCE                                         r  clks_rst_1/main_reset_sync/srst_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  clks_rst_1/main_reset_sync/srst_l_reg/Q
                         net (fo=5, routed)           1.525     7.354    clks_rst_1/main_reset_sync/Q
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.154     7.508 r  clks_rst_1/main_reset_sync/clk_sel[1]_i_1/O
                         net (fo=206, routed)         1.350     8.858    frame_time_sync/SR[0]
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/sr_reg[0][ft_sec][lsd][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.524    14.947    frame_time_sync/CLK
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/sr_reg[0][ft_sec][lsd][2]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X11Y88         FDRE (Setup_fdre_C_R)       -0.632    14.459    frame_time_sync/sr_reg[0][ft_sec][lsd][2]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 frame_time_sync/sr_reg[2][ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            all_digits_reg[3][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.599     1.518    frame_time_sync/CLK
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/sr_reg[2][ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  frame_time_sync/sr_reg[2][ft_sec][msd][0]/Q
                         net (fo=7, routed)           0.114     1.774    frame_time_sync/sr_reg[2][ft_sec][msd][0]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.048     1.822 r  frame_time_sync/all_digits[3][5]_i_1/O
                         net (fo=1, routed)           0.000     1.822    frame_time_sync_n_22
    SLICE_X6Y85          FDSE                                         r  all_digits_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.869     2.034    clkmain
    SLICE_X6Y85          FDSE                                         r  all_digits_reg[3][5]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y85          FDSE (Hold_fdse_C_D)         0.131     1.662    all_digits_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 frame_time_sync/sr_reg[2][ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            all_digits_reg[3][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.599     1.518    frame_time_sync/CLK
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/sr_reg[2][ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  frame_time_sync/sr_reg[2][ft_sec][msd][0]/Q
                         net (fo=7, routed)           0.110     1.770    frame_time_sync/sr_reg[2][ft_sec][msd][0]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.045     1.815 r  frame_time_sync/all_digits[3][3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    frame_time_sync_n_24
    SLICE_X6Y85          FDSE                                         r  all_digits_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.869     2.034    clkmain
    SLICE_X6Y85          FDSE                                         r  all_digits_reg[3][3]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y85          FDSE (Hold_fdse_C_D)         0.120     1.651    all_digits_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 frame_time_sync/sr_reg[2][ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            all_digits_reg[3][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.599     1.518    frame_time_sync/CLK
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/sr_reg[2][ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  frame_time_sync/sr_reg[2][ft_sec][msd][0]/Q
                         net (fo=7, routed)           0.114     1.774    frame_time_sync/sr_reg[2][ft_sec][msd][0]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.045     1.819 r  frame_time_sync/all_digits[3][2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    frame_time_sync_n_25
    SLICE_X6Y85          FDSE                                         r  all_digits_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.869     2.034    clkmain
    SLICE_X6Y85          FDSE                                         r  all_digits_reg[3][2]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y85          FDSE (Hold_fdse_C_D)         0.121     1.652    all_digits_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 frsw_cdc_sync/d_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frsw_cdc_sync/sr_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    frsw_cdc_sync/CLK
    SLICE_X1Y91          FDRE                                         r  frsw_cdc_sync/d_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  frsw_cdc_sync/d_s_reg[1]/Q
                         net (fo=1, routed)           0.110     1.773    frsw_cdc_sync/d_s[1]
    SLICE_X0Y91          FDRE                                         r  frsw_cdc_sync/sr_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.876     2.041    frsw_cdc_sync/CLK
    SLICE_X0Y91          FDRE                                         r  frsw_cdc_sync/sr_reg[0][1]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.070     1.605    frsw_cdc_sync/sr_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 frame_time_sync/sr_reg[0][ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/sr_reg[1][ft_sec][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.599     1.518    frame_time_sync/CLK
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/sr_reg[0][ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  frame_time_sync/sr_reg[0][ft_sec][msd][0]/Q
                         net (fo=1, routed)           0.113     1.772    frame_time_sync/sr_reg[0][ft_sec][msd][0]
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/sr_reg[1][ft_sec][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.869     2.034    frame_time_sync/CLK
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/sr_reg[1][ft_sec][msd][0]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.075     1.593    frame_time_sync/sr_reg[1][ft_sec][msd][0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 frame_time_sync/sr_reg[0][ft_min][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/sr_reg[1][ft_min][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.599     1.518    frame_time_sync/CLK
    SLICE_X5Y86          FDRE                                         r  frame_time_sync/sr_reg[0][ft_min][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  frame_time_sync/sr_reg[0][ft_min][msd][0]/Q
                         net (fo=1, routed)           0.116     1.775    frame_time_sync/sr_reg[0][ft_min][msd][0]
    SLICE_X5Y86          FDRE                                         r  frame_time_sync/sr_reg[1][ft_min][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.869     2.034    frame_time_sync/CLK
    SLICE_X5Y86          FDRE                                         r  frame_time_sync/sr_reg[1][ft_min][msd][0]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.075     1.593    frame_time_sync/sr_reg[1][ft_min][msd][0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 frame_time_sync/sr_reg[1][frame_cnt][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/sr_reg[2][frame_cnt][lsd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    frame_time_sync/CLK
    SLICE_X2Y90          FDRE                                         r  frame_time_sync/sr_reg[1][frame_cnt][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.148     1.670 r  frame_time_sync/sr_reg[1][frame_cnt][lsd][0]/Q
                         net (fo=1, routed)           0.057     1.728    frame_time_sync/sr_reg[1][frame_cnt][lsd][0]
    SLICE_X2Y90          FDRE                                         r  frame_time_sync/sr_reg[2][frame_cnt][lsd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.876     2.041    frame_time_sync/CLK
    SLICE_X2Y90          FDRE                                         r  frame_time_sync/sr_reg[2][frame_cnt][lsd][0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.023     1.545    frame_time_sync/sr_reg[2][frame_cnt][lsd][0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 frame_time_sync/sr_reg[1][ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/sr_reg[2][ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.600     1.519    frame_time_sync/CLK
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/sr_reg[1][ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.148     1.667 r  frame_time_sync/sr_reg[1][ft_min][msd][2]/Q
                         net (fo=1, routed)           0.057     1.725    frame_time_sync/sr_reg[1][ft_min][msd][2]
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/sr_reg[2][ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.870     2.035    frame_time_sync/CLK
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/sr_reg[2][ft_min][msd][2]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.023     1.542    frame_time_sync/sr_reg[2][ft_min][msd][2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 frame_time_sync/sr_reg[1][ft_sec][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/sr_reg[2][ft_sec][lsd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.572     1.491    frame_time_sync/CLK
    SLICE_X8Y87          FDRE                                         r  frame_time_sync/sr_reg[1][ft_sec][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.148     1.639 r  frame_time_sync/sr_reg[1][ft_sec][lsd][0]/Q
                         net (fo=1, routed)           0.057     1.697    frame_time_sync/sr_reg[1][ft_sec][lsd][0]
    SLICE_X8Y87          FDRE                                         r  frame_time_sync/sr_reg[2][ft_sec][lsd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.842     2.007    frame_time_sync/CLK
    SLICE_X8Y87          FDRE                                         r  frame_time_sync/sr_reg[2][ft_sec][lsd][0]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.023     1.514    frame_time_sync/sr_reg[2][ft_sec][lsd][0]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 frame_time_sync/d_s_reg[ft_min][lsd][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_sync/sr_reg[0][ft_min][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.033%)  route 0.057ns (27.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.600     1.519    frame_time_sync/CLK
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.148     1.667 r  frame_time_sync/d_s_reg[ft_min][lsd][3]/Q
                         net (fo=1, routed)           0.057     1.725    frame_time_sync/d_s[ft_min][lsd][3]
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/sr_reg[0][ft_min][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.870     2.035    frame_time_sync/CLK
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/sr_reg[0][ft_min][lsd][3]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.023     1.542    frame_time_sync/sr_reg[0][ft_min][lsd][3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clks_rst_1/refclk_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y90      AN_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X3Y90      AN_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X3Y89      AN_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X3Y89      AN_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X3Y89      AN_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X3Y89      AN_reg[5]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X3Y89      AN_reg[6]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X3Y89      AN_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y90      AN_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y90      AN_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X3Y90      AN_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X3Y90      AN_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      AN_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      AN_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      AN_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      AN_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y90      AN_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y90      AN_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X3Y90      AN_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X3Y90      AN_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      AN_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      AN_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      AN_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      AN_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clks_rst_1/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clks_rst_1/feedback_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_33
  To Clock:  clk_out_33

Setup :            0  Failing Endpoints,  Worst Slack       24.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.886ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out_33 rise@30.303ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 35.326 - 30.303 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.649    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.553    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.620    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.416    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                     30.303    30.303 r  
    E3                                                0.000    30.303 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.303    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.714 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.634    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.725 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    35.242    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    32.007 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    33.637    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    33.728 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597    35.326    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C
                         clock pessimism              0.275    35.601    
                         clock uncertainty           -0.093    35.507    
    SLICE_X0Y86          FDRE (Setup_fdre_C_CE)      -0.205    35.302    frame_time_reg[ft_hr][lsd][0]
  -------------------------------------------------------------------
                         required time                         35.302    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                 24.886    

Slack (MET) :             24.886ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out_33 rise@30.303ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 35.326 - 30.303 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.649    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.553    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.620    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.416    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                     30.303    30.303 r  
    E3                                                0.000    30.303 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.303    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.714 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.634    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.725 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    35.242    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    32.007 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    33.637    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    33.728 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597    35.326    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C
                         clock pessimism              0.275    35.601    
                         clock uncertainty           -0.093    35.507    
    SLICE_X0Y86          FDRE (Setup_fdre_C_CE)      -0.205    35.302    frame_time_reg[ft_hr][lsd][2]
  -------------------------------------------------------------------
                         required time                         35.302    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                 24.886    

Slack (MET) :             25.075ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out_33 rise@30.303ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.828ns (16.876%)  route 4.078ns (83.124%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 35.326 - 30.303 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.649    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.553    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.620    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.483    10.227    frame_time[ft_hr][lsd]
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                     30.303    30.303 r  
    E3                                                0.000    30.303 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.303    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.714 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.634    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.725 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    35.242    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    32.007 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    33.637    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    33.728 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597    35.326    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C
                         clock pessimism              0.275    35.601    
                         clock uncertainty           -0.093    35.507    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    35.302    frame_time_reg[ft_hr][lsd][3]
  -------------------------------------------------------------------
                         required time                         35.302    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                 25.075    

Slack (MET) :             25.081ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out_33 rise@30.303ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.058ns (20.670%)  route 4.061ns (79.330%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 35.325 - 30.303 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.323    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.563    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.687 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.656    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     8.808 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.307    10.115    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.326    10.441 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000    10.441    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                     30.303    30.303 r  
    E3                                                0.000    30.303 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.303    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.714 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.634    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.725 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    35.242    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    32.007 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    33.637    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    33.728 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596    35.325    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
                         clock pessimism              0.259    35.584    
                         clock uncertainty           -0.093    35.490    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)        0.032    35.522    frame_time_reg[ft_min][msd][2]
  -------------------------------------------------------------------
                         required time                         35.522    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                 25.081    

Slack (MET) :             25.124ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out_33 rise@30.303ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.058ns (20.783%)  route 4.033ns (79.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 35.324 - 30.303 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.323    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.563    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.687 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.656    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     8.808 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.279    10.087    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.326    10.413 r  frame_timer_1/frame_time[ft_min][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.413    frame_timer_1_n_7
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                     30.303    30.303 r  
    E3                                                0.000    30.303 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.303    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.714 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.634    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.725 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    35.242    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    32.007 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    33.637    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    33.728 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595    35.324    clktimer
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/C
                         clock pessimism              0.276    35.600    
                         clock uncertainty           -0.093    35.506    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.031    35.537    frame_time_reg[ft_min][msd][1]
  -------------------------------------------------------------------
                         required time                         35.537    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                 25.124    

Slack (MET) :             25.357ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out_33 rise@30.303ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.828ns (17.904%)  route 3.797ns (82.096%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 35.326 - 30.303 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.649    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.553    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.620    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.202     9.945    frame_time[ft_hr][lsd]
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                     30.303    30.303 r  
    E3                                                0.000    30.303 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.303    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.714 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.634    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.725 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    35.242    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    32.007 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    33.637    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    33.728 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597    35.326    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C
                         clock pessimism              0.275    35.601    
                         clock uncertainty           -0.093    35.507    
    SLICE_X3Y85          FDRE (Setup_fdre_C_CE)      -0.205    35.302    frame_time_reg[ft_hr][lsd][1]
  -------------------------------------------------------------------
                         required time                         35.302    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                 25.357    

Slack (MET) :             25.397ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out_33 rise@30.303ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 0.828ns (17.168%)  route 3.995ns (82.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 35.327 - 30.303 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     7.985    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.109 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     8.928    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.052 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.967    10.019    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.143 r  frame_timer_1/frame_time[ft_hr][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.143    frame_timer_1_n_10
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                     30.303    30.303 r  
    E3                                                0.000    30.303 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.303    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.714 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.634    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.725 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    35.242    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    32.007 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    33.637    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    33.728 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598    35.327    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/C
                         clock pessimism              0.275    35.602    
                         clock uncertainty           -0.093    35.508    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.032    35.540    frame_time_reg[ft_hr][msd][0]
  -------------------------------------------------------------------
                         required time                         35.540    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                 25.397    

Slack (MET) :             25.401ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out_33 rise@30.303ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.828ns (17.186%)  route 3.990ns (82.814%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 35.327 - 30.303 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     7.985    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.109 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     8.928    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.052 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.962    10.014    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.138 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.138    frame_timer_1_n_9
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                     30.303    30.303 r  
    E3                                                0.000    30.303 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.303    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.714 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.634    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.725 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    35.242    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    32.007 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    33.637    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    33.728 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598    35.327    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/C
                         clock pessimism              0.275    35.602    
                         clock uncertainty           -0.093    35.508    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.031    35.539    frame_time_reg[ft_hr][msd][1]
  -------------------------------------------------------------------
                         required time                         35.539    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                 25.401    

Slack (MET) :             25.610ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out_33 rise@30.303ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.058ns (22.978%)  route 3.546ns (77.022%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 35.324 - 30.303 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.323    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.563    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.687 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.656    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     8.808 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           0.793     9.601    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.326     9.927 r  frame_timer_1/frame_time[ft_min][msd][0]_i_1/O
                         net (fo=1, routed)           0.000     9.927    frame_timer_1_n_8
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                     30.303    30.303 r  
    E3                                                0.000    30.303 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.303    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.714 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.634    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.725 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    35.242    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    32.007 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    33.637    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    33.728 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595    35.324    clktimer
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/C
                         clock pessimism              0.276    35.600    
                         clock uncertainty           -0.093    35.506    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.031    35.537    frame_time_reg[ft_min][msd][0]
  -------------------------------------------------------------------
                         required time                         35.537    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                 25.610    

Slack (MET) :             25.738ns  (required time - arrival time)
  Source:                 frame_time_reg[frame_cnt][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[frame_cnt][lsd][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out_33 rise@30.303ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.850ns (22.274%)  route 2.966ns (77.726%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 35.329 - 30.303 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.719     5.324    clktimer
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  frame_time_reg[frame_cnt][lsd][1]/Q
                         net (fo=6, routed)           0.750     6.530    frame_timer_1/Q[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     6.654 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.368    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.492 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.697     8.189    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.146     8.335 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_1/O
                         net (fo=4, routed)           0.805     9.140    frame_time[frame_cnt][msd]
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                     30.303    30.303 r  
    E3                                                0.000    30.303 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.303    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.714 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.634    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.725 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    35.242    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    32.007 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    33.637    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    33.728 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.600    35.329    clktimer
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/C
                         clock pessimism              0.275    35.604    
                         clock uncertainty           -0.093    35.510    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.633    34.877    frame_time_reg[frame_cnt][lsd][2]
  -------------------------------------------------------------------
                         required time                         34.877    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 25.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_33 rise@0.000ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.522    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.120     1.784    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.045     1.829 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0_n_0
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y91          FDPE (Hold_fdpe_C_D)         0.120     1.655    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            clks_rst_1/timer_reset_sync/srst_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_33 rise@0.000ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.522    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 f  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.124     1.788    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.045     1.833 r  clks_rst_1/timer_reset_sync/srst_l_i_1/O
                         net (fo=1, routed)           0.000     1.833    clks_rst_1/timer_reset_sync/srst_l_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.121     1.656    clks_rst_1/timer_reset_sync/srst_l_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_hr][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_33 rise@0.000ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.766%)  route 0.125ns (40.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_hr][lsd][1]/Q
                         net (fo=8, routed)           0.125     1.786    frame_time_reg[ft_hr][lsd_n_0_][1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  frame_time[ft_hr][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.831    frame_time[ft_hr][lsd][3]_i_2_n_0
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.870     2.037    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092     1.626    frame_time_reg[ft_hr][lsd][3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_33 rise@0.000ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.086%)  route 0.183ns (49.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.844    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.043     1.887 r  frame_time[ft_min][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.887    frame_time[ft_min][lsd][3]_i_2_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.035    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.107     1.626    frame_time_reg[ft_min][lsd][3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_33 rise@0.000ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.522    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.853    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.042     1.895 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDPE (Hold_fdpe_C_D)         0.107     1.629    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_33 rise@0.000ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           0.172     1.833    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.869     2.036    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.092     1.611    frame_time_reg[ft_min][msd][2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_33 rise@0.000ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.844    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.889 r  frame_time[ft_min][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    frame_time[ft_min][lsd][1]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.035    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.092     1.611    frame_time_reg[ft_min][lsd][1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_33 rise@0.000ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.522    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.853    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.898 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDPE (Hold_fdpe_C_D)         0.091     1.613    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_hr][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_33 rise@0.000ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.263%)  route 0.221ns (54.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_hr][lsd][0]/Q
                         net (fo=9, routed)           0.221     1.882    frame_time_reg[ft_hr][lsd_n_0_][0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.042     1.924 r  frame_time[ft_hr][lsd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.924    frame_time[ft_hr][lsd][2]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.870     2.037    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.107     1.626    frame_time_reg[ft_hr][lsd][2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_33 rise@0.000ns - clk_out_33 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.230ns (54.882%)  route 0.189ns (45.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  frame_time_reg[ft_min][lsd][2]/Q
                         net (fo=5, routed)           0.189     1.836    frame_time_reg[ft_min][lsd][2]
    SLICE_X7Y87          LUT3 (Prop_lut3_I2_O)        0.102     1.938 r  frame_time[ft_min][lsd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.938    frame_time[ft_min][lsd][2]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.035    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][2]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.107     1.626    frame_time_reg[ft_min][lsd][2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_33
Waveform(ns):       { 0.000 15.152 }
Period(ns):         30.303
Sources:            { clks_rst_1/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         30.303      28.148     BUFGCTRL_X0Y0    clks_rst_1/clksel_12_3_bufgctrl/I1
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         30.303      29.054     MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X1Y87      frame_time_reg[frame_cnt][msd][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X0Y86      frame_time_reg[ft_hr][lsd][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X3Y85      frame_time_reg[ft_hr][lsd][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.303      183.057    MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.152      14.652     SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_37p5
  To Clock:  clk_out_37p5

Setup :            0  Failing Endpoints,  Worst Slack       21.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.252ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.667ns  (clk_out_37p5 rise@26.667ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 31.913 - 26.667 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.652    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    31.605    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234    28.371 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    30.001    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.092 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    30.225    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    30.316 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597    31.913    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C
                         clock pessimism              0.287    32.200    
                         clock uncertainty           -0.091    32.109    
    SLICE_X0Y86          FDRE (Setup_fdre_C_CE)      -0.205    31.904    frame_time_reg[ft_hr][lsd][0]
  -------------------------------------------------------------------
                         required time                         31.904    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                 21.252    

Slack (MET) :             21.252ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.667ns  (clk_out_37p5 rise@26.667ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 31.913 - 26.667 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.652    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    31.605    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234    28.371 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    30.001    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.092 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    30.225    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    30.316 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597    31.913    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C
                         clock pessimism              0.287    32.200    
                         clock uncertainty           -0.091    32.109    
    SLICE_X0Y86          FDRE (Setup_fdre_C_CE)      -0.205    31.904    frame_time_reg[ft_hr][lsd][2]
  -------------------------------------------------------------------
                         required time                         31.904    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                 21.252    

Slack (MET) :             21.441ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.667ns  (clk_out_37p5 rise@26.667ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.828ns (16.876%)  route 4.078ns (83.124%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 31.913 - 26.667 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.483    10.463    frame_time[ft_hr][lsd]
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    31.605    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234    28.371 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    30.001    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.092 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    30.225    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    30.316 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597    31.913    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C
                         clock pessimism              0.287    32.200    
                         clock uncertainty           -0.091    32.109    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    31.904    frame_time_reg[ft_hr][lsd][3]
  -------------------------------------------------------------------
                         required time                         31.904    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                 21.441    

Slack (MET) :             21.447ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.667ns  (clk_out_37p5 rise@26.667ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.058ns (20.670%)  route 4.061ns (79.330%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 31.912 - 26.667 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.307    10.351    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.326    10.677 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000    10.677    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    31.605    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234    28.371 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    30.001    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.092 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    30.225    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    30.316 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596    31.912    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
                         clock pessimism              0.271    32.183    
                         clock uncertainty           -0.091    32.092    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)        0.032    32.124    frame_time_reg[ft_min][msd][2]
  -------------------------------------------------------------------
                         required time                         32.124    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                 21.447    

Slack (MET) :             21.490ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.667ns  (clk_out_37p5 rise@26.667ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.058ns (20.783%)  route 4.033ns (79.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 31.911 - 26.667 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.279    10.323    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.326    10.649 r  frame_timer_1/frame_time[ft_min][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.649    frame_timer_1_n_7
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    31.605    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234    28.371 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    30.001    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.092 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    30.225    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    30.316 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595    31.911    clktimer
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/C
                         clock pessimism              0.288    32.199    
                         clock uncertainty           -0.091    32.108    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.031    32.139    frame_time_reg[ft_min][msd][1]
  -------------------------------------------------------------------
                         required time                         32.139    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                 21.490    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.667ns  (clk_out_37p5 rise@26.667ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.828ns (17.904%)  route 3.797ns (82.096%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 31.913 - 26.667 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.202    10.181    frame_time[ft_hr][lsd]
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    31.605    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234    28.371 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    30.001    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.092 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    30.225    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    30.316 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597    31.913    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C
                         clock pessimism              0.287    32.200    
                         clock uncertainty           -0.091    32.109    
    SLICE_X3Y85          FDRE (Setup_fdre_C_CE)      -0.205    31.904    frame_time_reg[ft_hr][lsd][1]
  -------------------------------------------------------------------
                         required time                         31.904    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.762ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.667ns  (clk_out_37p5 rise@26.667ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 0.828ns (17.168%)  route 3.995ns (82.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 31.914 - 26.667 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     8.221    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     9.164    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.288 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.967    10.255    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.379 r  frame_timer_1/frame_time[ft_hr][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.379    frame_timer_1_n_10
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    31.605    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234    28.371 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    30.001    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.092 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    30.225    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    30.316 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598    31.914    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/C
                         clock pessimism              0.287    32.201    
                         clock uncertainty           -0.091    32.110    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.032    32.142    frame_time_reg[ft_hr][msd][0]
  -------------------------------------------------------------------
                         required time                         32.142    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                 21.762    

Slack (MET) :             21.766ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.667ns  (clk_out_37p5 rise@26.667ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.828ns (17.186%)  route 3.990ns (82.814%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 31.914 - 26.667 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     8.221    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     9.164    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.288 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.962    10.250    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.374    frame_timer_1_n_9
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    31.605    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234    28.371 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    30.001    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.092 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    30.225    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    30.316 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598    31.914    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/C
                         clock pessimism              0.287    32.201    
                         clock uncertainty           -0.091    32.110    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.031    32.141    frame_time_reg[ft_hr][msd][1]
  -------------------------------------------------------------------
                         required time                         32.141    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                 21.766    

Slack (MET) :             21.976ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.667ns  (clk_out_37p5 rise@26.667ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.058ns (22.978%)  route 3.546ns (77.022%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 31.911 - 26.667 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           0.793     9.837    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.326    10.163 r  frame_timer_1/frame_time[ft_min][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.163    frame_timer_1_n_8
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    31.605    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234    28.371 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    30.001    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.092 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    30.225    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    30.316 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595    31.911    clktimer
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/C
                         clock pessimism              0.288    32.199    
                         clock uncertainty           -0.091    32.108    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.031    32.139    frame_time_reg[ft_min][msd][0]
  -------------------------------------------------------------------
                         required time                         32.139    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 21.976    

Slack (MET) :             22.103ns  (required time - arrival time)
  Source:                 frame_time_reg[frame_cnt][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[frame_cnt][lsd][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.667ns  (clk_out_37p5 rise@26.667ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.850ns (22.274%)  route 2.966ns (77.726%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.250ns = ( 31.916 - 26.667 ) 
    Source Clock Delay      (SCD):    5.560ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.719     5.560    clktimer
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     6.016 r  frame_time_reg[frame_cnt][lsd][1]/Q
                         net (fo=6, routed)           0.750     6.766    frame_timer_1/Q[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     6.890 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.604    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.728 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.697     8.425    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.146     8.571 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_1/O
                         net (fo=4, routed)           0.805     9.376    frame_time[frame_cnt][msd]
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    29.998    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.089 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    31.605    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234    28.371 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    30.001    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.092 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    30.225    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    30.316 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.600    31.916    clktimer
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/C
                         clock pessimism              0.287    32.203    
                         clock uncertainty           -0.091    32.112    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.633    31.479    frame_time_reg[frame_cnt][lsd][2]
  -------------------------------------------------------------------
                         required time                         31.479    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                 22.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_37p5 rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.120     1.840    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.045     1.885 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0_n_0
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/C
                         clock pessimism             -0.511     1.591    
    SLICE_X2Y91          FDPE (Hold_fdpe_C_D)         0.120     1.711    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            clks_rst_1/timer_reset_sync/srst_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_37p5 rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 f  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.124     1.844    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.045     1.889 r  clks_rst_1/timer_reset_sync/srst_l_i_1/O
                         net (fo=1, routed)           0.000     1.889    clks_rst_1/timer_reset_sync/srst_l_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/C
                         clock pessimism             -0.511     1.591    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.121     1.712    clks_rst_1/timer_reset_sync/srst_l_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_hr][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_37p5 rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.766%)  route 0.125ns (40.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_hr][lsd][1]/Q
                         net (fo=8, routed)           0.125     1.842    frame_time_reg[ft_hr][lsd_n_0_][1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.887 r  frame_time[ft_hr][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.887    frame_time[ft_hr][lsd][3]_i_2_n_0
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.870     2.099    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C
                         clock pessimism             -0.508     1.590    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092     1.682    frame_time_reg[ft_hr][lsd][3]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_37p5 rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.086%)  route 0.183ns (49.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.900    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.043     1.943 r  frame_time[ft_min][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.943    frame_time[ft_min][lsd][3]_i_2_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/C
                         clock pessimism             -0.521     1.575    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.107     1.682    frame_time_reg[ft_min][lsd][3]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_37p5 rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.909    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.042     1.951 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1/O
                         net (fo=1, routed)           0.000     1.951    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/C
                         clock pessimism             -0.524     1.578    
    SLICE_X3Y91          FDPE (Hold_fdpe_C_D)         0.107     1.685    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_37p5 rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           0.172     1.889    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.934 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.869     2.098    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
                         clock pessimism             -0.522     1.575    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.092     1.667    frame_time_reg[ft_min][msd][2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_37p5 rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.900    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.945 r  frame_time[ft_min][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.945    frame_time[ft_min][lsd][1]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
                         clock pessimism             -0.521     1.575    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.092     1.667    frame_time_reg[ft_min][lsd][1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_37p5 rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.909    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.954 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1/O
                         net (fo=1, routed)           0.000     1.954    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                         clock pessimism             -0.524     1.578    
    SLICE_X3Y91          FDPE (Hold_fdpe_C_D)         0.091     1.669    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_hr][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_37p5 rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.263%)  route 0.221ns (54.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_hr][lsd][0]/Q
                         net (fo=9, routed)           0.221     1.938    frame_time_reg[ft_hr][lsd_n_0_][0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.042     1.980 r  frame_time[ft_hr][lsd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.980    frame_time[ft_hr][lsd][2]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.870     2.099    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C
                         clock pessimism             -0.523     1.575    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.107     1.682    frame_time_reg[ft_hr][lsd][2]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_out_37p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_37p5 rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.230ns (54.882%)  route 0.189ns (45.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.128     1.703 r  frame_time_reg[ft_min][lsd][2]/Q
                         net (fo=5, routed)           0.189     1.892    frame_time_reg[ft_min][lsd][2]
    SLICE_X7Y87          LUT3 (Prop_lut3_I2_O)        0.102     1.994 r  frame_time[ft_min][lsd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.994    frame_time[ft_min][lsd][2]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][2]/C
                         clock pessimism             -0.521     1.575    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.107     1.682    frame_time_reg[ft_min][lsd][2]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_37p5
Waveform(ns):       { 0.000 13.333 }
Period(ns):         26.667
Sources:            { clks_rst_1/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         26.667      24.511     BUFGCTRL_X0Y0    clks_rst_1/clksel_12_3_bufgctrl/I0
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         26.667      24.511     BUFGCTRL_X0Y1    clks_rst_1/clksel_1_2_bufgmux/I1
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         26.667      25.418     MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         26.667      25.667     SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.667      25.667     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.667      25.667     SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.667      25.667     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.667      25.667     SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.667      25.667     SLICE_X1Y87      frame_time_reg[frame_cnt][msd][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         26.667      25.667     SLICE_X0Y86      frame_time_reg[ft_hr][lsd][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       26.667      186.693    MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50
  To Clock:  clk_out_50

Setup :            0  Failing Endpoints,  Worst Slack       14.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.589ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50 rise@20.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 25.247 - 20.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.652    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    24.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    21.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    23.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    23.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597    25.247    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C
                         clock pessimism              0.287    25.534    
                         clock uncertainty           -0.087    25.446    
    SLICE_X0Y86          FDRE (Setup_fdre_C_CE)      -0.205    25.241    frame_time_reg[ft_hr][lsd][0]
  -------------------------------------------------------------------
                         required time                         25.241    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                 14.589    

Slack (MET) :             14.589ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50 rise@20.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 25.247 - 20.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.652    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    24.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    21.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    23.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    23.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597    25.247    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C
                         clock pessimism              0.287    25.534    
                         clock uncertainty           -0.087    25.446    
    SLICE_X0Y86          FDRE (Setup_fdre_C_CE)      -0.205    25.241    frame_time_reg[ft_hr][lsd][2]
  -------------------------------------------------------------------
                         required time                         25.241    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                 14.589    

Slack (MET) :             14.778ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50 rise@20.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.828ns (16.876%)  route 4.078ns (83.124%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 25.247 - 20.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.483    10.463    frame_time[ft_hr][lsd]
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    24.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    21.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    23.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    23.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597    25.247    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C
                         clock pessimism              0.287    25.534    
                         clock uncertainty           -0.087    25.446    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    25.241    frame_time_reg[ft_hr][lsd][3]
  -------------------------------------------------------------------
                         required time                         25.241    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                 14.778    

Slack (MET) :             14.784ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50 rise@20.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.058ns (20.670%)  route 4.061ns (79.330%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 25.246 - 20.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.307    10.351    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.326    10.677 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000    10.677    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    24.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    21.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    23.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    23.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596    25.246    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
                         clock pessimism              0.271    25.517    
                         clock uncertainty           -0.087    25.429    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)        0.032    25.461    frame_time_reg[ft_min][msd][2]
  -------------------------------------------------------------------
                         required time                         25.461    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                 14.784    

Slack (MET) :             14.827ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50 rise@20.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.058ns (20.783%)  route 4.033ns (79.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 25.245 - 20.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.279    10.323    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.326    10.649 r  frame_timer_1/frame_time[ft_min][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.649    frame_timer_1_n_7
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    24.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    21.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    23.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    23.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595    25.245    clktimer
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/C
                         clock pessimism              0.288    25.533    
                         clock uncertainty           -0.087    25.445    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.031    25.476    frame_time_reg[ft_min][msd][1]
  -------------------------------------------------------------------
                         required time                         25.476    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                 14.827    

Slack (MET) :             15.060ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50 rise@20.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.828ns (17.904%)  route 3.797ns (82.096%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 25.247 - 20.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.202    10.181    frame_time[ft_hr][lsd]
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    24.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    21.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    23.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    23.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597    25.247    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C
                         clock pessimism              0.287    25.534    
                         clock uncertainty           -0.087    25.446    
    SLICE_X3Y85          FDRE (Setup_fdre_C_CE)      -0.205    25.241    frame_time_reg[ft_hr][lsd][1]
  -------------------------------------------------------------------
                         required time                         25.241    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                 15.060    

Slack (MET) :             15.100ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50 rise@20.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 0.828ns (17.168%)  route 3.995ns (82.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 25.248 - 20.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     8.221    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     9.164    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.288 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.967    10.255    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.379 r  frame_timer_1/frame_time[ft_hr][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.379    frame_timer_1_n_10
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    24.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    21.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    23.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    23.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598    25.248    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/C
                         clock pessimism              0.287    25.535    
                         clock uncertainty           -0.087    25.447    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.032    25.479    frame_time_reg[ft_hr][msd][0]
  -------------------------------------------------------------------
                         required time                         25.479    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                 15.100    

Slack (MET) :             15.104ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50 rise@20.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.828ns (17.186%)  route 3.990ns (82.814%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 25.248 - 20.000 ) 
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     8.221    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     9.164    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.288 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.962    10.250    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.374    frame_timer_1_n_9
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    24.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    21.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    23.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    23.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598    25.248    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/C
                         clock pessimism              0.287    25.535    
                         clock uncertainty           -0.087    25.447    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.031    25.478    frame_time_reg[ft_hr][msd][1]
  -------------------------------------------------------------------
                         required time                         25.478    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                 15.104    

Slack (MET) :             15.313ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50 rise@20.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.058ns (22.978%)  route 3.546ns (77.022%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 25.245 - 20.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           0.793     9.837    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.326    10.163 r  frame_timer_1/frame_time[ft_min][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.163    frame_timer_1_n_8
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    24.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    21.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    23.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    23.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595    25.245    clktimer
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/C
                         clock pessimism              0.288    25.533    
                         clock uncertainty           -0.087    25.445    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.031    25.476    frame_time_reg[ft_min][msd][0]
  -------------------------------------------------------------------
                         required time                         25.476    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 15.313    

Slack (MET) :             15.441ns  (required time - arrival time)
  Source:                 frame_time_reg[frame_cnt][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[frame_cnt][lsd][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50 rise@20.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.850ns (22.274%)  route 2.966ns (77.726%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.250ns = ( 25.250 - 20.000 ) 
    Source Clock Delay      (SCD):    5.560ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.719     5.560    clktimer
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     6.016 r  frame_time_reg[frame_cnt][lsd][1]/Q
                         net (fo=6, routed)           0.750     6.766    frame_timer_1/Q[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     6.890 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.604    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.728 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.697     8.425    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.146     8.571 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_1/O
                         net (fo=4, routed)           0.805     9.376    frame_time[frame_cnt][msd]
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516    24.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    21.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    23.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133    23.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.600    25.250    clktimer
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/C
                         clock pessimism              0.287    25.537    
                         clock uncertainty           -0.087    25.449    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.633    24.816    frame_time_reg[frame_cnt][lsd][2]
  -------------------------------------------------------------------
                         required time                         24.816    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                 15.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50 rise@0.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.120     1.840    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.045     1.885 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0_n_0
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/C
                         clock pessimism             -0.511     1.591    
    SLICE_X2Y91          FDPE (Hold_fdpe_C_D)         0.120     1.711    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clks_rst_1/timer_reset_sync/srst_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50 rise@0.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 f  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.124     1.844    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.045     1.889 r  clks_rst_1/timer_reset_sync/srst_l_i_1/O
                         net (fo=1, routed)           0.000     1.889    clks_rst_1/timer_reset_sync/srst_l_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/C
                         clock pessimism             -0.511     1.591    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.121     1.712    clks_rst_1/timer_reset_sync/srst_l_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_hr][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50 rise@0.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.766%)  route 0.125ns (40.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_hr][lsd][1]/Q
                         net (fo=8, routed)           0.125     1.842    frame_time_reg[ft_hr][lsd_n_0_][1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.887 r  frame_time[ft_hr][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.887    frame_time[ft_hr][lsd][3]_i_2_n_0
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.870     2.099    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C
                         clock pessimism             -0.508     1.590    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092     1.682    frame_time_reg[ft_hr][lsd][3]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50 rise@0.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.086%)  route 0.183ns (49.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.900    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.043     1.943 r  frame_time[ft_min][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.943    frame_time[ft_min][lsd][3]_i_2_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/C
                         clock pessimism             -0.521     1.575    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.107     1.682    frame_time_reg[ft_min][lsd][3]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50 rise@0.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.909    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.042     1.951 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1/O
                         net (fo=1, routed)           0.000     1.951    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/C
                         clock pessimism             -0.524     1.578    
    SLICE_X3Y91          FDPE (Hold_fdpe_C_D)         0.107     1.685    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50 rise@0.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           0.172     1.889    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.934 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.869     2.098    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
                         clock pessimism             -0.522     1.575    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.092     1.667    frame_time_reg[ft_min][msd][2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50 rise@0.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.900    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.945 r  frame_time[ft_min][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.945    frame_time[ft_min][lsd][1]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
                         clock pessimism             -0.521     1.575    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.092     1.667    frame_time_reg[ft_min][lsd][1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50 rise@0.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.909    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.954 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1/O
                         net (fo=1, routed)           0.000     1.954    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                         clock pessimism             -0.524     1.578    
    SLICE_X3Y91          FDPE (Hold_fdpe_C_D)         0.091     1.669    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_hr][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50 rise@0.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.263%)  route 0.221ns (54.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_hr][lsd][0]/Q
                         net (fo=9, routed)           0.221     1.938    frame_time_reg[ft_hr][lsd_n_0_][0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.042     1.980 r  frame_time[ft_hr][lsd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.980    frame_time[ft_hr][lsd][2]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.870     2.099    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C
                         clock pessimism             -0.523     1.575    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.107     1.682    frame_time_reg[ft_hr][lsd][2]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50 rise@0.000ns - clk_out_50 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.230ns (54.882%)  route 0.189ns (45.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.128     1.703 r  frame_time_reg[ft_min][lsd][2]/Q
                         net (fo=5, routed)           0.189     1.892    frame_time_reg[ft_min][lsd][2]
    SLICE_X7Y87          LUT3 (Prop_lut3_I2_O)        0.102     1.994 r  frame_time[ft_min][lsd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.994    frame_time[ft_min][lsd][2]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][2]/C
                         clock pessimism             -0.521     1.575    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.107     1.682    frame_time_reg[ft_min][lsd][2]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clks_rst_1/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clks_rst_1/clksel_12_3_bufgctrl/I0
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clks_rst_1/clksel_1_2_bufgmux/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y87      frame_time_reg[frame_cnt][msd][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y86      frame_time_reg[ft_hr][lsd][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clks_rst_1/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y89      frame_time_reg[frame_cnt][lsd][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y89      frame_time_reg[frame_cnt][lsd][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y87      frame_time_reg[frame_cnt][lsd][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y85      frame_time_reg[frame_cnt][msd][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_37p5
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@30.000ns - clk_out_37p5 rise@26.667ns)
  Data Path Delay:        2.204ns  (logic 0.456ns (20.691%)  route 1.748ns (79.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 34.946 - 30.000 ) 
    Source Clock Delay      (SCD):    5.481ns = ( 32.147 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    28.148 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    30.173    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    30.269 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636    31.905    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441    28.465 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    30.175    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    30.271 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140    30.411    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    30.507 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.640    32.147    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456    32.603 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           1.748    34.351    frame_time_sync/d_s_reg[ft_sec][lsd][3]_0[1]
    SLICE_X11Y87         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.523    34.946    frame_time_sync/CLK
    SLICE_X11Y87         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][1]/C
                         clock pessimism              0.180    35.126    
                         clock uncertainty           -0.203    34.923    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)       -0.040    34.883    frame_time_sync/d_s_reg[ft_sec][lsd][1]
  -------------------------------------------------------------------
                         required time                         34.883    
                         arrival time                         -34.351    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_hr][msd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_hr][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@30.000ns - clk_out_37p5 rise@26.667ns)
  Data Path Delay:        1.952ns  (logic 0.456ns (23.361%)  route 1.496ns (76.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 35.024 - 30.000 ) 
    Source Clock Delay      (SCD):    5.560ns = ( 32.226 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    28.148 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    30.173    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    30.269 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636    31.905    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441    28.465 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    30.175    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    30.271 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140    30.411    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    30.507 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.719    32.226    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    32.682 r  frame_time_reg[ft_hr][msd][1]/Q
                         net (fo=10, routed)          1.496    34.178    frame_time_sync/frame_time_reg[ft_hr][msd][1]
    SLICE_X0Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.601    35.024    frame_time_sync/CLK
    SLICE_X0Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][msd][1]/C
                         clock pessimism              0.180    35.204    
                         clock uncertainty           -0.203    35.001    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.095    34.906    frame_time_sync/d_s_reg[ft_hr][msd][1]
  -------------------------------------------------------------------
                         required time                         34.906    
                         arrival time                         -34.178    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_sec][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@30.000ns - clk_out_37p5 rise@26.667ns)
  Data Path Delay:        1.826ns  (logic 0.419ns (22.950%)  route 1.407ns (77.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 34.947 - 30.000 ) 
    Source Clock Delay      (SCD):    5.482ns = ( 32.148 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    28.148 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    30.173    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    30.269 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636    31.905    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441    28.465 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    30.175    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    30.271 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140    30.411    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    30.507 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.641    32.148    clktimer
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.419    32.567 r  frame_time_reg[ft_sec][lsd][2]/Q
                         net (fo=5, routed)           1.407    33.974    frame_time_sync/d_s_reg[ft_sec][lsd][3]_0[2]
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.524    34.947    frame_time_sync/CLK
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][2]/C
                         clock pessimism              0.180    35.127    
                         clock uncertainty           -0.203    34.924    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)       -0.215    34.709    frame_time_sync/d_s_reg[ft_sec][lsd][2]
  -------------------------------------------------------------------
                         required time                         34.709    
                         arrival time                         -33.974    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_sec][lsd][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@30.000ns - clk_out_37p5 rise@26.667ns)
  Data Path Delay:        1.839ns  (logic 0.419ns (22.785%)  route 1.420ns (77.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 34.943 - 30.000 ) 
    Source Clock Delay      (SCD):    5.481ns = ( 32.147 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    28.148 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    30.173    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    30.269 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636    31.905    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441    28.465 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    30.175    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    30.271 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140    30.411    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    30.507 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.640    32.147    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    32.566 r  frame_time_reg[ft_sec][lsd][3]/Q
                         net (fo=4, routed)           1.420    33.986    frame_time_sync/d_s_reg[ft_sec][lsd][3]_0[3]
    SLICE_X8Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.520    34.943    frame_time_sync/CLK
    SLICE_X8Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][3]/C
                         clock pessimism              0.180    35.123    
                         clock uncertainty           -0.203    34.920    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)       -0.186    34.734    frame_time_sync/d_s_reg[ft_sec][lsd][3]
  -------------------------------------------------------------------
                         required time                         34.734    
                         arrival time                         -33.986    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@30.000ns - clk_out_37p5 rise@26.667ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.177%)  route 1.511ns (76.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 35.023 - 30.000 ) 
    Source Clock Delay      (SCD):    5.557ns = ( 32.223 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    28.148 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    30.173    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    30.269 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636    31.905    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441    28.465 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    30.175    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    30.271 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140    30.411    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    30.507 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716    32.223    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456    32.679 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           1.511    34.191    frame_time_sync/frame_time_reg[ft_sec][msd][0]
    SLICE_X1Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.600    35.023    frame_time_sync/CLK
    SLICE_X1Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][msd][0]/C
                         clock pessimism              0.180    35.203    
                         clock uncertainty           -0.203    35.000    
    SLICE_X1Y85          FDRE (Setup_fdre_C_D)       -0.040    34.960    frame_time_sync/d_s_reg[ft_sec][msd][0]
  -------------------------------------------------------------------
                         required time                         34.960    
                         arrival time                         -34.191    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_min][lsd][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@30.000ns - clk_out_37p5 rise@26.667ns)
  Data Path Delay:        1.751ns  (logic 0.419ns (23.931%)  route 1.332ns (76.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 35.022 - 30.000 ) 
    Source Clock Delay      (SCD):    5.559ns = ( 32.225 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    28.148 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    30.173    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    30.269 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636    31.905    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441    28.465 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    30.175    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    30.271 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140    30.411    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    30.507 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718    32.225    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.419    32.644 r  frame_time_reg[ft_min][lsd][3]/Q
                         net (fo=4, routed)           1.332    33.976    frame_time_sync/d_s_reg[ft_min][lsd][3]_0[3]
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.599    35.022    frame_time_sync/CLK
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][3]/C
                         clock pessimism              0.180    35.202    
                         clock uncertainty           -0.203    34.999    
    SLICE_X6Y87          FDRE (Setup_fdre_C_D)       -0.185    34.814    frame_time_sync/d_s_reg[ft_min][lsd][3]
  -------------------------------------------------------------------
                         required time                         34.814    
                         arrival time                         -33.976    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 frame_time_reg[frame_cnt][lsd][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[frame_cnt][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@30.000ns - clk_out_37p5 rise@26.667ns)
  Data Path Delay:        1.745ns  (logic 0.419ns (24.015%)  route 1.326ns (75.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 35.024 - 30.000 ) 
    Source Clock Delay      (SCD):    5.560ns = ( 32.226 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    28.148 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    30.173    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    30.269 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636    31.905    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441    28.465 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    30.175    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    30.271 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140    30.411    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    30.507 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.719    32.226    clktimer
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419    32.645 r  frame_time_reg[frame_cnt][lsd][3]/Q
                         net (fo=5, routed)           1.326    33.971    frame_time_sync/Q[3]
    SLICE_X2Y87          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.601    35.024    frame_time_sync/CLK
    SLICE_X2Y87          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][3]/C
                         clock pessimism              0.180    35.204    
                         clock uncertainty           -0.203    35.001    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)       -0.188    34.813    frame_time_sync/d_s_reg[frame_cnt][lsd][3]
  -------------------------------------------------------------------
                         required time                         34.813    
                         arrival time                         -33.971    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_hr][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_hr][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@30.000ns - clk_out_37p5 rise@26.667ns)
  Data Path Delay:        1.756ns  (logic 0.456ns (25.962%)  route 1.300ns (74.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 35.025 - 30.000 ) 
    Source Clock Delay      (SCD):    5.560ns = ( 32.226 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    28.148 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    30.173    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    30.269 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636    31.905    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441    28.465 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    30.175    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    30.271 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140    30.411    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    30.507 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.719    32.226    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    32.682 r  frame_time_reg[ft_hr][msd][0]/Q
                         net (fo=10, routed)          1.300    33.983    frame_time_sync/frame_time_reg[ft_hr][msd][0]
    SLICE_X3Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.602    35.025    frame_time_sync/CLK
    SLICE_X3Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][msd][0]/C
                         clock pessimism              0.180    35.205    
                         clock uncertainty           -0.203    35.002    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.047    34.955    frame_time_sync/d_s_reg[ft_hr][msd][0]
  -------------------------------------------------------------------
                         required time                         34.955    
                         arrival time                         -33.983    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 frame_timer_1/frame_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            tick_sync/d_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@30.000ns - clk_out_37p5 rise@26.667ns)
  Data Path Delay:        1.749ns  (logic 0.518ns (29.612%)  route 1.231ns (70.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 35.025 - 30.000 ) 
    Source Clock Delay      (SCD):    5.561ns = ( 32.227 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    28.148 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    30.173    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    30.269 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636    31.905    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441    28.465 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    30.175    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    30.271 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140    30.411    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    30.507 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.720    32.227    frame_timer_1/CLK
    SLICE_X2Y88          FDRE                                         r  frame_timer_1/frame_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518    32.745 r  frame_timer_1/frame_tick_reg/Q
                         net (fo=20, routed)          1.231    33.977    tick_sync/E[0]
    SLICE_X3Y88          FDRE                                         r  tick_sync/d_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.602    35.025    tick_sync/CLK
    SLICE_X3Y88          FDRE                                         r  tick_sync/d_s_reg/C
                         clock pessimism              0.180    35.205    
                         clock uncertainty           -0.203    35.002    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.040    34.962    tick_sync/d_s_reg
  -------------------------------------------------------------------
                         required time                         34.962    
                         arrival time                         -33.977    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 frame_time_reg[ft_sec][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@30.000ns - clk_out_37p5 rise@26.667ns)
  Data Path Delay:        1.737ns  (logic 0.456ns (26.254%)  route 1.281ns (73.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 35.021 - 30.000 ) 
    Source Clock Delay      (SCD):    5.558ns = ( 32.224 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    28.148 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    30.173    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    30.269 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636    31.905    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441    28.465 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    30.175    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    30.271 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140    30.411    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    30.507 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.717    32.224    clktimer
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_sec][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    32.680 r  frame_time_reg[ft_sec][msd][2]/Q
                         net (fo=6, routed)           1.281    33.961    frame_time_sync/frame_time_reg[ft_sec][msd][2]
    SLICE_X5Y86          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.598    35.021    frame_time_sync/CLK
    SLICE_X5Y86          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][msd][2]/C
                         clock pessimism              0.180    35.201    
                         clock uncertainty           -0.203    34.998    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)       -0.040    34.958    frame_time_sync/d_s_reg[ft_sec][msd][2]
  -------------------------------------------------------------------
                         required time                         34.958    
                         arrival time                         -33.961    
  -------------------------------------------------------------------
                         slack                                  0.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.854%)  route 0.535ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           0.535     2.251    frame_time_sync/frame_time_reg[ft_min][msd][2]
    SLICE_X3Y84          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.871     2.036    frame_time_sync/CLK
    SLICE_X3Y84          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][msd][2]/C
                         clock pessimism             -0.245     1.790    
                         clock uncertainty            0.203     1.993    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.076     2.069    frame_time_sync/d_s_reg[ft_min][msd][2]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 frame_time_reg[frame_cnt][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[frame_cnt][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.096%)  route 0.527ns (78.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.600     1.577    clktimer
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.718 r  frame_time_reg[frame_cnt][lsd][2]/Q
                         net (fo=6, routed)           0.527     2.246    frame_time_sync/Q[2]
    SLICE_X2Y90          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.876     2.041    frame_time_sync/CLK
    SLICE_X2Y90          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][2]/C
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.203     1.998    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.064     2.062    frame_time_sync/d_s_reg[frame_cnt][lsd][2]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][msd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.654%)  route 0.542ns (79.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.597     1.574    clktimer
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.715 r  frame_time_reg[ft_min][msd][1]/Q
                         net (fo=4, routed)           0.542     2.257    frame_time_sync/frame_time_reg[ft_min][msd][1]
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.869     2.034    frame_time_sync/CLK
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][msd][1]/C
                         clock pessimism             -0.245     1.788    
                         clock uncertainty            0.203     1.991    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.076     2.067    frame_time_sync/d_s_reg[ft_min][msd][1]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_hr][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_hr][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.128ns (20.113%)  route 0.508ns (79.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.128     1.703 r  frame_time_reg[ft_hr][lsd][2]/Q
                         net (fo=8, routed)           0.508     2.212    frame_time_sync/d_s_reg[ft_hr][lsd][3]_0[2]
    SLICE_X3Y86          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.872     2.037    frame_time_sync/CLK
    SLICE_X3Y86          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][lsd][2]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.203     1.994    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.024     2.018    frame_time_sync/d_s_reg[ft_hr][lsd][2]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 frame_time_reg[frame_cnt][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[frame_cnt][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.422%)  route 0.549ns (79.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.597     1.574    clktimer
    SLICE_X4Y85          FDRE                                         r  frame_time_reg[frame_cnt][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.715 r  frame_time_reg[frame_cnt][msd][0]/Q
                         net (fo=4, routed)           0.549     2.265    frame_time_sync/d_s_reg[frame_cnt][msd][1]_0[0]
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.869     2.034    frame_time_sync/CLK
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][msd][0]/C
                         clock pessimism             -0.245     1.788    
                         clock uncertainty            0.203     1.991    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.078     2.069    frame_time_sync/d_s_reg[frame_cnt][msd][0]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.309%)  route 0.553ns (79.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           0.553     2.270    frame_time_sync/d_s_reg[ft_min][lsd][3]_0[1]
    SLICE_X7Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.872     2.037    frame_time_sync/CLK
    SLICE_X7Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][1]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.203     1.994    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.075     2.069    frame_time_sync/d_s_reg[ft_min][lsd][1]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 frame_time_reg[frame_cnt][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[frame_cnt][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.141ns (20.240%)  route 0.556ns (79.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.599     1.576    clktimer
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.717 r  frame_time_reg[frame_cnt][lsd][1]/Q
                         net (fo=6, routed)           0.556     2.273    frame_time_sync/Q[1]
    SLICE_X3Y86          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.872     2.037    frame_time_sync/CLK
    SLICE_X3Y86          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][1]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.203     1.994    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.076     2.070    frame_time_sync/d_s_reg[frame_cnt][lsd][1]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][lsd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.114%)  route 0.560ns (79.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.560     2.276    frame_time_sync/d_s_reg[ft_min][lsd][3]_0[0]
    SLICE_X7Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.872     2.037    frame_time_sync/CLK
    SLICE_X7Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][0]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.203     1.994    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.078     2.072    frame_time_sync/d_s_reg[ft_min][lsd][0]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_hr][lsd][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_hr][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.095%)  route 0.561ns (79.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_hr][lsd][3]/Q
                         net (fo=7, routed)           0.561     2.277    frame_time_sync/d_s_reg[ft_hr][lsd][3]_0[3]
    SLICE_X0Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.872     2.037    frame_time_sync/CLK
    SLICE_X0Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][lsd][3]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.203     1.994    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.076     2.070    frame_time_sync/d_s_reg[ft_hr][lsd][3]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 frame_time_reg[ft_min][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out_37p5 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.128ns (20.087%)  route 0.509ns (79.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.128     1.703 r  frame_time_reg[ft_min][lsd][2]/Q
                         net (fo=5, routed)           0.509     2.213    frame_time_sync/d_s_reg[ft_min][lsd][3]_0[2]
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.870     2.035    frame_time_sync/CLK
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][2]/C
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.203     1.992    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.010     2.002    frame_time_sync/d_s_reg[ft_min][lsd][2]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 CPU_RESETN
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clks_rst_1/main_reset_sync/srst_l_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.519ns (29.355%)  route 1.248ns (70.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.100ns
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.100     8.100    
    C12                                               0.000     8.100 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     8.100    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.463     8.563 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.780     9.343    clks_rst_1/main_reset_sync/CPU_RESETN_IBUF
    SLICE_X0Y122         LUT1 (Prop_lut1_I0_O)        0.056     9.399 f  clks_rst_1/main_reset_sync/srst_l_i_2/O
                         net (fo=5, routed)           0.468     9.867    clks_rst_1/main_reset_sync/srst_l_i_2_n_0
    SLICE_X2Y108         FDCE                                         f  clks_rst_1/main_reset_sync/srst_l_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.597    11.516    clks_rst_1/main_reset_sync/CLK
    SLICE_X2Y108         FDCE                                         r  clks_rst_1/main_reset_sync/srst_l_reg/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.035    11.481    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.105    11.376    clks_rst_1/main_reset_sync/srst_l_reg
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 CPU_RESETN
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.519ns (30.225%)  route 1.197ns (69.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.100ns
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.100     8.100    
    C12                                               0.000     8.100 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     8.100    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.463     8.563 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.780     9.343    clks_rst_1/main_reset_sync/CPU_RESETN_IBUF
    SLICE_X0Y122         LUT1 (Prop_lut1_I0_O)        0.056     9.399 f  clks_rst_1/main_reset_sync/srst_l_i_2/O
                         net (fo=5, routed)           0.418     9.816    clks_rst_1/main_reset_sync/srst_l_i_2_n_0
    SLICE_X1Y108         FDPE                                         f  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.597    11.516    clks_rst_1/main_reset_sync/CLK
    SLICE_X1Y108         FDPE                                         r  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[0]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.035    11.481    
    SLICE_X1Y108         FDPE (Recov_fdpe_C_PRE)     -0.126    11.355    clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[0]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 CPU_RESETN
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.519ns (30.225%)  route 1.197ns (69.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.100ns
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.100     8.100    
    C12                                               0.000     8.100 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     8.100    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.463     8.563 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.780     9.343    clks_rst_1/main_reset_sync/CPU_RESETN_IBUF
    SLICE_X0Y122         LUT1 (Prop_lut1_I0_O)        0.056     9.399 f  clks_rst_1/main_reset_sync/srst_l_i_2/O
                         net (fo=5, routed)           0.418     9.816    clks_rst_1/main_reset_sync/srst_l_i_2_n_0
    SLICE_X1Y108         FDPE                                         f  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.597    11.516    clks_rst_1/main_reset_sync/CLK
    SLICE_X1Y108         FDPE                                         r  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.035    11.481    
    SLICE_X1Y108         FDPE (Recov_fdpe_C_PRE)     -0.126    11.355    clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 CPU_RESETN
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.519ns (30.225%)  route 1.197ns (69.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.100ns
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.100     8.100    
    C12                                               0.000     8.100 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     8.100    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.463     8.563 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.780     9.343    clks_rst_1/main_reset_sync/CPU_RESETN_IBUF
    SLICE_X0Y122         LUT1 (Prop_lut1_I0_O)        0.056     9.399 f  clks_rst_1/main_reset_sync/srst_l_i_2/O
                         net (fo=5, routed)           0.418     9.816    clks_rst_1/main_reset_sync/srst_l_i_2_n_0
    SLICE_X1Y108         FDPE                                         f  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.597    11.516    clks_rst_1/main_reset_sync/CLK
    SLICE_X1Y108         FDPE                                         r  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.035    11.481    
    SLICE_X1Y108         FDPE (Recov_fdpe_C_PRE)     -0.126    11.355    clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[2]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 CPU_RESETN
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.519ns (30.225%)  route 1.197ns (69.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.100ns
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.100     8.100    
    C12                                               0.000     8.100 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     8.100    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.463     8.563 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.780     9.343    clks_rst_1/main_reset_sync/CPU_RESETN_IBUF
    SLICE_X0Y122         LUT1 (Prop_lut1_I0_O)        0.056     9.399 f  clks_rst_1/main_reset_sync/srst_l_i_2/O
                         net (fo=5, routed)           0.418     9.816    clks_rst_1/main_reset_sync/srst_l_i_2_n_0
    SLICE_X1Y108         FDPE                                         f  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.597    11.516    clks_rst_1/main_reset_sync/CLK
    SLICE_X1Y108         FDPE                                         r  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.035    11.481    
    SLICE_X1Y108         FDPE (Recov_fdpe_C_PRE)     -0.126    11.355    clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[3]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  1.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 CPU_RESETN
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.536ns (42.137%)  route 2.109ns (57.863%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.100ns
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.100     2.100    
    C12                                               0.000     2.100 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     2.100    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.436     3.536 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.343     4.879    clks_rst_1/main_reset_sync/CPU_RESETN_IBUF
    SLICE_X0Y122         LUT1 (Prop_lut1_I0_O)        0.100     4.979 f  clks_rst_1/main_reset_sync/srst_l_i_2/O
                         net (fo=5, routed)           0.767     5.746    clks_rst_1/main_reset_sync/srst_l_i_2_n_0
    SLICE_X1Y108         FDPE                                         f  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.708     5.310    clks_rst_1/main_reset_sync/CLK
    SLICE_X1Y108         FDPE                                         r  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[0]/C
                         clock pessimism              0.000     5.310    
                         clock uncertainty            0.035     5.346    
    SLICE_X1Y108         FDPE (Remov_fdpe_C_PRE)     -0.208     5.138    clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.138    
                         arrival time                           5.746    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 CPU_RESETN
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.536ns (42.137%)  route 2.109ns (57.863%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.100ns
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.100     2.100    
    C12                                               0.000     2.100 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     2.100    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.436     3.536 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.343     4.879    clks_rst_1/main_reset_sync/CPU_RESETN_IBUF
    SLICE_X0Y122         LUT1 (Prop_lut1_I0_O)        0.100     4.979 f  clks_rst_1/main_reset_sync/srst_l_i_2/O
                         net (fo=5, routed)           0.767     5.746    clks_rst_1/main_reset_sync/srst_l_i_2_n_0
    SLICE_X1Y108         FDPE                                         f  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.708     5.310    clks_rst_1/main_reset_sync/CLK
    SLICE_X1Y108         FDPE                                         r  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                         clock pessimism              0.000     5.310    
                         clock uncertainty            0.035     5.346    
    SLICE_X1Y108         FDPE (Remov_fdpe_C_PRE)     -0.208     5.138    clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.138    
                         arrival time                           5.746    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 CPU_RESETN
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.536ns (42.137%)  route 2.109ns (57.863%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.100ns
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.100     2.100    
    C12                                               0.000     2.100 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     2.100    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.436     3.536 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.343     4.879    clks_rst_1/main_reset_sync/CPU_RESETN_IBUF
    SLICE_X0Y122         LUT1 (Prop_lut1_I0_O)        0.100     4.979 f  clks_rst_1/main_reset_sync/srst_l_i_2/O
                         net (fo=5, routed)           0.767     5.746    clks_rst_1/main_reset_sync/srst_l_i_2_n_0
    SLICE_X1Y108         FDPE                                         f  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.708     5.310    clks_rst_1/main_reset_sync/CLK
    SLICE_X1Y108         FDPE                                         r  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/C
                         clock pessimism              0.000     5.310    
                         clock uncertainty            0.035     5.346    
    SLICE_X1Y108         FDPE (Remov_fdpe_C_PRE)     -0.208     5.138    clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.138    
                         arrival time                           5.746    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 CPU_RESETN
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.536ns (42.137%)  route 2.109ns (57.863%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.100ns
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.100     2.100    
    C12                                               0.000     2.100 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     2.100    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.436     3.536 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.343     4.879    clks_rst_1/main_reset_sync/CPU_RESETN_IBUF
    SLICE_X0Y122         LUT1 (Prop_lut1_I0_O)        0.100     4.979 f  clks_rst_1/main_reset_sync/srst_l_i_2/O
                         net (fo=5, routed)           0.767     5.746    clks_rst_1/main_reset_sync/srst_l_i_2_n_0
    SLICE_X1Y108         FDPE                                         f  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.708     5.310    clks_rst_1/main_reset_sync/CLK
    SLICE_X1Y108         FDPE                                         r  clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/C
                         clock pessimism              0.000     5.310    
                         clock uncertainty            0.035     5.346    
    SLICE_X1Y108         FDPE (Remov_fdpe_C_PRE)     -0.208     5.138    clks_rst_1/main_reset_sync/ResetSynchronizer.v_rsthold_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.138    
                         arrival time                           5.746    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 CPU_RESETN
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clks_rst_1/main_reset_sync/srst_l_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 1.536ns (40.981%)  route 2.212ns (59.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.100ns
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.100     2.100    
    C12                                               0.000     2.100 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     2.100    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.436     3.536 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.343     4.879    clks_rst_1/main_reset_sync/CPU_RESETN_IBUF
    SLICE_X0Y122         LUT1 (Prop_lut1_I0_O)        0.100     4.979 f  clks_rst_1/main_reset_sync/srst_l_i_2/O
                         net (fo=5, routed)           0.869     5.849    clks_rst_1/main_reset_sync/srst_l_i_2_n_0
    SLICE_X2Y108         FDCE                                         f  clks_rst_1/main_reset_sync/srst_l_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.708     5.310    clks_rst_1/main_reset_sync/CLK
    SLICE_X2Y108         FDCE                                         r  clks_rst_1/main_reset_sync/srst_l_reg/C
                         clock pessimism              0.000     5.310    
                         clock uncertainty            0.035     5.346    
    SLICE_X2Y108         FDCE (Remov_fdce_C_CLR)     -0.155     5.191    clks_rst_1/main_reset_sync/srst_l_reg
  -------------------------------------------------------------------
                         required time                         -5.191    
                         arrival time                           5.849    
  -------------------------------------------------------------------
                         slack                                  0.658    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_37p5
  To Clock:  clk_out_33

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.058ns (20.670%)  route 4.061ns (79.330%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.307    10.351    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.326    10.677 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000    10.677    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596     5.022    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.652    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.023    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.652    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.023    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.058ns (20.783%)  route 4.033ns (79.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.279    10.323    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.326    10.649 r  frame_timer_1/frame_time[ft_min][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.649    frame_timer_1_n_7
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595     5.021    clktimer
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.828ns (16.876%)  route 4.078ns (83.124%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.483    10.463    frame_time[ft_hr][lsd]
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.023    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.823ns  (logic 0.828ns (17.168%)  route 3.995ns (82.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     8.221    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     9.164    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.288 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.967    10.255    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.379 r  frame_timer_1/frame_time[ft_hr][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.379    frame_timer_1_n_10
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.024    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.818ns  (logic 0.828ns (17.186%)  route 3.990ns (82.814%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     8.221    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     9.164    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.288 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.962    10.250    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.374    frame_timer_1_n_9
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.024    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.828ns (17.904%)  route 3.797ns (82.096%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.202    10.181    frame_time[ft_hr][lsd]
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.023    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 1.058ns (22.978%)  route 3.546ns (77.022%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           0.793     9.837    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.326    10.163 r  frame_timer_1/frame_time[ft_min][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.163    frame_timer_1_n_8
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595     5.021    clktimer
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/C

Slack:                    inf
  Source:                 frame_timer_1/frame_tickcnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 0.828ns (19.621%)  route 3.392ns (80.379%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.720     5.561    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     6.017 r  frame_timer_1/frame_tickcnt_reg[13]/Q
                         net (fo=3, routed)           0.975     6.992    frame_timer_1/frame_tickcnt_reg_n_0_[13]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     7.116 r  frame_timer_1/frame_tickcnt[20]_i_8/O
                         net (fo=2, routed)           0.857     7.973    frame_timer_1/frame_tickcnt[20]_i_8_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.097 r  frame_timer_1/frame_tickcnt[20]_i_4/O
                         net (fo=21, routed)          0.626     8.723    frame_timer_1/frame_tickcnt[20]_i_4_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.847 r  frame_timer_1/frame_tickcnt[20]_i_2/O
                         net (fo=21, routed)          0.934     9.781    frame_timer_1/frame_tickcnt
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.599     5.025    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.120     1.840    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.045     1.885 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0_n_0
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_hr][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.766%)  route 0.125ns (40.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_hr][lsd][1]/Q
                         net (fo=8, routed)           0.125     1.842    frame_time_reg[ft_hr][lsd_n_0_][1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.887 r  frame_time[ft_hr][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.887    frame_time[ft_hr][lsd][3]_i_2_n_0
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.870     2.037    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            clks_rst_1/timer_reset_sync/srst_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 f  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.124     1.844    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.045     1.889 r  clks_rst_1/timer_reset_sync/srst_l_i_1/O
                         net (fo=1, routed)           0.000     1.889    clks_rst_1/timer_reset_sync/srst_l_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           0.172     1.889    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.934 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.869     2.036    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.086%)  route 0.183ns (49.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.900    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.043     1.943 r  frame_time[ft_min][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.943    frame_time[ft_min][lsd][3]_i_2_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.035    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.900    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.945 r  frame_time[ft_min][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.945    frame_time[ft_min][lsd][1]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.035    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.909    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.042     1.951 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1/O
                         net (fo=1, routed)           0.000     1.951    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.909    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.954 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1/O
                         net (fo=1, routed)           0.000     1.954    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_sec][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.184ns (42.854%)  route 0.245ns (57.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.547    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.688 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           0.245     1.934    frame_time_reg[ft_sec][lsd][1]
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.043     1.977 r  frame_time[ft_sec][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.977    frame_time[ft_sec][lsd][3]_i_2_n_0
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.840     2.007    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_sec][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.119%)  route 0.245ns (56.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.547    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.688 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           0.245     1.934    frame_time_reg[ft_sec][lsd][1]
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.979 r  frame_time[ft_sec][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.979    frame_time[ft_sec][lsd][1]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.840     2.007    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_50
  To Clock:  clk_out_33

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.058ns (20.670%)  route 4.061ns (79.330%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.307    10.351    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.326    10.677 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000    10.677    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596     5.022    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.652    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.023    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.652    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.023    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.058ns (20.783%)  route 4.033ns (79.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.279    10.323    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.326    10.649 r  frame_timer_1/frame_time[ft_min][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.649    frame_timer_1_n_7
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595     5.021    clktimer
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.828ns (16.876%)  route 4.078ns (83.124%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.483    10.463    frame_time[ft_hr][lsd]
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.023    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.823ns  (logic 0.828ns (17.168%)  route 3.995ns (82.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     8.221    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     9.164    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.288 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.967    10.255    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.379 r  frame_timer_1/frame_time[ft_hr][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.379    frame_timer_1_n_10
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.024    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.818ns  (logic 0.828ns (17.186%)  route 3.990ns (82.814%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     8.221    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     9.164    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.288 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.962    10.250    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.374    frame_timer_1_n_9
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.024    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.828ns (17.904%)  route 3.797ns (82.096%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.202    10.181    frame_time[ft_hr][lsd]
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.023    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 1.058ns (22.978%)  route 3.546ns (77.022%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           0.793     9.837    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.326    10.163 r  frame_timer_1/frame_time[ft_min][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.163    frame_timer_1_n_8
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595     5.021    clktimer
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/C

Slack:                    inf
  Source:                 frame_timer_1/frame_tickcnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 0.828ns (19.621%)  route 3.392ns (80.379%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.720     5.561    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     6.017 r  frame_timer_1/frame_tickcnt_reg[13]/Q
                         net (fo=3, routed)           0.975     6.992    frame_timer_1/frame_tickcnt_reg_n_0_[13]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     7.116 r  frame_timer_1/frame_tickcnt[20]_i_8/O
                         net (fo=2, routed)           0.857     7.973    frame_timer_1/frame_tickcnt[20]_i_8_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.097 r  frame_timer_1/frame_tickcnt[20]_i_4/O
                         net (fo=21, routed)          0.626     8.723    frame_timer_1/frame_tickcnt[20]_i_4_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.847 r  frame_timer_1/frame_tickcnt[20]_i_2/O
                         net (fo=21, routed)          0.934     9.781    frame_timer_1/frame_tickcnt
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.599     5.025    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.120     1.840    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.045     1.885 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0_n_0
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_hr][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.766%)  route 0.125ns (40.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_hr][lsd][1]/Q
                         net (fo=8, routed)           0.125     1.842    frame_time_reg[ft_hr][lsd_n_0_][1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.887 r  frame_time[ft_hr][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.887    frame_time[ft_hr][lsd][3]_i_2_n_0
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.870     2.037    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clks_rst_1/timer_reset_sync/srst_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 f  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.124     1.844    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.045     1.889 r  clks_rst_1/timer_reset_sync/srst_l_i_1/O
                         net (fo=1, routed)           0.000     1.889    clks_rst_1/timer_reset_sync/srst_l_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           0.172     1.889    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.934 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.869     2.036    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.086%)  route 0.183ns (49.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.900    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.043     1.943 r  frame_time[ft_min][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.943    frame_time[ft_min][lsd][3]_i_2_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.035    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.900    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.945 r  frame_time[ft_min][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.945    frame_time[ft_min][lsd][1]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.035    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.909    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.042     1.951 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1/O
                         net (fo=1, routed)           0.000     1.951    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.909    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.954 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1/O
                         net (fo=1, routed)           0.000     1.954    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.184ns (42.854%)  route 0.245ns (57.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.547    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.688 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           0.245     1.934    frame_time_reg[ft_sec][lsd][1]
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.043     1.977 r  frame_time[ft_sec][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.977    frame_time[ft_sec][lsd][3]_i_2_n_0
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.840     2.007    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.119%)  route 0.245ns (56.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.547    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.688 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           0.245     1.934    frame_time_reg[ft_sec][lsd][1]
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.979 r  frame_time[ft_sec][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.979    frame_time[ft_sec][lsd][1]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.840     2.007    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  clk_out_33

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[frame_cnt][lsd][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 0.850ns (20.261%)  route 3.345ns (79.739%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.697     8.571    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.146     8.717 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_1/O
                         net (fo=4, routed)           0.805     9.522    frame_time[frame_cnt][msd]
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.600     5.026    clktimer
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 0.856ns (20.579%)  route 3.304ns (79.421%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT4 (Prop_lut4_I2_O)        0.152     8.857 r  frame_timer_1/frame_time[ft_sec][msd][0]_i_1/O
                         net (fo=1, routed)           0.630     9.486    frame_timer_1_n_5
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596     5.022    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.829 r  frame_timer_1/frame_time[ft_sec][lsd][3]_i_1/O
                         net (fo=4, routed)           0.601     9.430    frame_time[frame_cnt][lsd]
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.518     4.944    clktimer
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.829 r  frame_timer_1/frame_time[ft_sec][lsd][3]_i_1/O
                         net (fo=4, routed)           0.601     9.430    frame_time[frame_cnt][lsd]
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.518     4.944    clktimer
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.181%)  route 3.275ns (79.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.829 r  frame_timer_1/frame_time[ft_sec][lsd][3]_i_1/O
                         net (fo=4, routed)           0.601     9.430    frame_time[frame_cnt][lsd]
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.517     4.943    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.181%)  route 3.275ns (79.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.829 r  frame_timer_1/frame_time[ft_sec][lsd][3]_i_1/O
                         net (fo=4, routed)           0.601     9.430    frame_time[frame_cnt][lsd]
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.517     4.943    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.033ns  (logic 0.828ns (20.528%)  route 3.205ns (79.472%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          1.362     9.236    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     9.360 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000     9.360    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596     5.022    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[frame_cnt][lsd][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.850ns (21.329%)  route 3.135ns (78.671%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.697     8.571    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.146     8.717 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_1/O
                         net (fo=4, routed)           0.595     9.312    frame_time[frame_cnt][msd]
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.024    clktimer
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[frame_cnt][lsd][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.850ns (21.329%)  route 3.135ns (78.671%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.697     8.571    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.146     8.717 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_1/O
                         net (fo=4, routed)           0.595     9.312    frame_time[frame_cnt][msd]
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.024    clktimer
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.100%)  route 3.096ns (78.900%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.580     8.454    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.578 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673     9.251    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.023    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.712%)  route 0.249ns (57.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.249     1.913    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.045     1.958 r  frame_timer_1/frame_tickcnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.958    frame_timer_1/frame_tickcnt[12]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    frame_timer_1/CLK
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[12]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.187ns (42.844%)  route 0.249ns (57.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.249     1.913    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.046     1.959 r  frame_timer_1/frame_tickcnt[16]_i_1/O
                         net (fo=1, routed)           0.000     1.959    frame_timer_1/frame_tickcnt[16]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    frame_timer_1/CLK
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[16]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.226ns (51.390%)  route 0.214ns (48.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  frame_time_reg[frame_cnt][lsd_rollover][2]/Q
                         net (fo=13, routed)          0.214     1.864    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[2]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.098     1.962 r  frame_timer_1/frame_tickcnt[17]_i_1/O
                         net (fo=1, routed)           0.000     1.962    frame_timer_1/frame_tickcnt[17]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    frame_timer_1/CLK
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[17]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.290%)  route 0.254ns (57.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.254     1.917    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.045     1.962 r  frame_timer_1/frame_tickcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.962    frame_timer_1/frame_tickcnt[4]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.873     2.040    frame_timer_1/CLK
    SLICE_X0Y89          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[4]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.187ns (42.421%)  route 0.254ns (57.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.254     1.917    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.046     1.963 r  frame_timer_1/frame_tickcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.963    frame_timer_1/frame_tickcnt[8]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.873     2.040    frame_timer_1/CLK
    SLICE_X0Y89          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[8]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.232ns (52.045%)  route 0.214ns (47.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  frame_time_reg[frame_cnt][lsd_rollover][2]/Q
                         net (fo=13, routed)          0.214     1.864    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[2]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.104     1.968 r  frame_timer_1/frame_tickcnt[18]_i_1/O
                         net (fo=1, routed)           0.000     1.968    frame_timer_1/frame_tickcnt[18]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    frame_timer_1/CLK
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[18]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.842%)  route 0.269ns (59.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.269     1.933    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.978 r  frame_timer_1/frame_tickcnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.978    frame_timer_1/frame_tickcnt[10]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    frame_timer_1/CLK
    SLICE_X0Y90          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[10]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.189ns (41.229%)  route 0.269ns (58.771%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.269     1.933    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.048     1.981 r  frame_timer_1/frame_tickcnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.981    frame_timer_1/frame_tickcnt[11]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.041    frame_timer_1/CLK
    SLICE_X0Y90          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[11]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.635%)  route 0.308ns (62.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.308     1.972    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 r  frame_timer_1/frame_tickcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.017    frame_timer_1/frame_tickcnt[2]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.873     2.040    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.635%)  route 0.308ns (62.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.308     1.972    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 r  frame_timer_1/frame_tickcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.017    frame_timer_1/frame_tickcnt[3]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.873     2.040    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_33
  To Clock:  clk_out_37p5

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.058ns (20.670%)  route 4.061ns (79.330%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.323    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.563    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.687 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.656    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     8.808 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.307    10.115    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.326    10.441 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000    10.441    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596     5.246    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.649    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.553    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.620    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.416    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.649    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.553    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.620    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.416    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.058ns (20.783%)  route 4.033ns (79.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.323    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.563    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.687 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.656    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     8.808 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.279    10.087    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.326    10.413 r  frame_timer_1/frame_time[ft_min][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.413    frame_timer_1_n_7
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595     5.245    clktimer
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.828ns (16.876%)  route 4.078ns (83.124%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.649    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.553    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.620    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.483    10.227    frame_time[ft_hr][lsd]
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.823ns  (logic 0.828ns (17.168%)  route 3.995ns (82.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     7.985    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.109 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     8.928    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.052 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.967    10.019    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.143 r  frame_timer_1/frame_time[ft_hr][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.143    frame_timer_1_n_10
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.248    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.818ns  (logic 0.828ns (17.186%)  route 3.990ns (82.814%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     7.985    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.109 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     8.928    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.052 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.962    10.014    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.138 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.138    frame_timer_1_n_9
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.248    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.828ns (17.904%)  route 3.797ns (82.096%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.649    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.553    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.620    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.202     9.945    frame_time[ft_hr][lsd]
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 1.058ns (22.978%)  route 3.546ns (77.022%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.323    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.563    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.687 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.656    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     8.808 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           0.793     9.601    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.326     9.927 r  frame_timer_1/frame_time[ft_min][msd][0]_i_1/O
                         net (fo=1, routed)           0.000     9.927    frame_timer_1_n_8
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595     5.245    clktimer
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/C

Slack:                    inf
  Source:                 frame_timer_1/frame_tickcnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 0.828ns (19.621%)  route 3.392ns (80.379%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.720     5.325    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  frame_timer_1/frame_tickcnt_reg[13]/Q
                         net (fo=3, routed)           0.975     6.756    frame_timer_1/frame_tickcnt_reg_n_0_[13]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.880 r  frame_timer_1/frame_tickcnt[20]_i_8/O
                         net (fo=2, routed)           0.857     7.737    frame_timer_1/frame_tickcnt[20]_i_8_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.861 r  frame_timer_1/frame_tickcnt[20]_i_4/O
                         net (fo=21, routed)          0.626     8.487    frame_timer_1/frame_tickcnt[20]_i_4_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.611 r  frame_timer_1/frame_tickcnt[20]_i_2/O
                         net (fo=21, routed)          0.934     9.545    frame_timer_1/frame_tickcnt
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.599     5.249    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.522    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.120     1.784    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.045     1.829 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0_n_0
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_hr][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.766%)  route 0.125ns (40.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_hr][lsd][1]/Q
                         net (fo=8, routed)           0.125     1.786    frame_time_reg[ft_hr][lsd_n_0_][1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  frame_time[ft_hr][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.831    frame_time[ft_hr][lsd][3]_i_2_n_0
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.870     2.099    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            clks_rst_1/timer_reset_sync/srst_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.522    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 f  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.124     1.788    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.045     1.833 r  clks_rst_1/timer_reset_sync/srst_l_i_1/O
                         net (fo=1, routed)           0.000     1.833    clks_rst_1/timer_reset_sync/srst_l_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           0.172     1.833    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.869     2.098    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.086%)  route 0.183ns (49.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.844    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.043     1.887 r  frame_time[ft_min][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.887    frame_time[ft_min][lsd][3]_i_2_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.844    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.889 r  frame_time[ft_min][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    frame_time[ft_min][lsd][1]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.522    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.853    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.042     1.895 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.522    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.853    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.898 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_sec][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.184ns (42.854%)  route 0.245ns (57.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.491    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           0.245     1.878    frame_time_reg[ft_sec][lsd][1]
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.043     1.921 r  frame_time[ft_sec][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.921    frame_time[ft_sec][lsd][3]_i_2_n_0
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.840     2.069    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_sec][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.119%)  route 0.245ns (56.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.491    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           0.245     1.878    frame_time_reg[ft_sec][lsd][1]
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.923 r  frame_time[ft_sec][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.923    frame_time[ft_sec][lsd][1]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.840     2.069    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_50
  To Clock:  clk_out_37p5

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.058ns (20.670%)  route 4.061ns (79.330%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.307    10.351    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.326    10.677 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000    10.677    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596     5.246    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.652    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.652    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.058ns (20.783%)  route 4.033ns (79.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.279    10.323    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.326    10.649 r  frame_timer_1/frame_time[ft_min][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.649    frame_timer_1_n_7
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595     5.245    clktimer
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.828ns (16.876%)  route 4.078ns (83.124%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.483    10.463    frame_time[ft_hr][lsd]
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.823ns  (logic 0.828ns (17.168%)  route 3.995ns (82.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     8.221    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     9.164    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.288 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.967    10.255    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.379 r  frame_timer_1/frame_time[ft_hr][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.379    frame_timer_1_n_10
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.248    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.818ns  (logic 0.828ns (17.186%)  route 3.990ns (82.814%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     8.221    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     9.164    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.288 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.962    10.250    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.374    frame_timer_1_n_9
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.248    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.828ns (17.904%)  route 3.797ns (82.096%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.202    10.181    frame_time[ft_hr][lsd]
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 1.058ns (22.978%)  route 3.546ns (77.022%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           0.793     9.837    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.326    10.163 r  frame_timer_1/frame_time[ft_min][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.163    frame_timer_1_n_8
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595     5.245    clktimer
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/C

Slack:                    inf
  Source:                 frame_timer_1/frame_tickcnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 0.828ns (19.621%)  route 3.392ns (80.379%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.720     5.561    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     6.017 r  frame_timer_1/frame_tickcnt_reg[13]/Q
                         net (fo=3, routed)           0.975     6.992    frame_timer_1/frame_tickcnt_reg_n_0_[13]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     7.116 r  frame_timer_1/frame_tickcnt[20]_i_8/O
                         net (fo=2, routed)           0.857     7.973    frame_timer_1/frame_tickcnt[20]_i_8_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.097 r  frame_timer_1/frame_tickcnt[20]_i_4/O
                         net (fo=21, routed)          0.626     8.723    frame_timer_1/frame_tickcnt[20]_i_4_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.847 r  frame_timer_1/frame_tickcnt[20]_i_2/O
                         net (fo=21, routed)          0.934     9.781    frame_timer_1/frame_tickcnt
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.599     5.249    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.120     1.840    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.045     1.885 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0_n_0
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_hr][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.766%)  route 0.125ns (40.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_hr][lsd][1]/Q
                         net (fo=8, routed)           0.125     1.842    frame_time_reg[ft_hr][lsd_n_0_][1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.887 r  frame_time[ft_hr][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.887    frame_time[ft_hr][lsd][3]_i_2_n_0
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.870     2.099    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clks_rst_1/timer_reset_sync/srst_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 f  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.124     1.844    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.045     1.889 r  clks_rst_1/timer_reset_sync/srst_l_i_1/O
                         net (fo=1, routed)           0.000     1.889    clks_rst_1/timer_reset_sync/srst_l_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           0.172     1.889    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.934 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.869     2.098    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.086%)  route 0.183ns (49.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.900    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.043     1.943 r  frame_time[ft_min][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.943    frame_time[ft_min][lsd][3]_i_2_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_min][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.900    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.945 r  frame_time[ft_min][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.945    frame_time[ft_min][lsd][1]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.909    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.042     1.951 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1/O
                         net (fo=1, routed)           0.000     1.951    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.909    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.954 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1/O
                         net (fo=1, routed)           0.000     1.954    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.184ns (42.854%)  route 0.245ns (57.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.547    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.688 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           0.245     1.934    frame_time_reg[ft_sec][lsd][1]
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.043     1.977 r  frame_time[ft_sec][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.977    frame_time[ft_sec][lsd][3]_i_2_n_0
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.840     2.069    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.119%)  route 0.245ns (56.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.547    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.688 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           0.245     1.934    frame_time_reg[ft_sec][lsd][1]
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.979 r  frame_time[ft_sec][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.979    frame_time[ft_sec][lsd][1]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.840     2.069    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  clk_out_37p5

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[frame_cnt][lsd][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 0.850ns (20.261%)  route 3.345ns (79.739%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.697     8.571    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.146     8.717 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_1/O
                         net (fo=4, routed)           0.805     9.522    frame_time[frame_cnt][msd]
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.600     5.250    clktimer
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 0.856ns (20.579%)  route 3.304ns (79.421%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT4 (Prop_lut4_I2_O)        0.152     8.857 r  frame_timer_1/frame_time[ft_sec][msd][0]_i_1/O
                         net (fo=1, routed)           0.630     9.486    frame_timer_1_n_5
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596     5.246    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.829 r  frame_timer_1/frame_time[ft_sec][lsd][3]_i_1/O
                         net (fo=4, routed)           0.601     9.430    frame_time[frame_cnt][lsd]
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.518     5.168    clktimer
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.829 r  frame_timer_1/frame_time[ft_sec][lsd][3]_i_1/O
                         net (fo=4, routed)           0.601     9.430    frame_time[frame_cnt][lsd]
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.518     5.168    clktimer
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.181%)  route 3.275ns (79.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.829 r  frame_timer_1/frame_time[ft_sec][lsd][3]_i_1/O
                         net (fo=4, routed)           0.601     9.430    frame_time[frame_cnt][lsd]
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.517     5.167    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.181%)  route 3.275ns (79.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.829 r  frame_timer_1/frame_time[ft_sec][lsd][3]_i_1/O
                         net (fo=4, routed)           0.601     9.430    frame_time[frame_cnt][lsd]
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.517     5.167    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.033ns  (logic 0.828ns (20.528%)  route 3.205ns (79.472%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          1.362     9.236    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     9.360 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000     9.360    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596     5.246    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[frame_cnt][lsd][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.850ns (21.329%)  route 3.135ns (78.671%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.697     8.571    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.146     8.717 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_1/O
                         net (fo=4, routed)           0.595     9.312    frame_time[frame_cnt][msd]
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.248    clktimer
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[frame_cnt][lsd][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.850ns (21.329%)  route 3.135ns (78.671%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.697     8.571    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.146     8.717 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_1/O
                         net (fo=4, routed)           0.595     9.312    frame_time[frame_cnt][msd]
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.248    clktimer
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.100%)  route 3.096ns (78.900%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.580     8.454    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.578 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673     9.251    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.712%)  route 0.249ns (57.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.249     1.913    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.045     1.958 r  frame_timer_1/frame_tickcnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.958    frame_timer_1/frame_tickcnt[12]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    frame_timer_1/CLK
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[12]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.187ns (42.844%)  route 0.249ns (57.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.249     1.913    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.046     1.959 r  frame_timer_1/frame_tickcnt[16]_i_1/O
                         net (fo=1, routed)           0.000     1.959    frame_timer_1/frame_tickcnt[16]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    frame_timer_1/CLK
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[16]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.226ns (51.390%)  route 0.214ns (48.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  frame_time_reg[frame_cnt][lsd_rollover][2]/Q
                         net (fo=13, routed)          0.214     1.864    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[2]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.098     1.962 r  frame_timer_1/frame_tickcnt[17]_i_1/O
                         net (fo=1, routed)           0.000     1.962    frame_timer_1/frame_tickcnt[17]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    frame_timer_1/CLK
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[17]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.290%)  route 0.254ns (57.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.254     1.917    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.045     1.962 r  frame_timer_1/frame_tickcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.962    frame_timer_1/frame_tickcnt[4]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.873     2.102    frame_timer_1/CLK
    SLICE_X0Y89          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[4]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.187ns (42.421%)  route 0.254ns (57.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.254     1.917    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.046     1.963 r  frame_timer_1/frame_tickcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.963    frame_timer_1/frame_tickcnt[8]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.873     2.102    frame_timer_1/CLK
    SLICE_X0Y89          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[8]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.232ns (52.045%)  route 0.214ns (47.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  frame_time_reg[frame_cnt][lsd_rollover][2]/Q
                         net (fo=13, routed)          0.214     1.864    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[2]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.104     1.968 r  frame_timer_1/frame_tickcnt[18]_i_1/O
                         net (fo=1, routed)           0.000     1.968    frame_timer_1/frame_tickcnt[18]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    frame_timer_1/CLK
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[18]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.842%)  route 0.269ns (59.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.269     1.933    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.978 r  frame_timer_1/frame_tickcnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.978    frame_timer_1/frame_tickcnt[10]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    frame_timer_1/CLK
    SLICE_X0Y90          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[10]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.189ns (41.229%)  route 0.269ns (58.771%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.269     1.933    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.048     1.981 r  frame_timer_1/frame_tickcnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.981    frame_timer_1/frame_tickcnt[11]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    frame_timer_1/CLK
    SLICE_X0Y90          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[11]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.635%)  route 0.308ns (62.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.308     1.972    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 r  frame_timer_1/frame_tickcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.017    frame_timer_1/frame_tickcnt[2]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.873     2.102    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.635%)  route 0.308ns (62.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.308     1.972    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 r  frame_timer_1/frame_tickcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.017    frame_timer_1/frame_tickcnt[3]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.873     2.102    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_33
  To Clock:  clk_out_50

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.058ns (20.670%)  route 4.061ns (79.330%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.323    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.563    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.687 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.656    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     8.808 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.307    10.115    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.326    10.441 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000    10.441    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596     5.246    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.649    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.553    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.620    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.416    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.649    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.553    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.620    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.416    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.058ns (20.783%)  route 4.033ns (79.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.323    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.563    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.687 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.656    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     8.808 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.279    10.087    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.326    10.413 r  frame_timer_1/frame_time[ft_min][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.413    frame_timer_1_n_7
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595     5.245    clktimer
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.828ns (16.876%)  route 4.078ns (83.124%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.649    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.553    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.620    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.483    10.227    frame_time[ft_hr][lsd]
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.823ns  (logic 0.828ns (17.168%)  route 3.995ns (82.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     7.985    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.109 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     8.928    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.052 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.967    10.019    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.143 r  frame_timer_1/frame_time[ft_hr][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.143    frame_timer_1_n_10
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.248    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.818ns  (logic 0.828ns (17.186%)  route 3.990ns (82.814%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     7.985    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.109 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     8.928    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.052 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.962    10.014    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.138 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.138    frame_timer_1_n_9
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.248    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.828ns (17.904%)  route 3.797ns (82.096%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.649    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     7.773 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.553    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.620    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.202     9.945    frame_time[ft_hr][lsd]
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 1.058ns (22.978%)  route 3.546ns (77.022%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.323    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.563    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.687 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.656    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     8.808 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           0.793     9.601    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.326     9.927 r  frame_timer_1/frame_time[ft_min][msd][0]_i_1/O
                         net (fo=1, routed)           0.000     9.927    frame_timer_1_n_8
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595     5.245    clktimer
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/C

Slack:                    inf
  Source:                 frame_timer_1/frame_tickcnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 0.828ns (19.621%)  route 3.392ns (80.379%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.720     5.325    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  frame_timer_1/frame_tickcnt_reg[13]/Q
                         net (fo=3, routed)           0.975     6.756    frame_timer_1/frame_tickcnt_reg_n_0_[13]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.880 r  frame_timer_1/frame_tickcnt[20]_i_8/O
                         net (fo=2, routed)           0.857     7.737    frame_timer_1/frame_tickcnt[20]_i_8_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.861 r  frame_timer_1/frame_tickcnt[20]_i_4/O
                         net (fo=21, routed)          0.626     8.487    frame_timer_1/frame_tickcnt[20]_i_4_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.611 r  frame_timer_1/frame_tickcnt[20]_i_2/O
                         net (fo=21, routed)          0.934     9.545    frame_timer_1/frame_tickcnt
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.599     5.249    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.522    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.120     1.784    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.045     1.829 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0_n_0
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_hr][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.766%)  route 0.125ns (40.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_hr][lsd][1]/Q
                         net (fo=8, routed)           0.125     1.786    frame_time_reg[ft_hr][lsd_n_0_][1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  frame_time[ft_hr][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.831    frame_time[ft_hr][lsd][3]_i_2_n_0
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.870     2.099    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            clks_rst_1/timer_reset_sync/srst_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.522    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 f  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.124     1.788    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.045     1.833 r  clks_rst_1/timer_reset_sync/srst_l_i_1/O
                         net (fo=1, routed)           0.000     1.833    clks_rst_1/timer_reset_sync/srst_l_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           0.172     1.833    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.869     2.098    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.086%)  route 0.183ns (49.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.844    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.043     1.887 r  frame_time[ft_min][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.887    frame_time[ft_min][lsd][3]_i_2_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_min][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.844    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.889 r  frame_time[ft_min][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    frame_time[ft_min][lsd][1]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.522    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.853    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.042     1.895 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.522    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.853    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.898 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_sec][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.184ns (42.854%)  route 0.245ns (57.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.491    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           0.245     1.878    frame_time_reg[ft_sec][lsd][1]
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.043     1.921 r  frame_time[ft_sec][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.921    frame_time[ft_sec][lsd][3]_i_2_n_0
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.840     2.069    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_reg[ft_sec][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.119%)  route 0.245ns (56.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.491    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           0.245     1.878    frame_time_reg[ft_sec][lsd][1]
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.923 r  frame_time[ft_sec][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.923    frame_time[ft_sec][lsd][1]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.840     2.069    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_37p5
  To Clock:  clk_out_50

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.058ns (20.670%)  route 4.061ns (79.330%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.307    10.351    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.326    10.677 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000    10.677    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596     5.246    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.652    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.249%)  route 4.268ns (83.751%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673    10.652    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.058ns (20.783%)  route 4.033ns (79.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           1.279    10.323    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.326    10.649 r  frame_timer_1/frame_time[ft_min][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.649    frame_timer_1_n_7
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595     5.245    clktimer
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.828ns (16.876%)  route 4.078ns (83.124%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.483    10.463    frame_time[ft_hr][lsd]
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.823ns  (logic 0.828ns (17.168%)  route 3.995ns (82.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     8.221    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     9.164    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.288 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.967    10.255    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.379 r  frame_timer_1/frame_time[ft_hr][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.379    frame_timer_1_n_10
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.248    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.818ns  (logic 0.828ns (17.186%)  route 3.990ns (82.814%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           2.208     8.221    frame_timer_1/frame_time_reg[ft_sec][msd][0]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_5/O
                         net (fo=2, routed)           0.819     9.164    frame_timer_1/frame_time[ft_hr][lsd][3]_i_5_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     9.288 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_2/O
                         net (fo=2, routed)           0.962    10.250    frame_timer_1/frame_time[ft_hr][msd][1]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.124    10.374 r  frame_timer_1/frame_time[ft_hr][msd][1]_i_1/O
                         net (fo=1, routed)           0.000    10.374    frame_timer_1_n_9
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.248    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 0.828ns (17.904%)  route 3.797ns (82.096%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           1.872     7.885    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.009 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_6/O
                         net (fo=2, routed)           0.780     8.789    frame_timer_1/frame_time[ft_hr][lsd][3]_i_6_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_4/O
                         net (fo=1, routed)           0.943     9.856    frame_timer_1/frame_time[ft_hr][lsd][3]_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.980 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.202    10.181    frame_time[ft_hr][lsd]
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 1.058ns (22.978%)  route 3.546ns (77.022%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     6.015 f  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           1.784     7.799    frame_timer_1/frame_time_reg[ft_hr][lsd][0][1]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.923 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_3/O
                         net (fo=3, routed)           0.969     8.892    frame_timer_1/frame_time[ft_hr][lsd][3]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     9.044 r  frame_timer_1/frame_time[ft_min][msd][2]_i_2/O
                         net (fo=3, routed)           0.793     9.837    frame_timer_1/frame_time[ft_min][msd][2]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.326    10.163 r  frame_timer_1/frame_time[ft_min][msd][0]_i_1/O
                         net (fo=1, routed)           0.000    10.163    frame_timer_1_n_8
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.595     5.245    clktimer
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_min][msd][0]/C

Slack:                    inf
  Source:                 frame_timer_1/frame_tickcnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 0.828ns (19.621%)  route 3.392ns (80.379%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.720     5.561    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     6.017 r  frame_timer_1/frame_tickcnt_reg[13]/Q
                         net (fo=3, routed)           0.975     6.992    frame_timer_1/frame_tickcnt_reg_n_0_[13]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     7.116 r  frame_timer_1/frame_tickcnt[20]_i_8/O
                         net (fo=2, routed)           0.857     7.973    frame_timer_1/frame_tickcnt[20]_i_8_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.097 r  frame_timer_1/frame_tickcnt[20]_i_4/O
                         net (fo=21, routed)          0.626     8.723    frame_timer_1/frame_tickcnt[20]_i_4_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.847 r  frame_timer_1/frame_tickcnt[20]_i_2/O
                         net (fo=21, routed)          0.934     9.781    frame_timer_1/frame_tickcnt
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.599     5.249    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.120     1.840    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.045     1.885 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[3]_i_1__0_n_0
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_hr][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_hr][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.766%)  route 0.125ns (40.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X3Y85          FDRE                                         r  frame_time_reg[ft_hr][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_hr][lsd][1]/Q
                         net (fo=8, routed)           0.125     1.842    frame_time_reg[ft_hr][lsd_n_0_][1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.887 r  frame_time[ft_hr][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.887    frame_time[ft_hr][lsd][3]_i_2_n_0
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.870     2.099    clktimer
    SLICE_X1Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][3]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            clks_rst_1/timer_reset_sync/srst_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 f  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.124     1.844    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.045     1.889 r  clks_rst_1/timer_reset_sync/srst_l_i_1/O
                         net (fo=1, routed)           0.000     1.889    clks_rst_1/timer_reset_sync/srst_l_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X2Y91          FDCE                                         r  clks_rst_1/timer_reset_sync/srst_l_reg/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           0.172     1.889    frame_timer_1/frame_time_reg[ft_min][msd][2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.934 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.869     2.098    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.086%)  route 0.183ns (49.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.900    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.043     1.943 r  frame_time[ft_min][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.943    frame_time[ft_min][lsd][3]_i_2_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_min][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][0]/Q
                         net (fo=6, routed)           0.183     1.900    frame_time_reg[ft_min][lsd][0]
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.945 r  frame_time[ft_min][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.945    frame_time[ft_min][lsd][1]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.868     2.097    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.909    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.042     1.951 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1/O
                         net (fo=1, routed)           0.000     1.951    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[2]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/C

Slack:                    inf
  Source:                 clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.601     1.578    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.719 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/Q
                         net (fo=5, routed)           0.189     1.909    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.954 r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1/O
                         net (fo=1, routed)           0.000     1.954    clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold[1]_i_1_n_0
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    clks_rst_1/timer_reset_sync/CLK
    SLICE_X3Y91          FDPE                                         r  clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_sec][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.184ns (42.854%)  route 0.245ns (57.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.547    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.688 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           0.245     1.934    frame_time_reg[ft_sec][lsd][1]
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.043     1.977 r  frame_time[ft_sec][lsd][3]_i_2/O
                         net (fo=1, routed)           0.000     1.977    frame_time[ft_sec][lsd][3]_i_2_n_0
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.840     2.069    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_37p5  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            frame_time_reg[ft_sec][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.119%)  route 0.245ns (56.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_37p5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_37p5
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.547    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.688 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           0.245     1.934    frame_time_reg[ft_sec][lsd][1]
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.979 r  frame_time[ft_sec][lsd][1]_i_1/O
                         net (fo=1, routed)           0.000     1.979    frame_time[ft_sec][lsd][1]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.840     2.069    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  clk_out_50

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[frame_cnt][lsd][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 0.850ns (20.261%)  route 3.345ns (79.739%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.697     8.571    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.146     8.717 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_1/O
                         net (fo=4, routed)           0.805     9.522    frame_time[frame_cnt][msd]
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.600     5.250    clktimer
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 0.856ns (20.579%)  route 3.304ns (79.421%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT4 (Prop_lut4_I2_O)        0.152     8.857 r  frame_timer_1/frame_time[ft_sec][msd][0]_i_1/O
                         net (fo=1, routed)           0.630     9.486    frame_timer_1_n_5
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596     5.246    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.829 r  frame_timer_1/frame_time[ft_sec][lsd][3]_i_1/O
                         net (fo=4, routed)           0.601     9.430    frame_time[frame_cnt][lsd]
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.518     5.168    clktimer
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.829 r  frame_timer_1/frame_time[ft_sec][lsd][3]_i_1/O
                         net (fo=4, routed)           0.601     9.430    frame_time[frame_cnt][lsd]
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.518     5.168    clktimer
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.181%)  route 3.275ns (79.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.829 r  frame_timer_1/frame_time[ft_sec][lsd][3]_i_1/O
                         net (fo=4, routed)           0.601     9.430    frame_time[frame_cnt][lsd]
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.517     5.167    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_sec][lsd][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.181%)  route 3.275ns (79.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.831     8.705    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.829 r  frame_timer_1/frame_time[ft_sec][lsd][3]_i_1/O
                         net (fo=4, routed)           0.601     9.430    frame_time[frame_cnt][lsd]
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.517     5.167    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.033ns  (logic 0.828ns (20.528%)  route 3.205ns (79.472%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          1.362     9.236    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     9.360 r  frame_timer_1/frame_time[ft_min][msd][2]_i_1/O
                         net (fo=1, routed)           0.000     9.360    frame_timer_1_n_6
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.596     5.246    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[frame_cnt][lsd][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.850ns (21.329%)  route 3.135ns (78.671%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.697     8.571    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.146     8.717 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_1/O
                         net (fo=4, routed)           0.595     9.312    frame_time[frame_cnt][msd]
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.248    clktimer
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[frame_cnt][lsd][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.850ns (21.329%)  route 3.135ns (78.671%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.697     8.571    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.146     8.717 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_1/O
                         net (fo=4, routed)           0.595     9.312    frame_time[frame_cnt][msd]
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.598     5.248    clktimer
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_time_reg[ft_hr][lsd][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 0.828ns (21.100%)  route 3.096ns (78.900%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.724     5.327    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          1.129     6.912    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4/O
                         net (fo=1, routed)           0.714     7.750    frame_timer_1/frame_time[frame_cnt][lsd][3]_i_4_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  frame_timer_1/frame_time[frame_cnt][lsd][3]_i_3/O
                         net (fo=14, routed)          0.580     8.454    frame_timer_1/frame_time[frame_cnt][lsd]0
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.578 r  frame_timer_1/frame_time[ft_hr][lsd][3]_i_1/O
                         net (fo=4, routed)           0.673     9.251    frame_time[ft_hr][lsd]
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.516     4.939    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.704 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.334    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.425 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.133     3.558    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.649 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.597     5.247    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.712%)  route 0.249ns (57.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.249     1.913    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.045     1.958 r  frame_timer_1/frame_tickcnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.958    frame_timer_1/frame_tickcnt[12]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    frame_timer_1/CLK
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[12]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.187ns (42.844%)  route 0.249ns (57.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.249     1.913    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.046     1.959 r  frame_timer_1/frame_tickcnt[16]_i_1/O
                         net (fo=1, routed)           0.000     1.959    frame_timer_1/frame_tickcnt[16]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    frame_timer_1/CLK
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[16]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.226ns (51.390%)  route 0.214ns (48.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  frame_time_reg[frame_cnt][lsd_rollover][2]/Q
                         net (fo=13, routed)          0.214     1.864    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[2]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.098     1.962 r  frame_timer_1/frame_tickcnt[17]_i_1/O
                         net (fo=1, routed)           0.000     1.962    frame_timer_1/frame_tickcnt[17]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    frame_timer_1/CLK
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[17]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.290%)  route 0.254ns (57.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.254     1.917    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.045     1.962 r  frame_timer_1/frame_tickcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.962    frame_timer_1/frame_tickcnt[4]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.873     2.102    frame_timer_1/CLK
    SLICE_X0Y89          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[4]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.187ns (42.421%)  route 0.254ns (57.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.254     1.917    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.046     1.963 r  frame_timer_1/frame_tickcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.963    frame_timer_1/frame_tickcnt[8]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.873     2.102    frame_timer_1/CLK
    SLICE_X0Y89          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[8]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.232ns (52.045%)  route 0.214ns (47.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  frame_time_reg[frame_cnt][lsd_rollover][2]/Q
                         net (fo=13, routed)          0.214     1.864    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[2]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.104     1.968 r  frame_timer_1/frame_tickcnt[18]_i_1/O
                         net (fo=1, routed)           0.000     1.968    frame_timer_1/frame_tickcnt[18]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    frame_timer_1/CLK
    SLICE_X0Y92          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[18]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.842%)  route 0.269ns (59.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.269     1.933    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.978 r  frame_timer_1/frame_tickcnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.978    frame_timer_1/frame_tickcnt[10]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    frame_timer_1/CLK
    SLICE_X0Y90          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[10]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.189ns (41.229%)  route 0.269ns (58.771%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.269     1.933    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.048     1.981 r  frame_timer_1/frame_tickcnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.981    frame_timer_1/frame_tickcnt[11]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.874     2.103    frame_timer_1/CLK
    SLICE_X0Y90          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[11]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.635%)  route 0.308ns (62.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.308     1.972    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 r  frame_timer_1/frame_tickcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.017    frame_timer_1/frame_tickcnt[2]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.873     2.102    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd_rollover][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_timer_1/frame_tickcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.635%)  route 0.308ns (62.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X0Y91          FDRE                                         r  frame_time_reg[frame_cnt][lsd_rollover][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  frame_time_reg[frame_cnt][lsd_rollover][1]/Q
                         net (fo=17, routed)          0.308     1.972    frame_timer_1/frame_time_reg[ft_min][msd][0]_0[1]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 r  frame_timer_1/frame_tickcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.017    frame_timer_1/frame_tickcnt[3]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.828     1.993    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.138    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.033     1.200    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.229 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.873     2.102    frame_timer_1/CLK
    SLICE_X0Y88          FDRE                                         r  frame_timer_1/frame_tickcnt_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_33
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.204ns  (logic 0.456ns (20.691%)  route 1.748ns (79.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.640     5.245    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456     5.701 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           1.748     7.449    frame_time_sync/d_s_reg[ft_sec][lsd][3]_0[1]
    SLICE_X11Y87         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.523     4.946    frame_time_sync/CLK
    SLICE_X11Y87         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.177%)  route 1.511ns (76.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.321    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           1.511     7.288    frame_time_sync/frame_time_reg[ft_sec][msd][0]
    SLICE_X1Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.600     5.023    frame_time_sync/CLK
    SLICE_X1Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][msd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_hr][msd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_hr][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.952ns  (logic 0.456ns (23.361%)  route 1.496ns (76.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.719     5.324    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  frame_time_reg[ft_hr][msd][1]/Q
                         net (fo=10, routed)          1.496     7.276    frame_time_sync/frame_time_reg[ft_hr][msd][1]
    SLICE_X0Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.601     5.024    frame_time_sync/CLK
    SLICE_X0Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.839ns  (logic 0.419ns (22.785%)  route 1.420ns (77.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.640     5.245    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419     5.664 r  frame_time_reg[ft_sec][lsd][3]/Q
                         net (fo=4, routed)           1.420     7.084    frame_time_sync/d_s_reg[ft_sec][lsd][3]_0[3]
    SLICE_X8Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.520     4.943    frame_time_sync/CLK
    SLICE_X8Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_hr][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_hr][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.756ns  (logic 0.456ns (25.962%)  route 1.300ns (74.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.719     5.324    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  frame_time_reg[ft_hr][msd][0]/Q
                         net (fo=10, routed)          1.300     7.080    frame_time_sync/frame_time_reg[ft_hr][msd][0]
    SLICE_X3Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.602     5.025    frame_time_sync/CLK
    SLICE_X3Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][msd][0]/C

Slack:                    inf
  Source:                 frame_timer_1/frame_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            tick_sync/d_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.749ns  (logic 0.518ns (29.612%)  route 1.231ns (70.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.720     5.325    frame_timer_1/CLK
    SLICE_X2Y88          FDRE                                         r  frame_timer_1/frame_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  frame_timer_1/frame_tick_reg/Q
                         net (fo=20, routed)          1.231     7.074    tick_sync/E[0]
    SLICE_X3Y88          FDRE                                         r  tick_sync/d_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.602     5.025    tick_sync/CLK
    SLICE_X3Y88          FDRE                                         r  tick_sync/d_s_reg/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.751ns  (logic 0.419ns (23.931%)  route 1.332ns (76.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.323    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  frame_time_reg[ft_min][lsd][3]/Q
                         net (fo=4, routed)           1.332     7.074    frame_time_sync/d_s_reg[ft_min][lsd][3]_0[3]
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.599     5.022    frame_time_sync/CLK
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.826ns  (logic 0.419ns (22.950%)  route 1.407ns (77.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.641     5.246    clktimer
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.419     5.665 r  frame_time_reg[ft_sec][lsd][2]/Q
                         net (fo=5, routed)           1.407     7.071    frame_time_sync/d_s_reg[ft_sec][lsd][3]_0[2]
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.524     4.947    frame_time_sync/CLK
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[frame_cnt][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.745ns  (logic 0.419ns (24.015%)  route 1.326ns (75.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.719     5.324    clktimer
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  frame_time_reg[frame_cnt][lsd][3]/Q
                         net (fo=5, routed)           1.326     7.068    frame_time_sync/Q[3]
    SLICE_X2Y87          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.601     5.024    frame_time_sync/CLK
    SLICE_X2Y87          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.737ns  (logic 0.456ns (26.254%)  route 1.281ns (73.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.717     5.322    clktimer
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_sec][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  frame_time_reg[ft_sec][msd][2]/Q
                         net (fo=6, routed)           1.281     7.059    frame_time_sync/frame_time_reg[ft_sec][msd][2]
    SLICE_X5Y86          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.598     5.021    frame_time_sync/CLK
    SLICE_X5Y86          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][msd][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[ft_hr][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_hr][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.128ns (20.113%)  route 0.508ns (79.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  frame_time_reg[ft_hr][lsd][2]/Q
                         net (fo=8, routed)           0.508     2.156    frame_time_sync/d_s_reg[ft_hr][lsd][3]_0[2]
    SLICE_X3Y86          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.872     2.037    frame_time_sync/CLK
    SLICE_X3Y86          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.128ns (20.087%)  route 0.509ns (79.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  frame_time_reg[ft_min][lsd][2]/Q
                         net (fo=5, routed)           0.509     2.157    frame_time_sync/d_s_reg[ft_min][lsd][3]_0[2]
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.870     2.035    frame_time_sync/CLK
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.128ns (19.107%)  route 0.542ns (80.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.491    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.128     1.619 r  frame_time_reg[ft_sec][lsd][3]/Q
                         net (fo=4, routed)           0.542     2.161    frame_time_sync/d_s_reg[ft_sec][lsd][3]_0[3]
    SLICE_X8Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.842     2.007    frame_time_sync/CLK
    SLICE_X8Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[frame_cnt][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.096%)  route 0.527ns (78.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.600     1.521    clktimer
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  frame_time_reg[frame_cnt][lsd][2]/Q
                         net (fo=6, routed)           0.527     2.190    frame_time_sync/Q[2]
    SLICE_X2Y90          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.876     2.041    frame_time_sync/CLK
    SLICE_X2Y90          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.854%)  route 0.535ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           0.535     2.195    frame_time_sync/frame_time_reg[ft_min][msd][2]
    SLICE_X3Y84          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.871     2.036    frame_time_sync/CLK
    SLICE_X3Y84          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.141ns (20.033%)  route 0.563ns (79.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.571     1.492    clktimer
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  frame_time_reg[ft_sec][lsd][0]/Q
                         net (fo=6, routed)           0.563     2.196    frame_time_sync/d_s_reg[ft_sec][lsd][3]_0[0]
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.844     2.009    frame_time_sync/CLK
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.654%)  route 0.542ns (79.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.597     1.518    clktimer
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  frame_time_reg[ft_min][msd][1]/Q
                         net (fo=4, routed)           0.542     2.201    frame_time_sync/frame_time_reg[ft_min][msd][1]
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.869     2.034    frame_time_sync/CLK
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][msd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[frame_cnt][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.603%)  route 0.543ns (79.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.599     1.520    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[frame_cnt][msd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  frame_time_reg[frame_cnt][msd][1]/Q
                         net (fo=3, routed)           0.543     2.205    frame_time_sync/d_s_reg[frame_cnt][msd][1]_0[1]
    SLICE_X3Y86          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.872     2.037    frame_time_sync/CLK
    SLICE_X3Y86          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[frame_cnt][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.422%)  route 0.549ns (79.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.597     1.518    clktimer
    SLICE_X4Y85          FDRE                                         r  frame_time_reg[frame_cnt][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  frame_time_reg[frame_cnt][msd][0]/Q
                         net (fo=4, routed)           0.549     2.209    frame_time_sync/d_s_reg[frame_cnt][msd][1]_0[0]
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.869     2.034    frame_time_sync/CLK
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][msd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.309%)  route 0.553ns (79.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_33 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_33
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.519    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           0.553     2.214    frame_time_sync/d_s_reg[ft_min][lsd][3]_0[1]
    SLICE_X7Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.872     2.037    frame_time_sync/CLK
    SLICE_X7Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_50
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.204ns  (logic 0.456ns (20.691%)  route 1.748ns (79.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.640     5.481    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456     5.937 r  frame_time_reg[ft_sec][lsd][1]/Q
                         net (fo=5, routed)           1.748     7.685    frame_time_sync/d_s_reg[ft_sec][lsd][3]_0[1]
    SLICE_X11Y87         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.523     4.946    frame_time_sync/CLK
    SLICE_X11Y87         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.177%)  route 1.511ns (76.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    5.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.716     5.557    clktimer
    SLICE_X0Y84          FDRE                                         r  frame_time_reg[ft_sec][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     6.013 r  frame_time_reg[ft_sec][msd][0]/Q
                         net (fo=7, routed)           1.511     7.524    frame_time_sync/frame_time_reg[ft_sec][msd][0]
    SLICE_X1Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.600     5.023    frame_time_sync/CLK
    SLICE_X1Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][msd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_hr][msd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_hr][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.952ns  (logic 0.456ns (23.361%)  route 1.496ns (76.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    5.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.719     5.560    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     6.016 r  frame_time_reg[ft_hr][msd][1]/Q
                         net (fo=10, routed)          1.496     7.512    frame_time_sync/frame_time_reg[ft_hr][msd][1]
    SLICE_X0Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.601     5.024    frame_time_sync/CLK
    SLICE_X0Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.839ns  (logic 0.419ns (22.785%)  route 1.420ns (77.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.640     5.481    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419     5.900 r  frame_time_reg[ft_sec][lsd][3]/Q
                         net (fo=4, routed)           1.420     7.320    frame_time_sync/d_s_reg[ft_sec][lsd][3]_0[3]
    SLICE_X8Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.520     4.943    frame_time_sync/CLK
    SLICE_X8Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_hr][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_hr][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.756ns  (logic 0.456ns (25.962%)  route 1.300ns (74.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    5.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.719     5.560    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[ft_hr][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     6.016 r  frame_time_reg[ft_hr][msd][0]/Q
                         net (fo=10, routed)          1.300     7.316    frame_time_sync/frame_time_reg[ft_hr][msd][0]
    SLICE_X3Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.602     5.025    frame_time_sync/CLK
    SLICE_X3Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][msd][0]/C

Slack:                    inf
  Source:                 frame_timer_1/frame_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tick_sync/d_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.749ns  (logic 0.518ns (29.612%)  route 1.231ns (70.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.720     5.561    frame_timer_1/CLK
    SLICE_X2Y88          FDRE                                         r  frame_timer_1/frame_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     6.079 r  frame_timer_1/frame_tick_reg/Q
                         net (fo=20, routed)          1.231     7.310    tick_sync/E[0]
    SLICE_X3Y88          FDRE                                         r  tick_sync/d_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.602     5.025    tick_sync/CLK
    SLICE_X3Y88          FDRE                                         r  tick_sync/d_s_reg/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.751ns  (logic 0.419ns (23.931%)  route 1.332ns (76.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.718     5.559    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.419     5.978 r  frame_time_reg[ft_min][lsd][3]/Q
                         net (fo=4, routed)           1.332     7.310    frame_time_sync/d_s_reg[ft_min][lsd][3]_0[3]
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.599     5.022    frame_time_sync/CLK
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.826ns  (logic 0.419ns (22.950%)  route 1.407ns (77.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.641     5.482    clktimer
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.419     5.901 r  frame_time_reg[ft_sec][lsd][2]/Q
                         net (fo=5, routed)           1.407     7.307    frame_time_sync/d_s_reg[ft_sec][lsd][3]_0[2]
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.524     4.947    frame_time_sync/CLK
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[frame_cnt][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.745ns  (logic 0.419ns (24.015%)  route 1.326ns (75.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    5.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.719     5.560    clktimer
    SLICE_X3Y87          FDRE                                         r  frame_time_reg[frame_cnt][lsd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.979 r  frame_time_reg[frame_cnt][lsd][3]/Q
                         net (fo=5, routed)           1.326     7.304    frame_time_sync/Q[3]
    SLICE_X2Y87          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.601     5.024    frame_time_sync/CLK
    SLICE_X2Y87          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.737ns  (logic 0.456ns (26.254%)  route 1.281ns (73.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    5.558ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636     5.239    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.508    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.140     3.744    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.840 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          1.717     5.558    clktimer
    SLICE_X4Y86          FDRE                                         r  frame_time_reg[ft_sec][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     6.014 r  frame_time_reg[ft_sec][msd][2]/Q
                         net (fo=6, routed)           1.281     7.295    frame_time_sync/frame_time_reg[ft_sec][msd][2]
    SLICE_X5Y86          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.598     5.021    frame_time_sync/CLK
    SLICE_X5Y86          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][msd][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_time_reg[ft_hr][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_hr][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.128ns (20.113%)  route 0.508ns (79.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X0Y86          FDRE                                         r  frame_time_reg[ft_hr][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.128     1.703 r  frame_time_reg[ft_hr][lsd][2]/Q
                         net (fo=8, routed)           0.508     2.212    frame_time_sync/d_s_reg[ft_hr][lsd][3]_0[2]
    SLICE_X3Y86          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.872     2.037    frame_time_sync/CLK
    SLICE_X3Y86          FDRE                                         r  frame_time_sync/d_s_reg[ft_hr][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.128ns (20.087%)  route 0.509ns (79.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.128     1.703 r  frame_time_reg[ft_min][lsd][2]/Q
                         net (fo=5, routed)           0.509     2.213    frame_time_sync/d_s_reg[ft_min][lsd][3]_0[2]
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.870     2.035    frame_time_sync/CLK
    SLICE_X6Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.128ns (19.107%)  route 0.542ns (80.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.570     1.547    clktimer
    SLICE_X9Y87          FDRE                                         r  frame_time_reg[ft_sec][lsd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.128     1.675 r  frame_time_reg[ft_sec][lsd][3]/Q
                         net (fo=4, routed)           0.542     2.217    frame_time_sync/d_s_reg[ft_sec][lsd][3]_0[3]
    SLICE_X8Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.842     2.007    frame_time_sync/CLK
    SLICE_X8Y87          FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][3]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][lsd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[frame_cnt][lsd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.096%)  route 0.527ns (78.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.600     1.577    clktimer
    SLICE_X1Y89          FDRE                                         r  frame_time_reg[frame_cnt][lsd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.718 r  frame_time_reg[frame_cnt][lsd][2]/Q
                         net (fo=6, routed)           0.527     2.246    frame_time_sync/Q[2]
    SLICE_X2Y90          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.876     2.041    frame_time_sync/CLK
    SLICE_X2Y90          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][lsd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][msd][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.854%)  route 0.535ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X1Y84          FDRE                                         r  frame_time_reg[ft_min][msd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][msd][2]/Q
                         net (fo=4, routed)           0.535     2.251    frame_time_sync/frame_time_reg[ft_min][msd][2]
    SLICE_X3Y84          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][msd][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.871     2.036    frame_time_sync/CLK
    SLICE_X3Y84          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][msd][2]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_sec][lsd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_sec][lsd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.141ns (20.033%)  route 0.563ns (79.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.571     1.548    clktimer
    SLICE_X9Y88          FDRE                                         r  frame_time_reg[ft_sec][lsd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     1.689 r  frame_time_reg[ft_sec][lsd][0]/Q
                         net (fo=6, routed)           0.563     2.252    frame_time_sync/d_s_reg[ft_sec][lsd][3]_0[0]
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.844     2.009    frame_time_sync/CLK
    SLICE_X11Y88         FDRE                                         r  frame_time_sync/d_s_reg[ft_sec][lsd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][msd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.654%)  route 0.542ns (79.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.597     1.574    clktimer
    SLICE_X5Y85          FDRE                                         r  frame_time_reg[ft_min][msd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.715 r  frame_time_reg[ft_min][msd][1]/Q
                         net (fo=4, routed)           0.542     2.257    frame_time_sync/frame_time_reg[ft_min][msd][1]
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.869     2.034    frame_time_sync/CLK
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][msd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[frame_cnt][msd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.603%)  route 0.543ns (79.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.599     1.576    clktimer
    SLICE_X1Y87          FDRE                                         r  frame_time_reg[frame_cnt][msd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.717 r  frame_time_reg[frame_cnt][msd][1]/Q
                         net (fo=3, routed)           0.543     2.261    frame_time_sync/d_s_reg[frame_cnt][msd][1]_0[1]
    SLICE_X3Y86          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][msd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.872     2.037    frame_time_sync/CLK
    SLICE_X3Y86          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][msd][1]/C

Slack:                    inf
  Source:                 frame_time_reg[frame_cnt][msd][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[frame_cnt][msd][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.422%)  route 0.549ns (79.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.597     1.574    clktimer
    SLICE_X4Y85          FDRE                                         r  frame_time_reg[frame_cnt][msd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.715 r  frame_time_reg[frame_cnt][msd][0]/Q
                         net (fo=4, routed)           0.549     2.265    frame_time_sync/d_s_reg[frame_cnt][msd][1]_0[0]
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][msd][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.869     2.034    frame_time_sync/CLK
    SLICE_X7Y85          FDRE                                         r  frame_time_sync/d_s_reg[frame_cnt][msd][0]/C

Slack:                    inf
  Source:                 frame_time_reg[ft_min][lsd][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_time_sync/d_s_reg[ft_min][lsd][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.309%)  route 0.553ns (79.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/clk_out_50
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clks_rst_1/clksel_1_2_bufgmux/O
                         net (fo=1, routed)           0.030     0.952    clks_rst_1/clk_mux_37_or_50
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.978 r  clks_rst_1/clksel_12_3_bufgctrl/O
                         net (fo=53, routed)          0.598     1.575    clktimer
    SLICE_X7Y87          FDRE                                         r  frame_time_reg[ft_min][lsd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  frame_time_reg[ft_min][lsd][1]/Q
                         net (fo=5, routed)           0.553     2.270    frame_time_sync/d_s_reg[ft_min][lsd][3]_0[1]
    SLICE_X7Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.872     2.037    frame_time_sync/CLK
    SLICE_X7Y88          FDRE                                         r  frame_time_sync/d_s_reg[ft_min][lsd][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AN_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 4.112ns (47.119%)  route 4.614ns (52.881%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.100ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.723     5.326    clkmain
    SLICE_X3Y89          FDSE                                         r  AN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDSE (Prop_fdse_C_Q)         0.419     5.745 r  AN_reg[6]/Q
                         net (fo=1, routed)           4.614    10.359    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.693    14.052 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.052    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 4.144ns (57.495%)  route 3.064ns (42.505%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.100ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.723     5.326    clkmain
    SLICE_X3Y89          FDSE                                         r  AN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDSE (Prop_fdse_C_Q)         0.419     5.745 r  AN_reg[7]/Q
                         net (fo=1, routed)           3.064     8.809    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.725    12.534 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.534    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.176ns  (logic 4.095ns (57.065%)  route 3.081ns (42.935%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.100ns
  Clock Path Skew:        -5.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.721     5.324    clkmain
    SLICE_X6Y88          FDRE                                         r  CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  CA_reg/Q
                         net (fo=1, routed)           3.081     8.923    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.500 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.500    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 4.030ns (57.869%)  route 2.934ns (42.131%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.100ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.723     5.326    clkmain
    SLICE_X3Y89          FDSE                                         r  AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  AN_reg[2]/Q
                         net (fo=1, routed)           2.934     8.716    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.290 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.290    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 4.011ns (58.533%)  route 2.842ns (41.467%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.100ns
  Clock Path Skew:        -5.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.721     5.324    clkmain
    SLICE_X5Y88          FDRE                                         r  CB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  CB_reg/Q
                         net (fo=1, routed)           2.842     8.622    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.177 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.177    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.726ns  (logic 4.068ns (60.485%)  route 2.658ns (39.515%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.100ns
  Clock Path Skew:        -5.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.722     5.325    clkmain
    SLICE_X6Y89          FDRE                                         r  CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  CD_reg/Q
                         net (fo=1, routed)           2.658     8.500    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.051 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.051    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.627ns  (logic 4.079ns (61.548%)  route 2.548ns (38.452%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.100ns
  Clock Path Skew:        -5.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.721     5.324    clkmain
    SLICE_X6Y88          FDRE                                         r  CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  CF_reg/Q
                         net (fo=1, routed)           2.548     8.390    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.951 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    11.951    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.457ns  (logic 3.995ns (61.872%)  route 2.462ns (38.128%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.100ns
  Clock Path Skew:        -5.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.722     5.325    clkmain
    SLICE_X4Y89          FDRE                                         r  DP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  DP_reg/Q
                         net (fo=1, routed)           2.462     8.242    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539    11.781 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    11.781    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 4.144ns (64.389%)  route 2.292ns (35.611%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.100ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.723     5.326    clkmain
    SLICE_X3Y89          FDSE                                         r  AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDSE (Prop_fdse_C_Q)         0.419     5.745 r  AN_reg[5]/Q
                         net (fo=1, routed)           2.292     8.036    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.725    11.761 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.761    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.316ns  (logic 4.008ns (63.458%)  route 2.308ns (36.542%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.100ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.723     5.326    clkmain
    SLICE_X3Y89          FDSE                                         r  AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  AN_reg[3]/Q
                         net (fo=1, routed)           2.308     8.090    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    11.642 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.642    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.379ns (76.654%)  route 0.420ns (23.346%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.900ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.601     1.520    clkmain
    SLICE_X4Y89          FDRE                                         r  CG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CG_reg/Q
                         net (fo=1, routed)           0.420     2.081    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.320 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.320    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.392ns (77.095%)  route 0.413ns (22.905%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.900ns
  Clock Path Skew:        -1.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.602     1.521    clkmain
    SLICE_X3Y89          FDSE                                         r  AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  AN_reg[4]/Q
                         net (fo=1, routed)           0.413     2.076    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.326 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.326    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.358ns (73.430%)  route 0.491ns (26.570%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.900ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.601     1.520    clkmain
    SLICE_X6Y89          FDRE                                         r  CC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  CC_reg/Q
                         net (fo=1, routed)           0.491     2.176    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.370 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.370    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.377ns (73.629%)  route 0.493ns (26.371%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.900ns
  Clock Path Skew:        -1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X3Y90          FDSE                                         r  AN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  AN_reg[1]/Q
                         net (fo=1, routed)           0.493     2.157    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.393 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.393    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.377ns (72.427%)  route 0.524ns (27.573%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.900ns
  Clock Path Skew:        -1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.603     1.522    clkmain
    SLICE_X3Y90          FDRE                                         r  AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  AN_reg[0]/Q
                         net (fo=1, routed)           0.524     2.188    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.424 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.424    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.375ns (71.109%)  route 0.559ns (28.891%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.900ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.601     1.520    clkmain
    SLICE_X5Y88          FDRE                                         r  CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CE_reg/Q
                         net (fo=1, routed)           0.559     2.220    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.455 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.455    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.394ns (70.045%)  route 0.596ns (29.955%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.900ns
  Clock Path Skew:        -1.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.602     1.521    clkmain
    SLICE_X3Y89          FDSE                                         r  AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  AN_reg[3]/Q
                         net (fo=1, routed)           0.596     2.258    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.511 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.511    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.433ns (70.191%)  route 0.609ns (29.809%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.900ns
  Clock Path Skew:        -1.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.602     1.521    clkmain
    SLICE_X3Y89          FDSE                                         r  AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDSE (Prop_fdse_C_Q)         0.128     1.649 r  AN_reg[5]/Q
                         net (fo=1, routed)           0.609     2.258    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.305     3.563 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.563    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.381ns (67.433%)  route 0.667ns (32.567%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.900ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.601     1.520    clkmain
    SLICE_X4Y89          FDRE                                         r  DP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DP_reg/Q
                         net (fo=1, routed)           0.667     2.328    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.568 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.568    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.425ns (66.464%)  route 0.719ns (33.536%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.900ns
  Clock Path Skew:        -1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.601     1.520    clkmain
    SLICE_X6Y88          FDRE                                         r  CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  CF_reg/Q
                         net (fo=1, routed)           0.719     2.403    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.665 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.665    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  I
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clks_rst_1/mmcm_adv_inst/CLKFBOUT
                            (clock source 'I'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clks_rst_1/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.441ns  (logic 0.096ns (2.790%)  route 3.345ns (97.210%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I fall edge)          5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         1.636    10.239    clks_rst_1/clkmain
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.441     6.798 f  clks_rst_1/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.710     8.508    clks_rst_1/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.604 f  clks_rst_1/feedback_bufg/O
                         net (fo=1, routed)           1.634    10.239    clks_rst_1/clkfb_in
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clks_rst_1/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clks_rst_1/mmcm_adv_inst/CLKFBOUT
                            (clock source 'I'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clks_rst_1/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.076ns  (logic 0.026ns (2.415%)  route 1.050ns (97.585%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clks_rst_1/CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clks_rst_1/refclk_bufg/O
                         net (fo=222, routed)         0.558     1.477    clks_rst_1/clkmain
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.077     0.401 r  clks_rst_1/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.495     0.896    clks_rst_1/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clks_rst_1/feedback_bufg/O
                         net (fo=1, routed)           0.556     1.477    clks_rst_1/clkfb_in
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clks_rst_1/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





