// Seed: 534916739
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4 = $clog2(80);
  ;
endmodule
module module_1 #(
    parameter id_26 = 32'd29
) (
    input wor id_0,
    output wor id_1,
    output tri1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input wor id_5,
    input wor id_6,
    input supply0 id_7,
    input tri id_8,
    output tri0 id_9,
    input tri0 id_10,
    output tri0 id_11,
    input wire id_12,
    input supply1 id_13,
    output supply1 id_14
    , id_33,
    input supply0 id_15,
    input supply0 id_16,
    output tri1 id_17,
    output tri1 id_18,
    input supply1 id_19,
    input wire id_20,
    input wire id_21,
    output tri1 id_22,
    output wire id_23,
    input uwire id_24,
    output tri0 id_25,
    input supply1 _id_26,
    input wor id_27,
    input wor id_28,
    output tri0 id_29,
    output tri1 id_30,
    input tri id_31
);
  wire ["" : id_26] id_34;
  module_0 modCall_1 (
      id_33,
      id_33,
      id_33
  );
endmodule
