// Seed: 50181899
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input uwire id_5
);
  wire [1 : -1 'h0] id_7;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1,
    input  wand id_2
);
  assign id_0 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
endmodule
