/*  ************    LibreSilicon's StdCellLibrary   *******************
 *
 *  Organisation:   Chipforge
 *                  Germany / European Union
 *
 *  Profile:        Chipforge focus on fine System-on-Chip Cores in
 *                  Verilog HDL Code which are easy understandable and
 *                  adjustable. For further information see
 *                          www.chipforge.org
 *                  there are projects from small cores up to PCBs, too.
 *
 *  File:           StdCellLib/Synthesis/liberty/ls1u.lib
 *
 *  Purpose:        Legacy "Liberty" library file
 *
 *  ************    IEEE ????   ***************************************
 *
 *  ///////////////////////////////////////////////////////////////////
 *
 *  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
 *  All rights reserved.
 *
 *      This Standard Cell Library is licensed under the Libre Silicon
 *      public license; you can redistribute it and/or modify it under
 *      the terms of the Libre Silicon public license as published by
 *      the Libre Silicon alliance, either version 1 of the License, or
 *      (at your option) any later version.
 *
 *      This design is distributed in the hope that it will be useful,
 *      but WITHOUT ANY WARRANTY; without even the implied warranty of
 *      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 *      See the Libre Silicon Public License for more details.
 *
 *  ///////////////////////////////////////////////////////////////////
*/

/*  -------------------------------------------------------------------
 *                  DESCRIPTION
 *  ---------------------------------------------------------------- */

/*
 delay model :       typ
 check model :       typ
 power model :       typ
 capacitance model : typ
 other model :       typ
*/

/*  -------------------------------------------------------------------
 *                  LIBRARY
 *  ---------------------------------------------------------------- */

library(stdcelllib) {
    technology (ls1u);
    delay_model : table_lookup;
    date : "April 12, 2019";
    comment : "Copyright (c) 2019 by chipforge <hsank@nospam.chipforge.org>";
    revision : 2019.04 ;

    /* unit attributes */
    time_unit : "1ns";
    voltage_unit : "1V";
    current_unit : "1uA";
    pulling_resistance_unit : "1kohm";
    leakage_power_unit : "1nW";
    capacitive_load_unit (1.0,pf);

    slew_upper_threshold_pct_rise : 80;
    slew_lower_threshold_pct_rise : 20;
    slew_upper_threshold_pct_fall : 80;
    slew_lower_threshold_pct_fall : 20;
    input_threshold_pct_rise : 50;
    input_threshold_pct_fall : 50;
    output_threshold_pct_rise : 50;
    output_threshold_pct_fall : 50;
    nom_process : 1;
    nom_voltage : 1.8;
    nom_temperature : 25;
    operating_conditions ( typical ) {
        process : 1;
        voltage : 1.8;
        temperature : 25;
    }
    default_operating_conditions : typical;

/*  --------    AND4    -------------------------------------------- */

cell (AND4) {
    area : 32;
    cell_leakage_power : 0.0746794;
    pin(A) {
        direction : input;
    }
    pin(B) {
        direction : input;
    }
    pin(C) {
        direction : input;
    }
    pin(D) {
        direction : input;
    }
    pin(Z) {
        direction : output;
        capacitance : 0;
        rise_capacitance : 0;
        fall_capacitance : 0;
        function : "(A B C D)";
    }
}

/*  --------    AOI21   -------------------------------------------- */

cell (AOI21) {
    area : 32;
    cell_leakage_power : 0.0515209;
    pin(A) {
        direction : input;
    }
    pin(B0) {
        direction : input;
    }
    pin(B1) {
        direction : input;
    }
    pin(Z) {
        direction : output;
        capacitance : 0;
        rise_capacitance : 0;
        fall_capacitance : 0;
        function : "(!((B0 B1)+A))";
    }
}
}
