
---------- Begin Simulation Statistics ----------
simSeconds                                   0.023000                       # Number of seconds simulated (Second)
simTicks                                  23000457501                       # Number of ticks simulated (Tick)
finalTick                                19795812924501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2371.92                       # Real time elapsed on the host (Second)
hostTickRate                                  9696997                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   11906312                       # Number of bytes of host memory used (Byte)
simInsts                                  10191687719                       # Number of instructions simulated (Count)
simOps                                    10312250685                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4296817                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4347646                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu0.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu0.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu0.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu0.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu1.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu1.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu1.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu10.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu10.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu10.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu10.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu10.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu10.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu10.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu10.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu10.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu11.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu11.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu11.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu11.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu11.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu11.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu11.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu11.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu11.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu12.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu12.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu12.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu12.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu12.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu12.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu12.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu12.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu12.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu13.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu13.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu13.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu13.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu13.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu13.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu13.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu13.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu13.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu14.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu14.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu14.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu14.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu14.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu14.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu14.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu14.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu14.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu15.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu15.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu15.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu15.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu15.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu15.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu15.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu15.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu15.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu16.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu16.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu16.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu16.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu16.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu16.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu16.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu16.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu16.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu16.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu16.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu16.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu16.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu16.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu16.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu16.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu16.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu16.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu16.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu16.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu16.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu16.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu16.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu16.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu16.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu16.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu16.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu16.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu16.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu16.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu16.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu16.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu16.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu16.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu16.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu16.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu16.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu16.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu16.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu16.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu16.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu16.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu16.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu16.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu16.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu16.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu16.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu16.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu16.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu16.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu16.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu16.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu16.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu16.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu17.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu17.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu17.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu17.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu17.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu17.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu17.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu17.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu17.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu17.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu17.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu17.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu17.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu17.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu17.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu17.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu17.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu17.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu17.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu17.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu17.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu17.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu17.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu17.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu17.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu17.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu17.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu17.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu17.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu17.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu17.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu17.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu17.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu17.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu17.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu17.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu17.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu17.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu17.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu17.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu17.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu17.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu17.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu17.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu17.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu17.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu17.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu17.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu17.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu17.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu17.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu17.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu17.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu17.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu18.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu18.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu18.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu18.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu18.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu18.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu18.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu18.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu18.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu18.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu18.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu18.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu18.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu18.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu18.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu18.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu18.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu18.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu18.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu18.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu18.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu18.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu18.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu18.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu18.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu18.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu18.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu18.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu18.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu18.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu18.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu18.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu18.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu18.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu18.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu18.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu18.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu18.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu18.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu18.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu18.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu18.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu18.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu18.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu18.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu18.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu18.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu18.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu18.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu18.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu18.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu18.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu18.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu18.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu19.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu19.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu19.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu19.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu19.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu19.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu19.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu19.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu19.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu19.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu19.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu19.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu19.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu19.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu19.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu19.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu19.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu19.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu19.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu19.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu19.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu19.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu19.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu19.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu19.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu19.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu19.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu19.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu19.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu19.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu19.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu19.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu19.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu19.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu19.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu19.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu19.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu19.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu19.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu19.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu19.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu19.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu19.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu19.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu19.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu19.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu19.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu19.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu19.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu19.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu19.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu19.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu19.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu19.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu2.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu2.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu2.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu20.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu20.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu20.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu20.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu20.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu20.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu20.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu20.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu20.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu20.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu20.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu20.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu20.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu20.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu20.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu20.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu20.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu20.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu20.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu20.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu20.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu20.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu20.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu20.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu20.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu20.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu20.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu20.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu20.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu20.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu20.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu20.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu20.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu20.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu20.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu20.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu20.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu20.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu20.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu20.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu20.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu20.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu20.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu20.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu20.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu20.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu20.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu20.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu20.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu20.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu20.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu20.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu20.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu20.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu21.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu21.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu21.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu21.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu21.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu21.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu21.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu21.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu21.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu21.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu21.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu21.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu21.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu21.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu21.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu21.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu21.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu21.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu21.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu21.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu21.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu21.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu21.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu21.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu21.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu21.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu21.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu21.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu21.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu21.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu21.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu21.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu21.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu21.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu21.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu21.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu21.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu21.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu21.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu21.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu21.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu21.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu21.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu21.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu21.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu21.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu21.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu21.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu21.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu21.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu21.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu21.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu21.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu21.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu22.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu22.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu22.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu22.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu22.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu22.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu22.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu22.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu22.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu22.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu22.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu22.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu22.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu22.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu22.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu22.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu22.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu22.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu22.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu22.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu22.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu22.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu22.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu22.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu22.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu22.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu22.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu22.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu22.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu22.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu22.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu22.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu22.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu22.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu22.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu22.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu22.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu22.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu22.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu22.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu22.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu22.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu22.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu22.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu22.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu22.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu22.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu22.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu22.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu22.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu22.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu22.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu22.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu22.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu23.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu23.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu23.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu23.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu23.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu23.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu23.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu23.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu23.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu23.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu23.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu23.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu23.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu23.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu23.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu23.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu23.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu23.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu23.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu23.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu23.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu23.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu23.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu23.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu23.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu23.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu23.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu23.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu23.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu23.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu23.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu23.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu23.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu23.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu23.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu23.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu23.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu23.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu23.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu23.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu23.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu23.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu23.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu23.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu23.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu23.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu23.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu23.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu23.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu23.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu23.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu23.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu23.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu23.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu24.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu24.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu24.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu24.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu24.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu24.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu24.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu24.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu24.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu24.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu24.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu24.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu24.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu24.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu24.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu24.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu24.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu24.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu24.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu24.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu24.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu24.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu24.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu24.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu24.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu24.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu24.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu24.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu24.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu24.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu24.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu24.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu24.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu24.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu24.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu24.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu24.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu24.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu24.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu24.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu24.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu24.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu24.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu24.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu24.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu24.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu24.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu24.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu24.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu24.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu24.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu24.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu24.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu24.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu25.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu25.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu25.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu25.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu25.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu25.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu25.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu25.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu25.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu25.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu25.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu25.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu25.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu25.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu25.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu25.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu25.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu25.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu25.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu25.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu25.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu25.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu25.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu25.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu25.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu25.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu25.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu25.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu25.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu25.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu25.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu25.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu25.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu25.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu25.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu25.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu25.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu25.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu25.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu25.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu25.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu25.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu25.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu25.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu25.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu25.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu25.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu25.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu25.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu25.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu25.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu25.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu25.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu25.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu26.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu26.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu26.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu26.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu26.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu26.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu26.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu26.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu26.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu26.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu26.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu26.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu26.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu26.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu26.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu26.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu26.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu26.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu26.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu26.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu26.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu26.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu26.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu26.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu26.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu26.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu26.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu26.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu26.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu26.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu26.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu26.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu26.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu26.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu26.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu26.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu26.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu26.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu26.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu26.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu26.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu26.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu26.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu26.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu26.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu26.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu26.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu26.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu26.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu26.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu26.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu26.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu26.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu26.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu3.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu3.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu3.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu4.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu4.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu4.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu4.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu4.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu4.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu4.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu4.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu4.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu5.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu5.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu5.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu5.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu5.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu5.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu5.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu5.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu5.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu6.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu6.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu6.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu6.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu6.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu6.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu6.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu6.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu6.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu7.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu7.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu7.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu7.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu7.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu7.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu7.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu7.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu7.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu8.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu8.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu8.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu8.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu8.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu8.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu8.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu8.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu8.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.numVMExits                              0                       # total number of KVM exits (Count)
system.cpu9.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu9.numExitSignal                           0                       # exits due to signal delivery (Count)
system.cpu9.numMMIO                                 0                       # number of VM exits due to memory mapped IO (Count)
system.cpu9.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu9.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu9.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu9.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu9.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu9.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.pwrStateResidencyTicks::ON 19772812467000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::OFF  23000457501                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  1686                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 1686                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 2547                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                2547                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl5.sequencer.pio-response-port          956                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          962                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           58                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total           58                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           70                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          244                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total          372                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           94                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total          134                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           90                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total          100                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           64                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::total           66                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.pc.com_1.pio         3828                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           78                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::total         3906                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           66                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::total          100                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           66                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::total           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port          228                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::total          284                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port          204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::total          252                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           64                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::total           66                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           72                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::total           76                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           72                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::total           74                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port          102                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::total          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           64                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::total           66                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::total           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::total           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::total           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           64                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::total           66                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           88                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::total           96                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           66                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::total           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           62                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::total           62                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::total           70                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port          226                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::total          282                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           20                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port          636                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::total          820                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           62                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::total           62                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           64                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::total           66                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     8466                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl5.sequencer.pio-response-port         1912                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         1924                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          116                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total          116                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           38                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          488                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total          642                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          188                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total          220                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          180                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total          200                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::total          132                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.pc.com_1.pio         1914                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port          156                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::total         2070                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port          132                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::total          152                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port          132                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::total          136                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port          456                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::total          568                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port          408                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::total          504                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::total          132                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port          144                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::total          152                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port          144                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::total          148                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port          204                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::total          220                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::total          132                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port          120                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::total          120                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port          120                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::total          120                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port          120                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::total          120                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::total          132                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port          176                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::total          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port          132                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::total          136                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port          124                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::total          124                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port          136                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::total          140                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port          452                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::total          561                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port         1272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::total         1640                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port          124                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::total          124                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::total          132                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     10989                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy               85983                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy              276473                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy              145979                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy              118982                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer19.occupancy               94481                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               119500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer20.occupancy             1094978                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer21.occupancy              108980                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer22.occupancy               99983                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer23.occupancy              238483                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer24.occupancy              219483                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer25.occupancy               94983                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer26.occupancy              101981                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer27.occupancy              117480                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer28.occupancy              158975                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer29.occupancy               96983                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer30.occupancy               94983                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer31.occupancy               92983                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer31.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer32.occupancy               95983                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer32.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer33.occupancy               93983                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer33.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer34.occupancy              125478                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer34.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer35.occupancy               99482                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer35.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer36.occupancy               99981                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer36.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer37.occupancy              101481                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer37.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer38.occupancy              239979                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer38.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer39.occupancy              654426                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer39.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer40.occupancy              101481                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer40.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer41.occupancy               94482                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer41.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy              2417500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              711997                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer11.occupancy              50000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer13.occupancy            3407500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer15.occupancy              70500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer17.occupancy              51500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer17.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer19.occupancy             227000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer19.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer21.occupancy             201000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer21.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer23.occupancy              50000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer23.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer25.occupancy              58000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer25.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer27.occupancy              56000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer27.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer29.occupancy              84500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer29.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy               43500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer31.occupancy              50000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer31.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer33.occupancy              45000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer33.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer35.occupancy              45000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer35.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer37.occupancy              45000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer37.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer39.occupancy              50000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer39.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer41.occupancy              74000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer41.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer43.occupancy              51500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer43.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer45.occupancy              46500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer45.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer47.occupancy              53000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer47.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer49.occupancy             224500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer49.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy              292000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer51.occupancy             661000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer51.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer53.occupancy              46500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer53.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer55.occupancy              50000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer55.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy               97500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy               77500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls0.bytesRead::ruby.dir_cntrl0        53056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.bytesRead::total              53056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.bytesWritten::ruby.dir_cntrl0         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.numReads::ruby.dir_cntrl0          829                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.numReads::total                 829                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.numWrites::ruby.dir_cntrl0           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.bwRead::ruby.dir_cntrl0      2306737                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwRead::total               2306737                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwWrite::ruby.dir_cntrl0       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwWrite::total               244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwTotal::ruby.dir_cntrl0      2551601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.bwTotal::total              2551601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.bytesRead::ruby.dir_cntrl1        55488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.bytesRead::total              55488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.bytesWritten::ruby.dir_cntrl1         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.numReads::ruby.dir_cntrl1          867                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.numReads::total                 867                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.numWrites::ruby.dir_cntrl1           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.bwRead::ruby.dir_cntrl1      2412474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwRead::total               2412474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwWrite::ruby.dir_cntrl1       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwWrite::total               244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwTotal::ruby.dir_cntrl1      2657338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.bwTotal::total              2657338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.bytesRead::ruby.dir_cntrl10        61248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.bytesRead::total             61248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.bytesWritten::ruby.dir_cntrl10         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.numReads::ruby.dir_cntrl10          957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.numReads::total                957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.numWrites::ruby.dir_cntrl10           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.bwRead::ruby.dir_cntrl10      2662904                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwRead::total              2662904                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwWrite::ruby.dir_cntrl10       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwTotal::ruby.dir_cntrl10      2907768                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.bwTotal::total             2907768                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.bytesRead::ruby.dir_cntrl11        61696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.bytesRead::total             61696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.bytesWritten::ruby.dir_cntrl11         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.numReads::ruby.dir_cntrl11          964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.numReads::total                964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.numWrites::ruby.dir_cntrl11           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.bwRead::ruby.dir_cntrl11      2682381                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwRead::total              2682381                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwWrite::ruby.dir_cntrl11       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwTotal::ruby.dir_cntrl11      2927246                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.bwTotal::total             2927246                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.bytesRead::ruby.dir_cntrl12        57088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.bytesRead::total             57088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.bytesWritten::ruby.dir_cntrl12         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.numReads::ruby.dir_cntrl12          892                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.numReads::total                892                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.numWrites::ruby.dir_cntrl12           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.bwRead::ruby.dir_cntrl12      2482038                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwRead::total              2482038                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwWrite::ruby.dir_cntrl12       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwTotal::ruby.dir_cntrl12      2726902                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.bwTotal::total             2726902                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.bytesRead::ruby.dir_cntrl13        57152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.bytesRead::total             57152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.bytesWritten::ruby.dir_cntrl13         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.numReads::ruby.dir_cntrl13          893                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.numReads::total                893                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.numWrites::ruby.dir_cntrl13           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.bwRead::ruby.dir_cntrl13      2484820                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwRead::total              2484820                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwWrite::ruby.dir_cntrl13       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwTotal::ruby.dir_cntrl13      2729685                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.bwTotal::total             2729685                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.bytesRead::ruby.dir_cntrl14        58048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.bytesRead::total             58048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.bytesWritten::ruby.dir_cntrl14         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.numReads::ruby.dir_cntrl14          907                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.numReads::total                907                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.numWrites::ruby.dir_cntrl14           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.bwRead::ruby.dir_cntrl14      2523776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwRead::total              2523776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwWrite::ruby.dir_cntrl14       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwTotal::ruby.dir_cntrl14      2768641                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.bwTotal::total             2768641                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.bytesRead::ruby.dir_cntrl15        58688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.bytesRead::total             58688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.bytesWritten::ruby.dir_cntrl15         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.numReads::ruby.dir_cntrl15          917                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.numReads::total                917                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.numWrites::ruby.dir_cntrl15           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.bwRead::ruby.dir_cntrl15      2551601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwRead::total              2551601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwWrite::ruby.dir_cntrl15       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwTotal::ruby.dir_cntrl15      2796466                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.bwTotal::total             2796466                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls16.bytesRead::ruby.dir_cntrl16        53824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls16.bytesRead::total             53824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls16.bytesWritten::ruby.dir_cntrl16         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls16.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls16.numReads::ruby.dir_cntrl16          841                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls16.numReads::total                841                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls16.numWrites::ruby.dir_cntrl16           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls16.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls16.bwRead::ruby.dir_cntrl16      2340127                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwRead::total              2340127                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwWrite::ruby.dir_cntrl16       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwTotal::ruby.dir_cntrl16      2584992                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls16.bwTotal::total             2584992                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls16.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls17.bytesRead::ruby.dir_cntrl17        54528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls17.bytesRead::total             54528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls17.bytesWritten::ruby.dir_cntrl17         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls17.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls17.numReads::ruby.dir_cntrl17          852                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls17.numReads::total                852                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls17.numWrites::ruby.dir_cntrl17           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls17.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls17.bwRead::ruby.dir_cntrl17      2370735                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwRead::total              2370735                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwWrite::ruby.dir_cntrl17       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwTotal::ruby.dir_cntrl17      2615600                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls17.bwTotal::total             2615600                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls17.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls18.bytesRead::ruby.dir_cntrl18        55296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls18.bytesRead::total             55296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls18.bytesWritten::ruby.dir_cntrl18         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls18.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls18.numReads::ruby.dir_cntrl18          864                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls18.numReads::total                864                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls18.numWrites::ruby.dir_cntrl18           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls18.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls18.bwRead::ruby.dir_cntrl18      2404126                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwRead::total              2404126                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwWrite::ruby.dir_cntrl18       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwTotal::ruby.dir_cntrl18      2648991                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls18.bwTotal::total             2648991                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls18.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls19.bytesRead::ruby.dir_cntrl19        55488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls19.bytesRead::total             55488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls19.bytesWritten::ruby.dir_cntrl19         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls19.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls19.numReads::ruby.dir_cntrl19          867                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls19.numReads::total                867                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls19.numWrites::ruby.dir_cntrl19           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls19.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls19.bwRead::ruby.dir_cntrl19      2412474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwRead::total              2412474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwWrite::ruby.dir_cntrl19       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwTotal::ruby.dir_cntrl19      2657338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls19.bwTotal::total             2657338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls19.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.bytesRead::ruby.dir_cntrl2        54976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.bytesRead::total              54976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.bytesWritten::ruby.dir_cntrl2         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.numReads::ruby.dir_cntrl2          859                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.numReads::total                 859                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.numWrites::ruby.dir_cntrl2           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.bwRead::ruby.dir_cntrl2      2390213                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwRead::total               2390213                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwWrite::ruby.dir_cntrl2       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwWrite::total               244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwTotal::ruby.dir_cntrl2      2635078                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.bwTotal::total              2635078                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls20.bytesRead::ruby.dir_cntrl20        55872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls20.bytesRead::total             55872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls20.bytesWritten::ruby.dir_cntrl20         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls20.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls20.numReads::ruby.dir_cntrl20          873                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls20.numReads::total                873                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls20.numWrites::ruby.dir_cntrl20           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls20.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls20.bwRead::ruby.dir_cntrl20      2429169                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwRead::total              2429169                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwWrite::ruby.dir_cntrl20       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwTotal::ruby.dir_cntrl20      2674034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls20.bwTotal::total             2674034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls20.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls21.bytesRead::ruby.dir_cntrl21        56384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls21.bytesRead::total             56384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls21.bytesWritten::ruby.dir_cntrl21         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls21.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls21.numReads::ruby.dir_cntrl21          881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls21.numReads::total                881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls21.numWrites::ruby.dir_cntrl21           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls21.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls21.bwRead::ruby.dir_cntrl21      2451429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwRead::total              2451429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwWrite::ruby.dir_cntrl21       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwTotal::ruby.dir_cntrl21      2696294                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls21.bwTotal::total             2696294                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls21.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls22.bytesRead::ruby.dir_cntrl22        55296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls22.bytesRead::total             55296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls22.bytesWritten::ruby.dir_cntrl22         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls22.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls22.numReads::ruby.dir_cntrl22          864                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls22.numReads::total                864                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls22.numWrites::ruby.dir_cntrl22           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls22.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls22.bwRead::ruby.dir_cntrl22      2404126                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwRead::total              2404126                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwWrite::ruby.dir_cntrl22       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwTotal::ruby.dir_cntrl22      2648991                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls22.bwTotal::total             2648991                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls22.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls23.bytesRead::ruby.dir_cntrl23        56512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls23.bytesRead::total             56512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls23.bytesWritten::ruby.dir_cntrl23         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls23.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls23.numReads::ruby.dir_cntrl23          883                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls23.numReads::total                883                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls23.numWrites::ruby.dir_cntrl23           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls23.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls23.bwRead::ruby.dir_cntrl23      2456995                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwRead::total              2456995                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwWrite::ruby.dir_cntrl23       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwTotal::ruby.dir_cntrl23      2701859                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls23.bwTotal::total             2701859                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls23.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls24.bytesRead::ruby.dir_cntrl24        59904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls24.bytesRead::total             59904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls24.bytesWritten::ruby.dir_cntrl24         5696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls24.bytesWritten::total           5696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls24.numReads::ruby.dir_cntrl24          936                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls24.numReads::total                936                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls24.numWrites::ruby.dir_cntrl24           89                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls24.numWrites::total                89                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls24.bwRead::ruby.dir_cntrl24      2604470                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwRead::total              2604470                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwWrite::ruby.dir_cntrl24       247647                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwWrite::total              247647                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwTotal::ruby.dir_cntrl24      2852117                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls24.bwTotal::total             2852117                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls24.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls25.bytesRead::ruby.dir_cntrl25        59008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls25.bytesRead::total             59008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls25.bytesWritten::ruby.dir_cntrl25         5696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls25.bytesWritten::total           5696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls25.numReads::ruby.dir_cntrl25          922                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls25.numReads::total                922                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls25.numWrites::ruby.dir_cntrl25           89                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls25.numWrites::total                89                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls25.bwRead::ruby.dir_cntrl25      2565514                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwRead::total              2565514                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwWrite::ruby.dir_cntrl25       247647                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwWrite::total              247647                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwTotal::ruby.dir_cntrl25      2813161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls25.bwTotal::total             2813161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls25.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls26.bytesRead::ruby.dir_cntrl26        58688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls26.bytesRead::total             58688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls26.bytesWritten::ruby.dir_cntrl26         5824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls26.bytesWritten::total           5824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls26.numReads::ruby.dir_cntrl26          917                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls26.numReads::total                917                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls26.numWrites::ruby.dir_cntrl26           91                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls26.numWrites::total                91                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls26.bwRead::ruby.dir_cntrl26      2551601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwRead::total              2551601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwWrite::ruby.dir_cntrl26       253212                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwWrite::total              253212                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwTotal::ruby.dir_cntrl26      2804814                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls26.bwTotal::total             2804814                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls26.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls27.bytesRead::ruby.dir_cntrl27        58304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls27.bytesRead::total             58304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls27.bytesWritten::ruby.dir_cntrl27         5760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls27.bytesWritten::total           5760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls27.numReads::ruby.dir_cntrl27          911                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls27.numReads::total                911                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls27.numWrites::ruby.dir_cntrl27           90                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls27.numWrites::total                90                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls27.bwRead::ruby.dir_cntrl27      2534906                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwRead::total              2534906                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwWrite::ruby.dir_cntrl27       250430                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwWrite::total              250430                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwTotal::ruby.dir_cntrl27      2785336                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls27.bwTotal::total             2785336                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls27.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls28.bytesRead::ruby.dir_cntrl28        57472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls28.bytesRead::total             57472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls28.bytesWritten::ruby.dir_cntrl28         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls28.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls28.numReads::ruby.dir_cntrl28          898                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls28.numReads::total                898                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls28.numWrites::ruby.dir_cntrl28           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls28.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls28.bwRead::ruby.dir_cntrl28      2498733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwRead::total              2498733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwWrite::ruby.dir_cntrl28       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwTotal::ruby.dir_cntrl28      2743598                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls28.bwTotal::total             2743598                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls28.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls29.bytesRead::ruby.dir_cntrl29        57280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls29.bytesRead::total             57280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls29.bytesWritten::ruby.dir_cntrl29         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls29.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls29.numReads::ruby.dir_cntrl29          895                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls29.numReads::total                895                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls29.numWrites::ruby.dir_cntrl29           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls29.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls29.bwRead::ruby.dir_cntrl29      2490385                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwRead::total              2490385                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwWrite::ruby.dir_cntrl29       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwTotal::ruby.dir_cntrl29      2735250                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls29.bwTotal::total             2735250                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls29.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.bytesRead::ruby.dir_cntrl3        56384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.bytesRead::total              56384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.bytesWritten::ruby.dir_cntrl3         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.numReads::ruby.dir_cntrl3          881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.numReads::total                 881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.numWrites::ruby.dir_cntrl3           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.bwRead::ruby.dir_cntrl3      2451429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwRead::total               2451429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwWrite::ruby.dir_cntrl3       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwWrite::total               244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwTotal::ruby.dir_cntrl3      2696294                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.bwTotal::total              2696294                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls30.bytesRead::ruby.dir_cntrl30        57408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls30.bytesRead::total             57408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls30.bytesWritten::ruby.dir_cntrl30         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls30.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls30.numReads::ruby.dir_cntrl30          897                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls30.numReads::total                897                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls30.numWrites::ruby.dir_cntrl30           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls30.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls30.bwRead::ruby.dir_cntrl30      2495950                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwRead::total              2495950                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwWrite::ruby.dir_cntrl30       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwTotal::ruby.dir_cntrl30      2740815                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls30.bwTotal::total             2740815                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls30.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls31.bytesRead::ruby.dir_cntrl31        57152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls31.bytesRead::total             57152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls31.bytesWritten::ruby.dir_cntrl31         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls31.bytesWritten::total           5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls31.numReads::ruby.dir_cntrl31          893                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls31.numReads::total                893                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls31.numWrites::ruby.dir_cntrl31           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls31.numWrites::total                88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls31.bwRead::ruby.dir_cntrl31      2484820                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwRead::total              2484820                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwWrite::ruby.dir_cntrl31       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwWrite::total              244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwTotal::ruby.dir_cntrl31      2729685                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls31.bwTotal::total             2729685                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls31.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.bytesRead::ruby.dir_cntrl4        55488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.bytesRead::total              55488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.bytesWritten::ruby.dir_cntrl4         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.numReads::ruby.dir_cntrl4          867                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.numReads::total                 867                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.numWrites::ruby.dir_cntrl4           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.bwRead::ruby.dir_cntrl4      2412474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwRead::total               2412474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwWrite::ruby.dir_cntrl4       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwWrite::total               244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwTotal::ruby.dir_cntrl4      2657338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.bwTotal::total              2657338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.bytesRead::ruby.dir_cntrl5        56064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.bytesRead::total              56064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.bytesWritten::ruby.dir_cntrl5         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.numReads::ruby.dir_cntrl5          876                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.numReads::total                 876                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.numWrites::ruby.dir_cntrl5           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.bwRead::ruby.dir_cntrl5      2437517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwRead::total               2437517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwWrite::ruby.dir_cntrl5       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwWrite::total               244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwTotal::ruby.dir_cntrl5      2682381                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.bwTotal::total              2682381                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.bytesRead::ruby.dir_cntrl6        54400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.bytesRead::total              54400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.bytesWritten::ruby.dir_cntrl6         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.numReads::ruby.dir_cntrl6          850                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.numReads::total                 850                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.numWrites::ruby.dir_cntrl6           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.bwRead::ruby.dir_cntrl6      2365170                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwRead::total               2365170                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwWrite::ruby.dir_cntrl6       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwWrite::total               244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwTotal::ruby.dir_cntrl6      2610035                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.bwTotal::total              2610035                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.bytesRead::ruby.dir_cntrl7        54272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.bytesRead::total              54272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.bytesWritten::ruby.dir_cntrl7         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.numReads::ruby.dir_cntrl7          848                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.numReads::total                 848                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.numWrites::ruby.dir_cntrl7           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.bwRead::ruby.dir_cntrl7      2359605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwRead::total               2359605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwWrite::ruby.dir_cntrl7       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwWrite::total               244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwTotal::ruby.dir_cntrl7      2604470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.bwTotal::total              2604470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.bytesRead::ruby.dir_cntrl8        61952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.bytesRead::total              61952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.bytesWritten::ruby.dir_cntrl8         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.numReads::ruby.dir_cntrl8          968                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.numReads::total                 968                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.numWrites::ruby.dir_cntrl8           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.bwRead::ruby.dir_cntrl8      2693512                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwRead::total               2693512                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwWrite::ruby.dir_cntrl8       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwWrite::total               244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwTotal::ruby.dir_cntrl8      2938376                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.bwTotal::total              2938376                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.bytesRead::ruby.dir_cntrl9        61120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.bytesRead::total              61120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.bytesWritten::ruby.dir_cntrl9         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.bytesWritten::total            5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.numReads::ruby.dir_cntrl9          955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.numReads::total                 955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.numWrites::ruby.dir_cntrl9           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.numWrites::total                 88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.bwRead::ruby.dir_cntrl9      2657338                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwRead::total               2657338                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwWrite::ruby.dir_cntrl9       244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwWrite::total               244865                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwTotal::ruby.dir_cntrl9      2902203                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.bwTotal::total              2902203                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           44                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       180224                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           44                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            64                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            639                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples           7904536                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean            30.910530                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean           28.347679                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           12.133681                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |     7810758     98.81%     98.81% |       91799      1.16%     99.97% |        1347      0.02%     99.99% |         599      0.01%    100.00% |          25      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total             7904536                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples    260430933                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.000000                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.000000                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.000554                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |           0      0.00%      0.00% |   260430853    100.00%    100.00% |          80      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total    260430933                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples      260430932                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.554433                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.031145                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         6.966911                       (Unspecified)
system.ruby.m_latencyHistSeqr            |   259090428     99.49%     99.49% |     1288394      0.49%     99.98% |       30486      0.01%     99.99% |       16658      0.01%    100.00% |        4957      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total        260430932                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples    258578789                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean              1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean             1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |           0      0.00%      0.00% |   258578789    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total     258578789                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples      1852143                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     78.959192                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    74.627312                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    28.116255                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |      511639     27.62%     27.62% |     1288394     69.56%     97.19% |       30486      1.65%     98.83% |       16658      0.90%     99.73% |        4957      0.27%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total      1852143                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           64                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          639                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples       4605470                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean        29.993928                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean       27.325853                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       12.202272                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |     4527209     98.30%     98.30% |       78173      1.70%    100.00% |          51      0.00%    100.00% |          21      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total         4605470                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples       3268919                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        32.064874                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean       29.794320                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       11.235112                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |      243175      7.44%      7.44% |     1302387     39.84%     47.28% |     1435745     43.92%     91.20% |      277152      8.48%     99.68% |        9961      0.30%     99.98% |         471      0.01%    100.00% |          25      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total         3268919                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size           64                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket          639                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples         30147                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean        45.768601                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::gmean       35.020783                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev       40.934166                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |       25090     83.23%     83.23% |        3167     10.51%     93.73% |        1295      4.30%     98.03% |         578      1.92%     99.94% |          15      0.05%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total           30147                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch   |         829      2.91%      2.91% |         867      3.04%      5.95% |         859      3.02%      8.97% |         881      3.09%     12.06% |         867      3.04%     15.11% |         876      3.08%     18.18% |         850      2.98%     21.16% |         848      2.98%     24.14% |         968      3.40%     27.54% |         955      3.35%     30.89% |         957      3.36%     34.25% |         964      3.38%     37.63% |         892      3.13%     40.77% |         893      3.13%     43.90% |         907      3.18%     47.08% |         917      3.22%     50.30% |         841      2.95%     53.26% |         852      2.99%     56.25% |         864      3.03%     59.28% |         867      3.04%     62.32% |         873      3.06%     65.39% |         881      3.09%     68.48% |         864      3.03%     71.51% |         883      3.10%     74.61% |         929      3.26%     77.87% |         915      3.21%     81.09% |         903      3.17%     84.26% |         902      3.17%     87.42% |         898      3.15%     90.57% |         895      3.14%     93.72% |         897      3.15%     96.87% |         893      3.13%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total        28487                       (Unspecified)
system.ruby.Directory_Controller.Data    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           3     42.86%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.Data::total            7                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |         829      2.91%      2.91% |         867      3.04%      5.95% |         859      3.01%      8.96% |         881      3.09%     12.05% |         867      3.04%     15.09% |         876      3.07%     18.16% |         850      2.98%     21.14% |         848      2.97%     24.11% |         968      3.39%     27.50% |         955      3.35%     30.85% |         957      3.36%     34.21% |         964      3.38%     37.59% |         892      3.13%     40.71% |         893      3.13%     43.84% |         907      3.18%     47.02% |         917      3.21%     50.24% |         841      2.95%     53.19% |         852      2.99%     56.17% |         864      3.03%     59.20% |         867      3.04%     62.24% |         873      3.06%     65.30% |         881      3.09%     68.39% |         864      3.03%     71.42% |         883      3.10%     74.52% |         936      3.28%     77.80% |         922      3.23%     81.03% |         917      3.21%     84.24% |         911      3.19%     87.44% |         898      3.15%     90.59% |         895      3.14%     93.72% |         897      3.14%     96.87% |         893      3.13%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total        28524                       (Unspecified)
system.ruby.Directory_Controller.Memory_Ack |          88      3.12%      3.12% |          88      3.12%      6.23% |          88      3.12%      9.35% |          88      3.12%     12.47% |          88      3.12%     15.59% |          88      3.12%     18.70% |          88      3.12%     21.82% |          88      3.12%     24.94% |          88      3.12%     28.06% |          88      3.12%     31.17% |          88      3.12%     34.29% |          88      3.12%     37.41% |          88      3.12%     40.52% |          88      3.12%     43.64% |          88      3.12%     46.76% |          88      3.12%     49.88% |          88      3.12%     52.99% |          88      3.12%     56.11% |          88      3.12%     59.23% |          88      3.12%     62.35% |          88      3.12%     65.46% |          88      3.12%     68.58% |          88      3.12%     71.70% |          88      3.12%     74.81% |          89      3.15%     77.97% |          89      3.15%     81.12% |          91      3.22%     84.34% |          90      3.19%     87.53% |          88      3.12%     90.65% |          88      3.12%     93.77% |          88      3.12%     96.88% |          88      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack::total         2823                       (Unspecified)
system.ruby.Directory_Controller.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     18.18%     18.18% |           8     18.18%     36.36% |          17     38.64%     75.00% |          11     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ::total           44                       (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE |          88      3.12%      3.12% |          88      3.12%      6.25% |          88      3.12%      9.38% |          88      3.12%     12.50% |          88      3.12%     15.62% |          88      3.12%     18.75% |          88      3.12%     21.88% |          88      3.12%     25.00% |          88      3.12%     28.12% |          88      3.12%     31.25% |          88      3.12%     34.38% |          88      3.12%     37.50% |          88      3.12%     40.62% |          88      3.12%     43.75% |          88      3.12%     46.88% |          88      3.12%     50.00% |          88      3.12%     53.12% |          88      3.12%     56.25% |          88      3.12%     59.38% |          88      3.12%     62.50% |          88      3.12%     65.62% |          88      3.12%     68.75% |          88      3.12%     71.88% |          88      3.12%     75.00% |          88      3.12%     78.12% |          88      3.12%     81.25% |          88      3.12%     84.38% |          88      3.12%     87.50% |          88      3.12%     90.62% |          88      3.12%     93.75% |          88      3.12%     96.88% |          88      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE::total         2816                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |         829      2.91%      2.91% |         867      3.04%      5.95% |         859      3.02%      8.97% |         881      3.09%     12.06% |         867      3.04%     15.11% |         876      3.08%     18.18% |         850      2.98%     21.16% |         848      2.98%     24.14% |         968      3.40%     27.54% |         955      3.35%     30.89% |         957      3.36%     34.25% |         964      3.38%     37.63% |         892      3.13%     40.77% |         893      3.13%     43.90% |         907      3.18%     47.08% |         917      3.22%     50.30% |         841      2.95%     53.26% |         852      2.99%     56.25% |         864      3.03%     59.28% |         867      3.04%     62.32% |         873      3.06%     65.39% |         881      3.09%     68.48% |         864      3.03%     71.51% |         883      3.10%     74.61% |         929      3.26%     77.87% |         915      3.21%     81.09% |         903      3.17%     84.26% |         902      3.17%     87.42% |         898      3.15%     90.57% |         895      3.14%     93.72% |         897      3.15%     96.87% |         893      3.13%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total        28487                       (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     18.92%     18.92% |           7     18.92%     37.84% |          14     37.84%     75.68% |           9     24.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ::total           37                       (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE |          88      3.12%      3.12% |          88      3.12%      6.25% |          88      3.12%      9.38% |          88      3.12%     12.50% |          88      3.12%     15.62% |          88      3.12%     18.75% |          88      3.12%     21.88% |          88      3.12%     25.00% |          88      3.12%     28.12% |          88      3.12%     31.25% |          88      3.12%     34.38% |          88      3.12%     37.50% |          88      3.12%     40.62% |          88      3.12%     43.75% |          88      3.12%     46.88% |          88      3.12%     50.00% |          88      3.12%     53.12% |          88      3.12%     56.25% |          88      3.12%     59.38% |          88      3.12%     62.50% |          88      3.12%     65.62% |          88      3.12%     68.75% |          88      3.12%     71.88% |          88      3.12%     75.00% |          88      3.12%     78.12% |          88      3.12%     81.25% |          88      3.12%     84.38% |          88      3.12%     87.50% |          88      3.12%     90.62% |          88      3.12%     93.75% |          88      3.12%     96.88% |          88      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE::total         2816                       (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     18.92%     18.92% |           7     18.92%     37.84% |          14     37.84%     75.68% |           9     24.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data::total           37                       (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack |          88      3.12%      3.12% |          88      3.12%      6.25% |          88      3.12%      9.38% |          88      3.12%     12.50% |          88      3.12%     15.62% |          88      3.12%     18.75% |          88      3.12%     21.88% |          88      3.12%     25.00% |          88      3.12%     28.12% |          88      3.12%     31.25% |          88      3.12%     34.38% |          88      3.12%     37.50% |          88      3.12%     40.62% |          88      3.12%     43.75% |          88      3.12%     46.88% |          88      3.12%     50.00% |          88      3.12%     53.12% |          88      3.12%     56.25% |          88      3.12%     59.38% |          88      3.12%     62.50% |          88      3.12%     65.62% |          88      3.12%     68.75% |          88      3.12%     71.88% |          88      3.12%     75.00% |          88      3.12%     78.12% |          88      3.12%     81.25% |          88      3.12%     84.38% |          88      3.12%     87.50% |          88      3.12%     90.62% |          88      3.12%     93.75% |          88      3.12%     96.88% |          88      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack::total         2816                       (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           3     42.86%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ::total            7                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |         829      2.91%      2.91% |         867      3.04%      5.95% |         859      3.02%      8.97% |         881      3.09%     12.06% |         867      3.04%     15.11% |         876      3.08%     18.18% |         850      2.98%     21.16% |         848      2.98%     24.14% |         968      3.40%     27.54% |         955      3.35%     30.89% |         957      3.36%     34.25% |         964      3.38%     37.63% |         892      3.13%     40.77% |         893      3.13%     43.90% |         907      3.18%     47.08% |         917      3.22%     50.30% |         841      2.95%     53.26% |         852      2.99%     56.25% |         864      3.03%     59.28% |         867      3.04%     62.32% |         873      3.06%     65.39% |         881      3.09%     68.48% |         864      3.03%     71.51% |         883      3.10%     74.61% |         929      3.26%     77.87% |         915      3.21%     81.09% |         903      3.17%     84.26% |         902      3.17%     87.42% |         898      3.15%     90.57% |         895      3.14%     93.72% |         897      3.15%     96.87% |         893      3.13%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total        28487                       (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           3     42.86%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data::total            7                       (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           3     42.86%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack::total            7                       (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          44    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           44                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        2816    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         2816                       (Unspecified)
system.ruby.DMA_Controller.Data          |          44    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             44                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        2816    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            2816                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          44    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           44                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        2816    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         2816                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          44    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           44                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        2816    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         2816                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |     1449163      3.65%      3.65% |     1468065      3.70%      7.34% |     1472106      3.71%     11.05% |     1453880      3.66%     14.71% |     1455864      3.67%     18.38% |     1512233      3.81%     22.18% |     1472665      3.71%     25.89% |     1445883      3.64%     29.53% |     1451580      3.65%     33.19% |     1448484      3.65%     36.83% |     1448094      3.65%     40.48% |     1450052      3.65%     44.13% |     1456463      3.67%     47.79% |     1473328      3.71%     51.50% |     1443948      3.64%     55.14% |     1441131      3.63%     58.77% |     1441999      3.63%     62.40% |     1445701      3.64%     66.04% |     1444299      3.64%     69.67% |     1442206      3.63%     73.30% |     1447413      3.64%     76.95% |     1460005      3.68%     80.62% |     1448804      3.65%     84.27% |     1459059      3.67%     87.94% |     1887322      4.75%     92.70% |     1456937      3.67%     96.36% |     1444367      3.64%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total     39721051                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |     7728758      3.65%      3.65% |     7882645      3.73%      7.38% |     7876819      3.72%     11.11% |     7787451      3.68%     14.79% |     7741539      3.66%     18.45% |     8010746      3.79%     22.24% |     7881491      3.73%     25.97% |     7730018      3.66%     29.62% |     7762851      3.67%     33.29% |     7743113      3.66%     36.95% |     7729800      3.66%     40.61% |     7748904      3.66%     44.27% |     7749462      3.66%     47.94% |     7856948      3.72%     51.65% |     7717939      3.65%     55.30% |     7712921      3.65%     58.95% |     7717060      3.65%     62.60% |     7722949      3.65%     66.25% |     7719642      3.65%     69.90% |     7694751      3.64%     73.54% |     7729511      3.66%     77.20% |     7756238      3.67%     80.86% |     7742689      3.66%     84.52% |     7788647      3.68%     88.21% |     9466778      4.48%     92.68% |     7752035      3.67%     96.35% |     7719474      3.65%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    211471179                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |      327701      3.55%      3.55% |      334706      3.62%      7.17% |      350726      3.80%     10.97% |      326571      3.53%     14.50% |      322265      3.49%     17.99% |      369553      4.00%     21.99% |      336478      3.64%     25.63% |      321865      3.48%     29.12% |      322728      3.49%     32.61% |      323445      3.50%     36.11% |      320965      3.47%     39.58% |      323913      3.51%     43.09% |      328699      3.56%     46.65% |      336371      3.64%     50.29% |      320125      3.47%     53.75% |      321932      3.48%     57.24% |      319851      3.46%     60.70% |      322157      3.49%     64.19% |      320725      3.47%     67.66% |      317029      3.43%     71.09% |      322292      3.49%     74.58% |      323090      3.50%     78.08% |      326440      3.53%     81.61% |      330742      3.58%     85.19% |      723690      7.83%     93.02% |      324803      3.52%     96.54% |      319841      3.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total      9238703                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |         434      2.66%      2.66% |         863      5.28%      7.94% |         780      4.78%     12.72% |         741      4.54%     17.26% |         404      2.47%     19.73% |         943      5.77%     25.50% |         928      5.68%     31.19% |         587      3.59%     34.78% |         533      3.26%     38.04% |         657      4.02%     42.07% |         565      3.46%     45.53% |         566      3.47%     48.99% |         779      4.77%     53.76% |         861      5.27%     59.03% |         441      2.70%     61.74% |         440      2.69%     64.43% |         428      2.62%     67.05% |         379      2.32%     69.37% |         432      2.65%     72.02% |         314      1.92%     73.94% |         422      2.58%     76.52% |         522      3.20%     79.72% |         516      3.16%     82.88% |         504      3.09%     85.97% |        1359      8.32%     94.29% |         466      2.85%     97.14% |         467      2.86%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total        16331                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |       57290      3.14%      3.14% |       83462      4.57%      7.71% |       63154      3.46%     11.17% |       61439      3.36%     14.53% |       76386      4.18%     18.71% |       82468      4.52%     23.23% |       64908      3.55%     26.78% |       56142      3.07%     29.86% |       56666      3.10%     32.96% |       57367      3.14%     36.10% |       65409      3.58%     39.68% |       84759      4.64%     44.33% |       70595      3.87%     48.19% |       64447      3.53%     51.72% |       55181      3.02%     54.74% |       56114      3.07%     57.81% |       55538      3.04%     60.86% |       66731      3.65%     64.51% |       54461      2.98%     67.49% |       58365      3.20%     70.69% |       59193      3.24%     73.93% |       78876      4.32%     78.25% |       57813      3.17%     81.41% |       59833      3.28%     84.69% |      151260      8.28%     92.97% |       74059      4.06%     97.03% |       54248      2.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total      1826164                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |         259      3.84%      3.84% |         237      3.51%      7.35% |         152      2.25%      9.60% |         277      4.10%     13.71% |         195      2.89%     16.60% |         243      3.60%     20.20% |         183      2.71%     22.91% |         211      3.13%     26.04% |         287      4.25%     30.29% |         248      3.68%     33.97% |         232      3.44%     37.40% |         165      2.45%     39.85% |         167      2.47%     42.32% |         282      4.18%     46.50% |         482      7.14%     53.65% |         545      8.08%     61.72% |         222      3.29%     65.01% |         228      3.38%     68.39% |         211      3.13%     71.52% |         130      1.93%     73.44% |         197      2.92%     76.36% |         209      3.10%     79.46% |         254      3.76%     83.22% |         249      3.69%     86.91% |         411      6.09%     93.01% |         265      3.93%     96.93% |         207      3.07%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         6748                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |         264      3.74%      3.74% |         380      5.38%      9.11% |         420      5.94%     15.05% |         253      3.58%     18.63% |         156      2.21%     20.84% |         360      5.09%     25.93% |         397      5.62%     31.55% |         191      2.70%     34.25% |         306      4.33%     38.58% |         293      4.15%     42.73% |         157      2.22%     44.95% |         165      2.33%     47.28% |         276      3.90%     51.19% |         351      4.97%     56.15% |         168      2.38%     58.53% |         190      2.69%     61.22% |         165      2.33%     63.55% |         169      2.39%     65.95% |         150      2.12%     68.07% |         118      1.67%     69.74% |         166      2.35%     72.09% |         167      2.36%     74.45% |         296      4.19%     78.64% |         243      3.44%     82.07% |         996     14.09%     96.17% |         151      2.14%     98.30% |         120      1.70%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total         7068                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |          46      9.60%      9.60% |          65     13.57%     23.17% |          43      8.98%     32.15% |          14      2.92%     35.07% |           7      1.46%     36.53% |          12      2.51%     39.04% |          17      3.55%     42.59% |           9      1.88%     44.47% |           6      1.25%     45.72% |          10      2.09%     47.81% |          13      2.71%     50.52% |          11      2.30%     52.82% |          14      2.92%     55.74% |          20      4.18%     59.92% |           8      1.67%     61.59% |          15      3.13%     64.72% |           7      1.46%     66.18% |           6      1.25%     67.43% |           9      1.88%     69.31% |          10      2.09%     71.40% |          12      2.51%     73.90% |           9      1.88%     75.78% |           9      1.88%     77.66% |           9      1.88%     79.54% |          79     16.49%     96.03% |          13      2.71%     98.75% |           6      1.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total          479                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       46330      3.53%      3.53% |       58547      4.46%      7.99% |       47022      3.58%     11.58% |       44407      3.38%     14.96% |       56244      4.29%     19.25% |       52275      3.98%     23.24% |       46985      3.58%     26.82% |       42862      3.27%     30.08% |       41667      3.18%     33.26% |       46996      3.58%     36.84% |       45330      3.46%     40.30% |       60856      4.64%     44.94% |       48747      3.72%     48.65% |       47028      3.58%     52.24% |       42801      3.26%     55.50% |       46411      3.54%     59.04% |       47060      3.59%     62.62% |       47294      3.60%     66.23% |       40751      3.11%     69.34% |       46141      3.52%     72.85% |       46314      3.53%     76.38% |       60408      4.60%     80.99% |       46471      3.54%     84.53% |       42195      3.22%     87.75% |       66605      5.08%     92.82% |       52350      3.99%     96.81% |       41810      3.19%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      1311907                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |         135      1.91%      1.91% |         442      6.25%      8.16% |         453      6.41%     14.57% |         326      4.61%     19.19% |         122      1.73%     20.91% |         372      5.26%     26.17% |         438      6.20%     32.37% |         186      2.63%     35.00% |         266      3.76%     38.77% |         409      5.79%     44.55% |         142      2.01%     46.56% |         136      1.92%     48.49% |         323      4.57%     53.06% |         346      4.90%     57.95% |         136      1.92%     59.88% |         112      1.58%     61.46% |          88      1.25%     62.71% |         109      1.54%     64.25% |         107      1.51%     65.76% |         123      1.74%     67.50% |         116      1.64%     69.14% |         136      1.92%     71.07% |         290      4.10%     75.17% |         266      3.76%     78.93% |        1120     15.85%     94.78% |         231      3.27%     98.05% |         138      1.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total         7068                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |       11493      2.18%      2.18% |       25110      4.76%      6.94% |       16380      3.11%     10.04% |       17487      3.31%     13.36% |       20774      3.94%     17.30% |       30564      5.79%     23.09% |       18250      3.46%     26.55% |       13798      2.62%     29.17% |       15472      2.93%     32.10% |       10721      2.03%     34.13% |       20663      3.92%     38.05% |       24483      4.64%     42.69% |       22199      4.21%     46.90% |       17958      3.40%     50.30% |       13238      2.51%     52.81% |       10636      2.02%     54.83% |        9104      1.73%     56.55% |       20043      3.80%     60.35% |       14317      2.71%     63.07% |       12789      2.42%     65.49% |       13465      2.55%     68.04% |       19042      3.61%     71.65% |       11785      2.23%     73.89% |       18185      3.45%     77.33% |       84346     15.99%     93.32% |       22214      4.21%     97.53% |       13004      2.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total       527520                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        2606     16.44%     16.44% |         943      5.95%     22.39% |         741      4.68%     27.07% |         678      4.28%     31.34% |         390      2.46%     33.80% |         607      3.83%     37.63% |         638      4.03%     41.66% |         450      2.84%     44.50% |         553      3.49%     47.99% |         440      2.78%     50.76% |         340      2.15%     52.91% |         409      2.58%     55.49% |         445      2.81%     58.30% |         583      3.68%     61.97% |         353      2.23%     64.20% |         352      2.22%     66.42% |         369      2.33%     68.75% |         345      2.18%     70.93% |         372      2.35%     73.27% |         326      2.06%     75.33% |         359      2.26%     77.60% |         335      2.11%     79.71% |         387      2.44%     82.15% |         506      3.19%     85.34% |        1456      9.19%     94.53% |         514      3.24%     97.77% |         353      2.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        15850                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |         213      3.77%      3.77% |         323      5.72%      9.49% |         352      6.23%     15.72% |         205      3.63%     19.35% |         125      2.21%     21.57% |         325      5.75%     27.32% |         350      6.20%     33.52% |         156      2.76%     36.28% |         240      4.25%     40.53% |         186      3.29%     43.82% |         141      2.50%     46.32% |         146      2.58%     48.90% |         208      3.68%     52.58% |         328      5.81%     58.39% |         150      2.66%     61.05% |         158      2.80%     63.85% |         142      2.51%     66.36% |         137      2.43%     68.79% |         125      2.21%     71.00% |          96      1.70%     72.70% |         148      2.62%     75.32% |         146      2.58%     77.90% |         142      2.51%     80.42% |         209      3.70%     84.12% |         662     11.72%     95.84% |         152      2.69%     98.53% |          83      1.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total         5648                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |       47364      3.47%      3.47% |       61216      4.49%      7.96% |       48817      3.58%     11.53% |       46840      3.43%     14.96% |       57231      4.19%     19.16% |       54777      4.01%     23.17% |       48559      3.56%     26.73% |       43736      3.20%     29.93% |       42539      3.12%     33.05% |       47908      3.51%     36.56% |       47906      3.51%     40.07% |       63151      4.63%     44.70% |       50093      3.67%     48.37% |       48295      3.54%     51.90% |       43671      3.20%     55.10% |       47311      3.47%     58.57% |       47925      3.51%     62.08% |       49920      3.66%     65.74% |       41627      3.05%     68.79% |       47059      3.45%     72.24% |       47227      3.46%     75.70% |       61527      4.51%     80.21% |       47356      3.47%     83.67% |       43288      3.17%     86.85% |       83647      6.13%     92.97% |       53332      3.91%     96.88% |       42554      3.12%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total      1364876                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |       51057      3.19%      3.19% |       74029      4.63%      7.82% |       52435      3.28%     11.09% |       54062      3.38%     14.47% |       71171      4.45%     18.92% |       73152      4.57%     23.49% |       56965      3.56%     27.05% |       51052      3.19%     30.24% |       51341      3.21%     33.45% |       51761      3.23%     36.68% |       58933      3.68%     40.36% |       78131      4.88%     45.25% |       63995      4.00%     49.24% |       56431      3.53%     52.77% |       50524      3.16%     55.93% |       50913      3.18%     59.11% |       50701      3.17%     62.28% |       59753      3.73%     66.01% |       49785      3.11%     69.12% |       54097      3.38%     72.50% |       53801      3.36%     75.86% |       73356      4.58%     80.45% |       51352      3.21%     83.66% |       52127      3.26%     86.91% |       90885      5.68%     92.59% |       68525      4.28%     96.87% |       50023      3.13%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      1600357                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        5406      3.01%      3.01% |        6938      3.86%      6.87% |        9147      5.09%     11.97% |        5198      2.89%     14.86% |        4571      2.55%     17.41% |        6963      3.88%     21.28% |        6639      3.70%     24.98% |        4515      2.51%     27.49% |        4667      2.60%     30.09% |        4900      2.73%     32.82% |        4221      2.35%     35.17% |        4702      2.62%     37.79% |        5474      3.05%     40.84% |        7028      3.91%     44.75% |        4111      2.29%     47.04% |        4590      2.56%     49.59% |        4273      2.38%     51.97% |        4655      2.59%     54.57% |        4117      2.29%     56.86% |        3715      2.07%     58.93% |        4798      2.67%     61.60% |        4708      2.62%     64.22% |        5733      3.19%     67.41% |        6900      3.84%     71.25% |       43036     23.96%     95.22% |        4816      2.68%     97.90% |        3776      2.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       179597                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |        1339      2.23%      2.23% |        3007      5.01%      7.24% |        2084      3.47%     10.71% |        2691      4.48%     15.20% |        1155      1.92%     17.12% |        2864      4.77%     21.89% |        1816      3.03%     24.92% |        1087      1.81%     26.73% |        1169      1.95%     28.68% |        1218      2.03%     30.70% |        2766      4.61%     35.31% |        2438      4.06%     39.37% |        1638      2.73%     42.10% |        1500      2.50%     44.60% |        1058      1.76%     46.36% |        1123      1.87%     48.24% |        1076      1.79%     50.03% |        2835      4.72%     54.75% |        1071      1.78%     56.54% |        1063      1.77%     58.31% |        1106      1.84%     60.15% |        1324      2.21%     62.36% |        1240      2.07%     64.42% |        1318      2.20%     66.62% |       17851     29.74%     96.36% |        1230      2.05%     98.41% |         957      1.59%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total        60024                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |         277      2.83%      2.83% |         489      5.00%      7.83% |         469      4.79%     12.62% |         493      5.04%     17.66% |         230      2.35%     20.01% |         574      5.87%     25.87% |         555      5.67%     31.55% |         374      3.82%     35.37% |         316      3.23%     38.60% |         362      3.70%     42.30% |         391      4.00%     46.29% |         379      3.87%     50.16% |         487      4.98%     55.14% |         489      5.00%     60.14% |         257      2.63%     62.76% |         257      2.63%     65.39% |         271      2.77%     68.16% |         235      2.40%     70.56% |         260      2.66%     73.22% |         173      1.77%     74.98% |         266      2.72%     77.70% |         375      3.83%     81.53% |         323      3.30%     84.84% |         273      2.79%     87.63% |         593      6.06%     93.68% |         313      3.20%     96.88% |         305      3.12%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total         9786                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |          47      1.73%      1.73% |          75      2.76%      4.50% |         161      5.93%     10.43% |         101      3.72%     14.15% |          82      3.02%     17.17% |         189      6.96%     24.13% |         185      6.82%     30.95% |          76      2.80%     33.75% |          87      3.21%     36.96% |         116      4.27%     41.23% |          70      2.58%     43.81% |          73      2.69%     46.50% |         118      4.35%     50.85% |         191      7.04%     57.89% |          85      3.13%     61.02% |          87      3.21%     64.22% |          75      2.76%     66.99% |          69      2.54%     69.53% |          73      2.69%     72.22% |          80      2.95%     75.17% |          76      2.80%     77.97% |          79      2.91%     80.88% |          69      2.54%     83.42% |         128      4.72%     88.14% |         163      6.01%     94.14% |          83      3.06%     97.20% |          76      2.80%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         2714                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         142      3.37%      3.37% |         115      2.73%      6.09% |          67      1.59%      7.68% |         173      4.10%     11.78% |         149      3.53%     15.31% |          54      1.28%     16.59% |          84      1.99%     18.58% |         123      2.92%     21.50% |         145      3.44%     24.93% |         137      3.25%     28.18% |         158      3.74%     31.93% |         142      3.37%     35.29% |          56      1.33%     36.62% |         199      4.72%     41.34% |         405      9.60%     50.94% |         460     10.90%     61.84% |         134      3.18%     65.02% |         139      3.29%     68.31% |         138      3.27%     71.58% |         108      2.56%     74.14% |         126      2.99%     77.13% |         128      3.03%     80.16% |         161      3.82%     83.98% |         182      4.31%     88.29% |         216      5.12%     93.41% |         153      3.63%     97.04% |         125      2.96%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         4219                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |         186      3.29%      3.29% |         389      6.88%     10.17% |         212      3.75%     13.92% |         215      3.80%     17.72% |          87      1.54%     19.26% |         355      6.28%     25.53% |         263      4.65%     30.19% |         196      3.47%     33.65% |         232      4.10%     37.75% |         247      4.37%     42.12% |         148      2.62%     44.74% |         108      1.91%     46.65% |         260      4.60%     51.25% |         240      4.24%     55.49% |         139      2.46%     57.95% |         152      2.69%     60.64% |         149      2.63%     63.27% |         133      2.35%     65.62% |         137      2.42%     68.05% |          58      1.03%     69.07% |         131      2.32%     71.39% |         124      2.19%     73.58% |         208      3.68%     77.26% |         170      3.01%     80.27% |         797     14.09%     94.36% |         177      3.13%     97.49% |         142      2.51%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total         5655                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |      987593      3.68%      3.68% |      986219      3.67%      7.35% |      990593      3.69%     11.04% |      996778      3.71%     14.76% |      988755      3.68%     18.44% |      997299      3.72%     22.16% |      996348      3.71%     25.87% |      994966      3.71%     29.58% |      998064      3.72%     33.29% |      989847      3.69%     36.98% |      994011      3.70%     40.69% |      981420      3.66%     44.34% |      996236      3.71%     48.05% |      997435      3.72%     51.77% |      994844      3.71%     55.48% |      986156      3.67%     59.15% |      989176      3.69%     62.84% |      991279      3.69%     66.53% |      995702      3.71%     70.24% |      986804      3.68%     73.91% |      988718      3.68%     77.60% |      995087      3.71%     81.31% |      987592      3.68%     84.99% |      996798      3.71%     88.70% |     1041799      3.88%     92.58% |      995502      3.71%     96.29% |      996079      3.71%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     26841100                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |     7723352      3.66%      3.66% |     7875707      3.73%      7.38% |     7867672      3.72%     11.11% |     7782253      3.68%     14.79% |     7736968      3.66%     18.45% |     8003783      3.79%     22.24% |     7874852      3.73%     25.97% |     7725503      3.66%     29.62% |     7758184      3.67%     33.29% |     7738213      3.66%     36.96% |     7725579      3.66%     40.61% |     7744202      3.67%     44.28% |     7743988      3.67%     47.94% |     7849920      3.72%     51.66% |     7713828      3.65%     55.31% |     7708331      3.65%     58.96% |     7712787      3.65%     62.61% |     7718294      3.65%     66.26% |     7715525      3.65%     69.91% |     7691036      3.64%     73.55% |     7724713      3.66%     77.21% |     7751530      3.67%     80.88% |     7736956      3.66%     84.54% |     7781747      3.68%     88.22% |     9423742      4.46%     92.68% |     7747219      3.67%     96.35% |     7715698      3.65%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    211291582                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |         180      3.44%      3.44% |         258      4.93%      8.37% |         313      5.98%     14.35% |         200      3.82%     18.17% |         137      2.62%     20.79% |         314      6.00%     26.79% |         334      6.38%     33.17% |         149      2.85%     36.02% |         236      4.51%     40.53% |         180      3.44%     43.97% |         128      2.45%     46.42% |         135      2.58%     49.00% |         196      3.75%     52.74% |         311      5.94%     58.69% |         142      2.71%     61.40% |         144      2.75%     64.15% |         135      2.58%     66.73% |         132      2.52%     69.25% |         116      2.22%     71.47% |          86      1.64%     73.11% |         136      2.60%     75.71% |         137      2.62%     78.33% |         133      2.54%     80.87% |         200      3.82%     84.69% |         583     11.14%     95.83% |         140      2.68%     98.51% |          78      1.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total         5233                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |         144      2.22%      2.22% |         372      5.75%      7.97% |         307      4.74%     12.71% |         238      3.68%     16.39% |         155      2.39%     18.78% |         368      5.68%     24.47% |         371      5.73%     30.20% |         211      3.26%     33.46% |         214      3.31%     36.76% |         291      4.49%     41.26% |         174      2.69%     43.95% |         187      2.89%     46.83% |         289      4.46%     51.30% |         369      5.70%     57.00% |         184      2.84%     59.84% |         182      2.81%     62.65% |         157      2.43%     65.08% |         143      2.21%     67.28% |         172      2.66%     69.94% |         141      2.18%     72.12% |         156      2.41%     74.53% |         146      2.26%     76.78% |         193      2.98%     79.77% |         231      3.57%     83.33% |         766     11.83%     95.17% |         152      2.35%     97.51% |         161      2.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total         6474                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |        9740      2.14%      2.14% |       21857      4.80%      6.93% |       14125      3.10%     10.03% |       14384      3.16%     13.19% |       19068      4.18%     17.38% |       27336      6.00%     23.38% |       16086      3.53%     26.91% |       12210      2.68%     29.59% |       13895      3.05%     32.64% |        9212      2.02%     34.66% |       17355      3.81%     38.47% |       21500      4.72%     43.19% |       20242      4.44%     47.63% |       15912      3.49%     51.12% |       11371      2.50%     53.62% |        8651      1.90%     55.51% |        7464      1.64%     57.15% |       16678      3.66%     60.81% |       12697      2.79%     63.60% |       11248      2.47%     66.07% |       11835      2.60%     68.67% |       17225      3.78%     72.45% |       10249      2.25%     74.70% |       16375      3.59%     78.29% |       66816     14.66%     92.95% |       20550      4.51%     97.46% |       11552      2.54%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total       455633                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |       45400      3.63%      3.63% |       37216      2.97%      6.60% |       52753      4.21%     10.81% |       39847      3.18%     14.00% |       35424      2.83%     16.83% |       33900      2.71%     19.53% |       45424      3.63%     23.16% |       40969      3.27%     26.44% |       41207      3.29%     29.73% |       45900      3.67%     33.39% |       36666      2.93%     36.32% |       30746      2.46%     38.78% |       33575      2.68%     41.46% |       48461      3.87%     45.33% |       40599      3.24%     48.58% |       44516      3.56%     52.13% |       44033      3.52%     55.65% |       35586      2.84%     58.49% |       40456      3.23%     61.72% |       46828      3.74%     65.46% |       45133      3.61%     69.07% |       31329      2.50%     71.57% |       46601      3.72%     75.29% |       43673      3.49%     78.78% |      193011     15.42%     94.20% |       31600      2.52%     96.73% |       40998      3.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total      1251851                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |         371      2.77%      2.77% |         672      5.02%      7.79% |         753      5.62%     13.41% |         387      2.89%     16.29% |         273      2.04%     18.33% |         473      3.53%     21.86% |         504      3.76%     25.63% |         297      2.22%     27.84% |         320      2.39%     30.23% |         368      2.75%     32.98% |         210      1.57%     34.55% |         290      2.16%     36.71% |         443      3.31%     40.02% |         527      3.93%     43.95% |         247      1.84%     45.79% |         302      2.25%     48.05% |         224      1.67%     49.72% |         247      1.84%     51.56% |         238      1.78%     53.34% |         207      1.55%     54.89% |         310      2.31%     57.20% |         284      2.12%     59.32% |         356      2.66%     61.98% |         499      3.72%     65.70% |        3967     29.61%     95.31% |         334      2.49%     97.81% |         294      2.19%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total        13397                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |       45836      3.54%      3.54% |       57750      4.46%      7.99% |       46127      3.56%     11.55% |       43914      3.39%     14.94% |       55900      4.31%     19.26% |       51699      3.99%     23.25% |       46359      3.58%     26.82% |       42493      3.28%     30.10% |       41170      3.18%     33.28% |       46501      3.59%     36.87% |       45060      3.48%     40.34% |       60507      4.67%     45.01% |       48216      3.72%     48.73% |       46428      3.58%     52.32% |       42493      3.28%     55.60% |       46037      3.55%     59.15% |       46776      3.61%     62.76% |       46988      3.63%     66.38% |       40455      3.12%     69.51% |       45883      3.54%     73.05% |       45944      3.55%     76.59% |       60069      4.64%     81.23% |       45919      3.54%     84.77% |       41598      3.21%     87.98% |       62348      4.81%     92.79% |       51944      4.01%     96.80% |       41450      3.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      1295864                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |           2      2.38%      2.38% |           3      3.57%      5.95% |           4      4.76%     10.71% |           2      2.38%     13.10% |           0      0.00%     13.10% |           4      4.76%     17.86% |           4      4.76%     22.62% |           3      3.57%     26.19% |           4      4.76%     30.95% |           3      3.57%     34.52% |           2      2.38%     36.90% |           2      2.38%     39.29% |           3      3.57%     42.86% |           6      7.14%     50.00% |           2      2.38%     52.38% |           2      2.38%     54.76% |           3      3.57%     58.33% |           3      3.57%     61.90% |           3      3.57%     65.48% |           0      0.00%     65.48% |           6      7.14%     72.62% |           2      2.38%     75.00% |           2      2.38%     77.38% |           3      3.57%     80.95% |          12     14.29%     95.24% |           1      1.19%     96.43% |           3      3.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           84                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |          92      5.39%      5.39% |          85      4.98%     10.38% |         103      6.04%     16.41% |          74      4.34%     20.75% |          38      2.23%     22.98% |          62      3.63%     26.61% |          94      5.51%     32.12% |          42      2.46%     34.58% |         147      8.62%     43.20% |          98      5.74%     48.94% |          30      1.76%     50.70% |          27      1.58%     52.29% |          59      3.46%     55.74% |          32      1.88%     57.62% |          34      1.99%     59.61% |          41      2.40%     62.02% |          32      1.88%     63.89% |          32      1.88%     65.77% |          30      1.76%     67.53% |          23      1.35%     68.87% |          26      1.52%     70.40% |          27      1.58%     71.98% |         164      9.61%     81.59% |          50      2.93%     84.53% |         197     11.55%     96.07% |          33      1.93%     98.01% |          34      1.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total         1706                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |      365066      3.64%      3.64% |      370526      3.70%      7.34% |      376164      3.75%     11.09% |      363092      3.62%     14.71% |      360432      3.60%     18.31% |      407693      4.07%     22.37% |      373743      3.73%     26.10% |      358820      3.58%     29.68% |      360881      3.60%     33.28% |      360860      3.60%     36.88% |      358414      3.58%     40.46% |      359682      3.59%     44.04% |      362539      3.62%     47.66% |      370810      3.70%     51.36% |      357896      3.57%     54.93% |      359459      3.59%     58.51% |      358014      3.57%     62.09% |      359014      3.58%     65.67% |      358283      3.57%     69.24% |      354397      3.54%     72.78% |      359685      3.59%     76.36% |      360154      3.59%     79.96% |      363190      3.62%     83.58% |      366333      3.65%     87.23% |      561464      5.60%     92.83% |      361227      3.60%     96.44% |      357191      3.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total     10025029                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |      325669      3.56%      3.56% |      330654      3.61%      7.17% |      347509      3.80%     10.96% |      323120      3.53%     14.49% |      320551      3.50%     17.99% |      365848      4.00%     21.99% |      333740      3.65%     25.63% |      320209      3.50%     29.13% |      320858      3.50%     32.64% |      321542      3.51%     36.15% |      317703      3.47%     39.62% |      320908      3.50%     43.12% |      326366      3.56%     46.69% |      333834      3.65%     50.33% |      318273      3.48%     53.81% |      319903      3.49%     57.30% |      318282      3.48%     60.78% |      318804      3.48%     64.26% |      319162      3.49%     67.75% |      315565      3.45%     71.20% |      320614      3.50%     74.70% |      321217      3.51%     78.21% |      324550      3.54%     81.75% |      328543      3.59%     85.34% |      701073      7.66%     93.00% |      322946      3.53%     96.52% |      318387      3.48%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total      9155830                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |        1528      2.21%      2.21% |        3466      5.02%      7.24% |        2690      3.90%     11.13% |        2926      4.24%     15.37% |        1331      1.93%     17.30% |        3078      4.46%     21.76% |        2200      3.19%     24.95% |        1243      1.80%     26.75% |        1369      1.98%     28.74% |        1407      2.04%     30.77% |        2846      4.12%     34.90% |        2644      3.83%     38.73% |        1877      2.72%     41.45% |        1867      2.71%     44.15% |        1178      1.71%     45.86% |        1274      1.85%     47.71% |        1149      1.66%     49.37% |        2932      4.25%     53.62% |        1172      1.70%     55.32% |        1176      1.70%     57.02% |        1283      1.86%     58.88% |        1458      2.11%     61.00% |        1437      2.08%     63.08% |        1690      2.45%     65.53% |       21299     30.86%     96.39% |        1388      2.01%     98.40% |        1104      1.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total        69012                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |         257      3.86%      3.86% |         234      3.51%      7.37% |         148      2.22%      9.59% |         275      4.13%     13.72% |         195      2.93%     16.64% |         239      3.59%     20.23% |         179      2.69%     22.92% |         208      3.12%     26.04% |         283      4.25%     30.29% |         245      3.68%     33.96% |         230      3.45%     37.42% |         163      2.45%     39.86% |         164      2.46%     42.32% |         276      4.14%     46.47% |         480      7.20%     53.67% |         543      8.15%     61.82% |         219      3.29%     65.11% |         225      3.38%     68.48% |         208      3.12%     71.60% |         130      1.95%     73.56% |         191      2.87%     76.42% |         207      3.11%     79.53% |         252      3.78%     83.31% |         246      3.69%     87.00% |         398      5.97%     92.98% |         264      3.96%     96.94% |         204      3.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         6663                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |         170      3.18%      3.18% |         289      5.41%      8.60% |         317      5.94%     14.53% |         176      3.30%     17.83% |         118      2.21%     20.04% |         297      5.56%     25.60% |         301      5.64%     31.24% |         149      2.79%     34.03% |         158      2.96%     36.99% |         194      3.63%     40.62% |         126      2.36%     42.98% |         138      2.58%     45.56% |         217      4.06%     49.63% |         319      5.97%     55.60% |         134      2.51%     58.11% |         149      2.79%     60.90% |         133      2.49%     63.39% |         134      2.51%     65.90% |         120      2.25%     68.15% |          95      1.78%     69.93% |         140      2.62%     72.55% |         140      2.62%     75.17% |         132      2.47%     77.64% |         192      3.60%     81.24% |         799     14.96%     96.20% |         117      2.19%     98.39% |          86      1.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         5340                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv::total            5                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       46330      3.53%      3.53% |       58547      4.46%      7.99% |       47022      3.58%     11.58% |       44407      3.38%     14.96% |       56244      4.29%     19.25% |       52275      3.98%     23.24% |       46985      3.58%     26.82% |       42862      3.27%     30.08% |       41667      3.18%     33.26% |       46996      3.58%     36.84% |       45330      3.46%     40.30% |       60856      4.64%     44.94% |       48747      3.72%     48.65% |       47028      3.58%     52.24% |       42801      3.26%     55.50% |       46411      3.54%     59.04% |       47060      3.59%     62.62% |       47294      3.60%     66.23% |       40751      3.11%     69.34% |       46141      3.52%     72.85% |       46314      3.53%     76.38% |       60408      4.60%     80.99% |       46471      3.54%     84.53% |       42195      3.22%     87.75% |       66605      5.08%     92.82% |       52350      3.99%     96.81% |       41810      3.19%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      1311907                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |         135      1.91%      1.91% |         442      6.25%      8.16% |         453      6.41%     14.57% |         326      4.61%     19.19% |         122      1.73%     20.91% |         372      5.26%     26.17% |         438      6.20%     32.37% |         186      2.63%     35.00% |         266      3.76%     38.77% |         409      5.79%     44.55% |         142      2.01%     46.56% |         136      1.92%     48.49% |         323      4.57%     53.06% |         346      4.90%     57.95% |         136      1.92%     59.88% |         112      1.58%     61.46% |          88      1.25%     62.71% |         109      1.54%     64.25% |         107      1.51%     65.76% |         123      1.74%     67.50% |         116      1.64%     69.14% |         136      1.92%     71.07% |         290      4.10%     75.17% |         266      3.76%     78.93% |        1120     15.85%     94.78% |         231      3.27%     98.05% |         138      1.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         7068                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |       10045      2.17%      2.17% |       22053      4.76%      6.92% |       14268      3.08%     10.00% |       14627      3.15%     13.15% |       19458      4.20%     17.35% |       27657      5.96%     23.31% |       16365      3.53%     26.84% |       12595      2.72%     29.56% |       14161      3.05%     32.61% |        9372      2.02%     34.64% |       17752      3.83%     38.46% |       21914      4.73%     43.19% |       20516      4.42%     47.61% |       16276      3.51%     51.12% |       11783      2.54%     53.67% |        9067      1.96%     55.62% |        7901      1.70%     57.33% |       17074      3.68%     61.01% |       13117      2.83%     63.84% |       11628      2.51%     66.34% |       12245      2.64%     68.98% |       17598      3.80%     72.78% |       10393      2.24%     75.02% |       16694      3.60%     78.62% |       66358     14.31%     92.93% |       20843      4.50%     97.43% |       11927      2.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total       463687                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |          46      9.60%      9.60% |          65     13.57%     23.17% |          43      8.98%     32.15% |          14      2.92%     35.07% |           7      1.46%     36.53% |          12      2.51%     39.04% |          17      3.55%     42.59% |           9      1.88%     44.47% |           6      1.25%     45.72% |          10      2.09%     47.81% |          13      2.71%     50.52% |          11      2.30%     52.82% |          14      2.92%     55.74% |          20      4.18%     59.92% |           8      1.67%     61.59% |          15      3.13%     64.72% |           7      1.46%     66.18% |           6      1.25%     67.43% |           9      1.88%     69.31% |          10      2.09%     71.40% |          12      2.51%     73.90% |           9      1.88%     75.78% |           9      1.88%     77.66% |           9      1.88%     79.54% |          79     16.49%     96.03% |          13      2.71%     98.75% |           6      1.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total          479                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1448      2.27%      2.27% |        3057      4.79%      7.06% |        2112      3.31%     10.37% |        2859      4.48%     14.85% |        1316      2.06%     16.91% |        2907      4.55%     21.46% |        1884      2.95%     24.41% |        1203      1.88%     26.30% |        1310      2.05%     28.35% |        1349      2.11%     30.46% |        2911      4.56%     35.03% |        2569      4.02%     39.05% |        1682      2.64%     41.69% |        1682      2.64%     44.32% |        1455      2.28%     46.60% |        1569      2.46%     49.06% |        1203      1.88%     50.94% |        2969      4.65%     55.59% |        1200      1.88%     57.47% |        1161      1.82%     59.29% |        1220      1.91%     61.21% |        1443      2.26%     63.47% |        1392      2.18%     65.65% |        1491      2.34%     67.98% |       17988     28.18%     96.16% |        1371      2.15%     98.31% |        1077      1.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total        63828                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |           1      2.33%      2.33% |          16     37.21%     39.53% |           1      2.33%     41.86% |           3      6.98%     48.84% |           0      0.00%     48.84% |           1      2.33%     51.16% |           6     13.95%     65.12% |           0      0.00%     65.12% |           0      0.00%     65.12% |           0      0.00%     65.12% |           0      0.00%     65.12% |           0      0.00%     65.12% |           0      0.00%     65.12% |           0      0.00%     65.12% |           0      0.00%     65.12% |           1      2.33%     67.44% |           0      0.00%     67.44% |           3      6.98%     74.42% |           0      0.00%     74.42% |           0      0.00%     74.42% |           3      6.98%     81.40% |           2      4.65%     86.05% |           0      0.00%     86.05% |           1      2.33%     88.37% |           5     11.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total           43                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |          13     20.31%     20.31% |           0      0.00%     20.31% |           4      6.25%     26.56% |           9     14.06%     40.62% |          19     29.69%     70.31% |           1      1.56%     71.88% |           1      1.56%     73.44% |           2      3.12%     76.56% |           2      3.12%     79.69% |           4      6.25%     85.94% |           0      0.00%     85.94% |           0      0.00%     85.94% |           2      3.12%     89.06% |           3      4.69%     93.75% |           0      0.00%     93.75% |           1      1.56%     95.31% |           0      0.00%     95.31% |           1      1.56%     96.88% |           0      0.00%     96.88% |           0      0.00%     96.88% |           0      0.00%     96.88% |           0      0.00%     96.88% |           0      0.00%     96.88% |           0      0.00%     96.88% |           0      0.00%     96.88% |           1      1.56%     98.44% |           1      1.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total           64                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        2605     16.48%     16.48% |         927      5.86%     22.34% |         740      4.68%     27.03% |         675      4.27%     31.30% |         390      2.47%     33.76% |         606      3.83%     37.60% |         632      4.00%     41.60% |         450      2.85%     44.44% |         553      3.50%     47.94% |         440      2.78%     50.72% |         340      2.15%     52.88% |         409      2.59%     55.46% |         445      2.82%     58.28% |         583      3.69%     61.97% |         353      2.23%     64.20% |         351      2.22%     66.42% |         369      2.33%     68.75% |         342      2.16%     70.92% |         372      2.35%     73.27% |         326      2.06%     75.33% |         356      2.25%     77.59% |         333      2.11%     79.69% |         387      2.45%     82.14% |         505      3.19%     85.34% |        1451      9.18%     94.52% |         514      3.25%     97.77% |         353      2.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        15807                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |         213      3.77%      3.77% |         323      5.72%      9.49% |         352      6.23%     15.72% |         205      3.63%     19.35% |         125      2.21%     21.57% |         325      5.75%     27.32% |         350      6.20%     33.52% |         156      2.76%     36.28% |         240      4.25%     40.53% |         186      3.29%     43.82% |         141      2.50%     46.32% |         146      2.58%     48.90% |         208      3.68%     52.58% |         328      5.81%     58.39% |         150      2.66%     61.05% |         158      2.80%     63.85% |         142      2.51%     66.36% |         137      2.43%     68.79% |         125      2.21%     71.00% |          96      1.70%     72.70% |         148      2.62%     75.32% |         146      2.58%     77.90% |         142      2.51%     80.42% |         209      3.70%     84.12% |         662     11.72%     95.84% |         152      2.69%     98.53% |          83      1.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total         5648                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            5                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           2      9.09%      9.09% |           6     27.27%     36.36% |           0      0.00%     36.36% |           3     13.64%     50.00% |           0      0.00%     50.00% |           1      4.55%     54.55% |           2      9.09%     63.64% |           0      0.00%     63.64% |           1      4.55%     68.18% |           1      4.55%     72.73% |           1      4.55%     77.27% |           0      0.00%     77.27% |           0      0.00%     77.27% |           0      0.00%     77.27% |           0      0.00%     77.27% |           0      0.00%     77.27% |           0      0.00%     77.27% |           3     13.64%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      4.55%     95.45% |           0      0.00%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total           22                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |       47362      3.47%      3.47% |       61210      4.48%      7.95% |       48817      3.58%     11.53% |       46837      3.43%     14.96% |       57231      4.19%     19.16% |       54776      4.01%     23.17% |       48557      3.56%     26.73% |       43736      3.20%     29.93% |       42538      3.12%     33.05% |       47907      3.51%     36.56% |       47905      3.51%     40.07% |       63151      4.63%     44.70% |       50093      3.67%     48.37% |       48295      3.54%     51.90% |       43671      3.20%     55.10% |       47311      3.47%     58.57% |       47925      3.51%     62.08% |       49917      3.66%     65.74% |       41627      3.05%     68.79% |       47059      3.45%     72.24% |       47227      3.46%     75.70% |       61527      4.51%     80.20% |       47356      3.47%     83.67% |       43287      3.17%     86.85% |       83646      6.13%     92.97% |       53331      3.91%     96.88% |       42554      3.12%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total      1364853                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           2      8.70%      8.70% |           6     26.09%     34.78% |           0      0.00%     34.78% |           3     13.04%     47.83% |           0      0.00%     47.83% |           1      4.35%     52.17% |           2      8.70%     60.87% |           0      0.00%     60.87% |           1      4.35%     65.22% |           1      4.35%     69.57% |           1      4.35%     73.91% |           0      0.00%     73.91% |           0      0.00%     73.91% |           0      0.00%     73.91% |           0      0.00%     73.91% |           0      0.00%     73.91% |           0      0.00%     73.91% |           3     13.04%     86.96% |           0      0.00%     86.96% |           0      0.00%     86.96% |           0      0.00%     86.96% |           0      0.00%     86.96% |           0      0.00%     86.96% |           1      4.35%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total           23                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR |       12015      6.69%      6.69% |        9508      5.29%     11.98% |        8631      4.81%     16.79% |       10517      5.86%     22.65% |       13899      7.74%     30.38% |       12248      6.82%     37.20% |       11361      6.33%     43.53% |       11401      6.35%     49.88% |       11627      6.47%     56.35% |       10898      6.07%     62.42% |       13290      7.40%     69.82% |        8978      5.00%     74.82% |       10663      5.94%     80.76% |       12454      6.93%     87.69% |       12000      6.68%     94.37% |       10106      5.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR::total       179596                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS   |      100793      6.29%      6.29% |      108877      6.79%     13.07% |      133461      8.32%     21.40% |       91671      5.72%     27.11% |       99845      6.23%     33.34% |      101319      6.32%     39.66% |       90889      5.67%     45.33% |      103982      6.48%     51.81% |       85986      5.36%     57.17% |       89841      5.60%     62.77% |       96209      6.00%     68.77% |      108116      6.74%     75.52% |      100900      6.29%     81.81% |      101090      6.30%     88.11% |       90520      5.64%     93.76% |      100124      6.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS::total      1603623                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX   |        4527      7.03%      7.03% |        5181      8.04%     15.07% |        6519     10.12%     25.19% |        3188      4.95%     30.14% |        2704      4.20%     34.34% |        3947      6.13%     40.46% |        2871      4.46%     44.92% |        3450      5.36%     50.27% |        3468      5.38%     55.66% |        2667      4.14%     59.80% |        7906     12.27%     72.07% |        4187      6.50%     78.57% |        3205      4.98%     83.55% |        3532      5.48%     89.03% |        3684      5.72%     94.75% |        3384      5.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX::total        64420                       (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE |         487      9.26%      9.26% |         356      6.77%     16.02% |         409      7.77%     23.79% |         282      5.36%     29.15% |         395      7.51%     36.66% |         141      2.68%     39.34% |          97      1.84%     41.18% |         193      3.67%     44.85% |         170      3.23%     48.08% |         113      2.15%     50.23% |         242      4.60%     54.83% |          90      1.71%     56.54% |         607     11.54%     68.07% |         168      3.19%     71.27% |         610     11.59%     82.86% |         902     17.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE::total         5262                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX   |       76292      5.59%      5.59% |       95687      7.01%     12.60% |       94285      6.91%     19.51% |       79516      5.83%     25.33% |       83840      6.14%     31.48% |       86644      6.35%     37.82% |       75966      5.57%     43.39% |       94054      6.89%     50.28% |       80259      5.88%     56.16% |       74485      5.46%     61.62% |       94184      6.90%     68.52% |       89927      6.59%     75.11% |       84714      6.21%     81.31% |       89546      6.56%     87.87% |       82137      6.02%     93.89% |       83361      6.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX::total      1364897                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data  |        1890      6.63%      6.63% |        1851      6.50%     13.13% |        1841      6.46%     19.59% |        1866      6.55%     26.15% |        1786      6.27%     32.41% |        1816      6.37%     38.79% |        1756      6.16%     44.95% |        1769      6.21%     51.16% |        1775      6.23%     57.39% |        1710      6.00%     63.40% |        1726      6.06%     69.46% |        1702      5.97%     75.43% |        1694      5.95%     81.38% |        1692      5.94%     87.32% |        1770      6.21%     93.53% |        1843      6.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data::total        28487                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack   |           3     42.86%     42.86% |           2     28.57%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack::total            7                       (Unspecified)
system.ruby.L2Cache_Controller.WB_Data   |         406      7.59%      7.59% |         343      6.41%     14.00% |         429      8.02%     22.01% |         304      5.68%     27.70% |         365      6.82%     34.52% |         140      2.62%     37.13% |          90      1.68%     38.82% |         202      3.77%     42.59% |         198      3.70%     46.29% |         120      2.24%     48.53% |         247      4.62%     53.15% |          89      1.66%     54.81% |         656     12.26%     67.07% |         154      2.88%     69.95% |         645     12.05%     82.00% |         963     18.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data::total         5351                       (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean |         228     13.26%     13.26% |         115      6.69%     19.95% |         120      6.98%     26.93% |          97      5.64%     32.58% |         143      8.32%     40.90% |          85      4.94%     45.84% |          91      5.29%     51.13% |          78      4.54%     55.67% |          91      5.29%     60.97% |          98      5.70%     66.67% |          80      4.65%     71.32% |          73      4.25%     75.57% |          92      5.35%     80.92% |          67      3.90%     84.82% |         140      8.14%     92.96% |         121      7.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean::total         1719                       (Unspecified)
system.ruby.L2Cache_Controller.Unblock   |         634      8.97%      8.97% |         458      6.48%     15.45% |         548      7.75%     23.20% |         400      5.66%     28.86% |         508      7.19%     36.05% |         225      3.18%     39.23% |         181      2.56%     41.79% |         280      3.96%     45.76% |         289      4.09%     49.84% |         218      3.08%     52.93% |         327      4.63%     57.56% |         162      2.29%     59.85% |         748     10.58%     70.43% |         221      3.13%     73.56% |         785     11.11%     84.66% |        1084     15.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock::total         7068                       (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock |       77936      5.64%      5.64% |       97069      7.03%     12.67% |       95276      6.90%     19.57% |       80386      5.82%     25.39% |       84717      6.13%     31.52% |       87521      6.34%     37.85% |       76635      5.55%     43.40% |       94835      6.87%     50.27% |       81443      5.90%     56.16% |       75118      5.44%     61.60% |       94954      6.87%     68.47% |       90638      6.56%     75.04% |       86019      6.23%     81.26% |       90193      6.53%     87.79% |       83562      6.05%     93.84% |       85081      6.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock::total      1381383                       (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv   |           6     42.86%     42.86% |           4     28.57%     71.43% |           2     14.29%     85.71% |           2     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv::total           14                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         292      5.82%      5.82% |         302      6.02%     11.83% |         305      6.08%     17.91% |         323      6.43%     24.34% |         313      6.24%     30.58% |         299      5.96%     36.53% |         310      6.18%     42.71% |         322      6.41%     49.12% |         346      6.89%     56.02% |         319      6.35%     62.37% |         313      6.24%     68.61% |         321      6.39%     75.00% |         312      6.22%     81.22% |         319      6.35%     87.57% |         322      6.41%     93.98% |         302      6.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         5020                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS |         517      6.77%      6.77% |         519      6.80%     13.57% |         597      7.82%     21.39% |         564      7.39%     28.78% |         540      7.07%     35.85% |         504      6.60%     42.45% |         444      5.82%     48.26% |         426      5.58%     53.84% |         408      5.34%     59.19% |         414      5.42%     64.61% |         442      5.79%     70.40% |         429      5.62%     76.02% |         431      5.65%     81.66% |         362      4.74%     86.40% |         500      6.55%     92.95% |         538      7.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS::total         7635                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX |        1081      6.83%      6.83% |        1030      6.51%     13.33% |         939      5.93%     19.26% |         979      6.18%     25.45% |         933      5.89%     31.34% |        1013      6.40%     37.74% |        1002      6.33%     44.07% |        1021      6.45%     50.52% |        1021      6.45%     56.97% |         977      6.17%     63.14% |         971      6.13%     69.27% |         952      6.01%     75.28% |         951      6.01%     81.29% |        1011      6.39%     87.68% |         948      5.99%     93.66% |        1003      6.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX::total        15832                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |       11667      6.71%      6.71% |        9162      5.27%     11.97% |        8293      4.77%     16.74% |       10154      5.84%     22.58% |       13541      7.78%     30.36% |       11907      6.84%     37.21% |       11014      6.33%     43.54% |       11044      6.35%     49.89% |       11245      6.46%     56.35% |       10543      6.06%     62.41% |       12942      7.44%     69.85% |        8625      4.96%     74.81% |       10321      5.93%     80.74% |       12103      6.96%     87.70% |       11632      6.69%     94.39% |        9763      5.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total       173956                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS |       27145      9.57%      9.57% |       16810      5.93%     15.50% |       44502     15.69%     31.19% |       14278      5.03%     36.22% |       17589      6.20%     42.42% |       17609      6.21%     48.63% |       17008      6.00%     54.62% |       12405      4.37%     59.00% |        7824      2.76%     61.76% |       17262      6.09%     67.84% |        9039      3.19%     71.03% |       21564      7.60%     78.63% |       17878      6.30%     84.93% |       14332      5.05%     89.99% |       10394      3.66%     93.65% |       18013      6.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS::total       283652                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX |          39      7.96%      7.96% |          58     11.84%     19.80% |          23      4.69%     24.49% |          30      6.12%     30.61% |          29      5.92%     36.53% |           9      1.84%     38.37% |           5      1.02%     39.39% |          23      4.69%     44.08% |          39      7.96%     52.04% |          10      2.04%     54.08% |           8      1.63%     55.71% |           6      1.22%     56.94% |          60     12.24%     69.18% |           4      0.82%     70.00% |          65     13.27%     83.27% |          82     16.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX::total          490                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |         478      9.25%      9.25% |         346      6.69%     15.94% |         406      7.85%     23.80% |         272      5.26%     29.06% |         388      7.51%     36.56% |         141      2.73%     39.29% |          95      1.84%     41.13% |         188      3.64%     44.77% |         168      3.25%     48.02% |         111      2.15%     50.16% |         240      4.64%     54.81% |          87      1.68%     56.49% |         597     11.55%     68.04% |         161      3.11%     71.15% |         602     11.65%     82.80% |         889     17.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total         5169                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX |           2      9.52%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           1      4.76%     14.29% |           0      0.00%     14.29% |           1      4.76%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           1      4.76%     23.81% |           2      9.52%     33.33% |           0      0.00%     33.33% |           1      4.76%     38.10% |           2      9.52%     47.62% |           0      0.00%     47.62% |           5     23.81%     71.43% |           6     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX::total           21                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS |       72444      5.55%      5.55% |       91054      6.98%     12.53% |       87771      6.73%     19.26% |       76386      5.86%     25.12% |       81109      6.22%     31.34% |       82946      6.36%     37.69% |       73241      5.61%     43.31% |       90790      6.96%     50.27% |       77415      5.93%     56.20% |       71935      5.51%     61.72% |       86378      6.62%     68.34% |       85943      6.59%     74.93% |       81796      6.27%     81.20% |       86155      6.60%     87.80% |       78797      6.04%     93.84% |       80299      6.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS::total      1304459                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX |        2563      6.22%      6.22% |        3363      8.16%     14.37% |        5232     12.69%     27.06% |        1918      4.65%     31.71% |        1530      3.71%     35.42% |        2429      5.89%     41.31% |        1529      3.71%     45.02% |        2074      5.03%     50.05% |        1684      4.08%     54.13% |        1428      3.46%     57.59% |        6649     16.12%     73.72% |        2835      6.87%     80.59% |        1774      4.30%     84.89% |        2269      5.50%     90.40% |        2150      5.21%     95.61% |        1810      4.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX::total        41237                       (Unspecified)
system.ruby.L2Cache_Controller.M.MEM_Inv |           3     60.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.MEM_Inv::total            5                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS |         634      8.97%      8.97% |         458      6.48%     15.45% |         548      7.75%     23.20% |         400      5.66%     28.86% |         508      7.19%     36.05% |         225      3.18%     39.23% |         181      2.56%     41.79% |         280      3.96%     45.76% |         289      4.09%     49.84% |         218      3.08%     52.93% |         327      4.63%     57.56% |         162      2.29%     59.85% |         748     10.58%     70.43% |         221      3.13%     73.56% |         785     11.11%     84.66% |        1084     15.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS::total         7068                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX |         831     12.31%     12.31% |         711     10.54%     22.85% |         324      4.80%     27.65% |         253      3.75%     31.40% |         198      2.93%     34.34% |         495      7.34%     41.67% |         330      4.89%     46.56% |         326      4.83%     51.39% |         715     10.60%     61.99% |         248      3.68%     65.66% |         275      4.08%     69.74% |         392      5.81%     75.55% |         419      6.21%     81.76% |         244      3.62%     85.37% |         510      7.56%     92.93% |         477      7.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX::total         6748                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX |       76288      5.59%      5.59% |       95687      7.01%     12.60% |       94285      6.91%     19.51% |       79514      5.83%     25.33% |       83840      6.14%     31.48% |       86641      6.35%     37.82% |       75966      5.57%     43.39% |       94054      6.89%     50.28% |       80257      5.88%     56.16% |       74481      5.46%     61.62% |       94184      6.90%     68.52% |       89925      6.59%     75.11% |       84710      6.21%     81.32% |       89546      6.56%     87.88% |       82127      6.02%     93.89% |       83348      6.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX::total      1364853                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           3     42.86%     42.86% |           2     28.57%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total            7                       (Unspecified)
system.ruby.L2Cache_Controller.M_I.MEM_Inv |           3     60.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.MEM_Inv::total            5                       (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS |          17      9.09%      9.09% |          12      6.42%     15.51% |          16      8.56%     24.06% |          16      8.56%     32.62% |          10      5.35%     37.97% |          16      8.56%     46.52% |          11      5.88%     52.41% |          13      6.95%     59.36% |           7      3.74%     63.10% |           5      2.67%     65.78% |           9      4.81%     70.59% |           6      3.21%     73.80% |           9      4.81%     78.61% |          13      6.95%     85.56% |          10      5.35%     90.91% |          17      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS::total          187                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data |         500      6.71%      6.71% |         507      6.81%     13.52% |         581      7.80%     21.32% |         548      7.36%     28.68% |         530      7.12%     35.79% |         488      6.55%     42.35% |         433      5.81%     48.16% |         413      5.55%     53.71% |         401      5.38%     59.09% |         409      5.49%     64.58% |         433      5.81%     70.39% |         423      5.68%     76.07% |         422      5.67%     81.74% |         349      4.69%     86.43% |         490      6.58%     93.00% |         521      7.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         7448                       (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |          56      9.03%      9.03% |          44      7.10%     16.13% |          33      5.32%     21.45% |          40      6.45%     27.90% |          45      7.26%     35.16% |          42      6.77%     41.94% |          37      5.97%     47.90% |          35      5.65%     53.55% |          36      5.81%     59.35% |          36      5.81%     65.16% |          35      5.65%     70.81% |          32      5.16%     75.97% |          30      4.84%     80.81% |          32      5.16%     85.97% |          46      7.42%     93.39% |          41      6.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total          620                       (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS |          22     31.43%     31.43% |           1      1.43%     32.86% |           6      8.57%     41.43% |           2      2.86%     44.29% |           3      4.29%     48.57% |           7     10.00%     58.57% |           2      2.86%     61.43% |           1      1.43%     62.86% |           0      0.00%     62.86% |           1      1.43%     64.29% |           4      5.71%     70.00% |           1      1.43%     71.43% |           6      8.57%     80.00% |           3      4.29%     84.29% |           1      1.43%     85.71% |          10     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS::total           70                       (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data |         309      5.93%      5.93% |         314      6.03%     11.96% |         321      6.16%     18.13% |         339      6.51%     24.64% |         323      6.20%     30.84% |         315      6.05%     36.89% |         321      6.16%     43.06% |         335      6.43%     49.49% |         353      6.78%     56.27% |         324      6.22%     62.49% |         322      6.18%     68.68% |         327      6.28%     74.96% |         321      6.16%     81.12% |         332      6.38%     87.50% |         332      6.38%     93.87% |         319      6.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data::total         5207                       (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     80.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETX::total            5                       (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data |        1081      6.83%      6.83% |        1030      6.51%     13.33% |         939      5.93%     19.26% |         979      6.18%     25.45% |         933      5.89%     31.34% |        1013      6.40%     37.74% |        1002      6.33%     44.07% |        1021      6.45%     50.52% |        1021      6.45%     56.97% |         977      6.17%     63.14% |         971      6.13%     69.27% |         952      6.01%     75.28% |         951      6.01%     81.29% |        1011      6.39%     87.68% |         948      5.99%     93.66% |        1003      6.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data::total        15832                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           3      0.92%      0.92% |           6      1.83%      2.75% |           9      2.75%      5.50% |          15      4.59%     10.09% |          58     17.74%     27.83% |           6      1.83%     29.66% |           0      0.00%     29.66% |          27      8.26%     37.92% |          26      7.95%     45.87% |           4      1.22%     47.09% |           6      1.83%     48.93% |           1      0.31%     49.24% |          19      5.81%     55.05% |           1      0.31%     55.35% |          27      8.26%     63.61% |         119     36.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total          327                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           5     33.33%     33.33% |           0      0.00%     33.33% |           2     13.33%     46.67% |           3     20.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           4     26.67%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           1      6.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           15                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           3      4.69%      4.69% |          10     15.62%     20.31% |           3      4.69%     25.00% |           6      9.38%     34.38% |           7     10.94%     45.31% |           0      0.00%     45.31% |           2      3.12%     48.44% |           5      7.81%     56.25% |           2      3.12%     59.38% |           2      3.12%     62.50% |           1      1.56%     64.06% |           2      3.12%     67.19% |           0      0.00%     67.19% |           6      9.38%     76.56% |           4      6.25%     82.81% |          11     17.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total           64                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |         517      9.14%      9.14% |         404      7.14%     16.27% |         429      7.58%     23.86% |         302      5.34%     29.19% |         417      7.37%     36.56% |         150      2.65%     39.21% |         100      1.77%     40.98% |         211      3.73%     44.71% |         207      3.66%     48.37% |         121      2.14%     50.50% |         248      4.38%     54.89% |          93      1.64%     56.53% |         657     11.61%     68.14% |         165      2.92%     71.05% |         667     11.79%     82.84% |         971     17.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         5659                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           4      2.90%      2.90% |           9      6.52%      9.42% |           8      5.80%     15.22% |           7      5.07%     20.29% |          11      7.97%     28.26% |           4      2.90%     31.16% |           2      1.45%     32.61% |          38     27.54%     60.14% |          13      9.42%     69.57% |           1      0.72%     70.29% |           1      0.72%     71.01% |           7      5.07%     76.09% |           6      4.35%     80.43% |           2      1.45%     81.88% |           5      3.62%     85.51% |          20     14.49%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total          138                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |          13     17.11%     17.11% |           9     11.84%     28.95% |           1      1.32%     30.26% |           6      7.89%     38.16% |           4      5.26%     43.42% |           1      1.32%     44.74% |           5      6.58%     51.32% |           6      7.89%     59.21% |           4      5.26%     64.47% |           4      5.26%     69.74% |           3      3.95%     73.68% |           1      1.32%     75.00% |           1      1.32%     76.32% |           4      5.26%     81.58% |           7      9.21%     90.79% |           7      9.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           76                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       77419      5.63%      5.63% |       96665      7.03%     12.65% |       94847      6.89%     19.55% |       80084      5.82%     25.37% |       84300      6.13%     31.50% |       87371      6.35%     37.85% |       76535      5.56%     43.41% |       94624      6.88%     50.29% |       81236      5.90%     56.19% |       74997      5.45%     61.65% |       94706      6.88%     68.53% |       90545      6.58%     75.11% |       85362      6.20%     81.32% |       90028      6.54%     87.86% |       82895      6.03%     93.89% |       84110      6.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total      1375724                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           6      7.50%      7.50% |           8     10.00%     17.50% |           4      5.00%     22.50% |           3      3.75%     26.25% |          15     18.75%     45.00% |           2      2.50%     47.50% |           0      0.00%     47.50% |           2      2.50%     50.00% |           4      5.00%     55.00% |           1      1.25%     56.25% |           3      3.75%     60.00% |           3      3.75%     63.75% |           5      6.25%     70.00% |           1      1.25%     71.25% |           1      1.25%     72.50% |          22     27.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           80                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           5     31.25%     31.25% |           0      0.00%     31.25% |           0      0.00%     31.25% |           6     37.50%     68.75% |           0      0.00%     68.75% |           0      0.00%     68.75% |           0      0.00%     68.75% |           1      6.25%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           4     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           16                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           5     31.25%     31.25% |           0      0.00%     31.25% |           0      0.00%     31.25% |           2     12.50%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           1      6.25%     50.00% |           5     31.25%     81.25% |           1      6.25%     87.50% |           2     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total           16                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX |           2      9.52%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           1      4.76%     14.29% |           0      0.00%     14.29% |           1      4.76%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           1      4.76%     23.81% |           2      9.52%     33.33% |           0      0.00%     33.33% |           1      4.76%     38.10% |           2      9.52%     47.62% |           0      0.00%     47.62% |           5     23.81%     71.43% |           6     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX::total           21                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |         247      6.40%      6.40% |         232      6.01%     12.42% |         300      7.78%     20.19% |         207      5.37%     25.56% |         274      7.10%     32.66% |          93      2.41%     35.07% |          58      1.50%     36.57% |         166      4.30%     40.88% |         146      3.78%     44.66% |          90      2.33%     46.99% |         163      4.22%     51.22% |          64      1.66%     52.88% |         463     12.00%     64.88% |          98      2.54%     67.42% |         449     11.64%     79.06% |         808     20.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         3858                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |         167     13.53%     13.53% |          76      6.16%     19.69% |          87      7.05%     26.74% |          69      5.59%     32.33% |         110      8.91%     41.25% |          69      5.59%     46.84% |          65      5.27%     52.11% |          64      5.19%     57.29% |          66      5.35%     62.64% |          72      5.83%     68.48% |          55      4.46%     72.93% |          53      4.29%     77.23% |          59      4.78%     82.01% |          41      3.32%     85.33% |          97      7.86%     93.19% |          84      6.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total         1234                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock |         220     11.13%     11.13% |         150      7.59%     18.72% |         161      8.15%     26.87% |         124      6.28%     33.15% |         124      6.28%     39.42% |          63      3.19%     42.61% |          58      2.94%     45.55% |          50      2.53%     48.08% |          77      3.90%     51.97% |          56      2.83%     54.81% |         109      5.52%     60.32% |          45      2.28%     62.60% |         226     11.44%     74.04% |          82      4.15%     78.19% |         239     12.10%     90.28% |         192      9.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total         1976                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETS |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETS::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE::total            7                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_PUTX::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data |         159     10.66%     10.66% |         111      7.44%     18.11% |         128      8.58%     26.69% |          96      6.44%     33.13% |          91      6.10%     39.24% |          47      3.15%     42.39% |          32      2.15%     44.53% |          36      2.41%     46.95% |          52      3.49%     50.44% |          30      2.01%     52.45% |          84      5.63%     58.08% |          25      1.68%     59.76% |         193     12.94%     72.70% |          56      3.76%     76.46% |         196     13.15%     89.60% |         155     10.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total         1491                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |          61     12.58%     12.58% |          39      8.04%     20.62% |          33      6.80%     27.42% |          28      5.77%     33.20% |          33      6.80%     40.00% |          16      3.30%     43.30% |          26      5.36%     48.66% |          14      2.89%     51.55% |          25      5.15%     56.70% |          26      5.36%     62.06% |          25      5.15%     67.22% |          20      4.12%     71.34% |          33      6.80%     78.14% |          26      5.36%     83.51% |          43      8.87%     92.37% |          37      7.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total          485                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            5                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETX::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           4     66.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total            6                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock |         414      8.13%      8.13% |         308      6.05%     14.18% |         387      7.60%     21.78% |         276      5.42%     27.20% |         384      7.54%     34.74% |         162      3.18%     37.92% |         123      2.42%     40.34% |         230      4.52%     44.85% |         212      4.16%     49.02% |         162      3.18%     52.20% |         218      4.28%     56.48% |         117      2.30%     58.78% |         522     10.25%     69.03% |         139      2.73%     71.76% |         546     10.72%     82.48% |         892     17.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         5092                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples     39721051                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     4.095960                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.189796                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    15.817892                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |    38552478     97.06%     97.06% |     1142109      2.88%     99.93% |       21127      0.05%     99.99% |        4505      0.01%    100.00% |         830      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total     39721051                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples     38117980                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    38117980    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total     38117980                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples      1603071                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    77.711992                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    74.141608                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    23.502957                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |      434498     27.10%     27.10% |     1142109     71.25%     98.35% |       21127      1.32%     99.67% |        4505      0.28%     99.95% |         830      0.05%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total      1603071                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples      9110060                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.734384                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.029504                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    10.838047                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |     9065065     99.51%     99.51% |       28366      0.31%     99.82% |        3843      0.04%     99.86% |        9026      0.10%     99.96% |        3758      0.04%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total      9110060                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples      9052232                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |     9052232    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total      9052232                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples        57828                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   116.692761                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    97.587491                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    72.146154                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |       12833     22.19%     22.19% |       28366     49.05%     71.24% |        3843      6.65%     77.89% |        9026     15.61%     93.50% |        3758      6.50%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total        57828                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    211471178                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.063625                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.003628                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.346054                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   211296579     99.92%     99.92% |       57991      0.03%     99.94% |       82576      0.04%     99.98% |       28616      0.01%    100.00% |         857      0.00%    100.00% |        1823      0.00%    100.00% |        1512      0.00%    100.00% |        1002      0.00%    100.00% |         221      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    211471178                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    211291582                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   211291582    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    211291582                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples       179596                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    75.916908                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    71.096162                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    29.547541                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |        4997      2.78%      2.78% |       57991     32.29%     35.07% |       82576     45.98%     81.05% |       28616     15.93%     96.98% |         857      0.48%     97.46% |        1823      1.02%     98.48% |        1512      0.84%     99.32% |        1002      0.56%     99.88% |         221      0.12%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total       179596                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples        83331                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     7.354154                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.306437                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    28.456260                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |       79186     95.03%     95.03% |        2860      3.43%     98.46% |         794      0.95%     99.41% |         402      0.48%     99.89% |          87      0.10%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total        83331                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples        78496                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       78496    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total        78496                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         4835                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   110.513547                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   100.179425                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    51.567293                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |         690     14.27%     14.27% |        2860     59.15%     73.42% |         794     16.42%     89.84% |         402      8.31%     98.16% |          87      1.80%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         4835                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        22656                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    33.761520                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     4.037372                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    54.259495                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |       16473     72.71%     72.71% |        3867     17.07%     89.78% |        2042      9.01%     98.79% |         211      0.93%     99.72% |          60      0.26%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total        22656                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        15843                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       15843    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        15843                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples         6813                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   109.945399                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   103.639457                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    38.603256                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |         630      9.25%      9.25% |        3867     56.76%     66.01% |        2042     29.97%     95.98% |         211      3.10%     99.08% |          60      0.88%     99.96% |           2      0.03%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total         6813                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        22656                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       22656    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total        22656                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        22656                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       22656    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        22656                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count          917                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count          917                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time         8344                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time     9.099237                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count          917                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.responseFromDir.m_avg_stall_time     3.271538                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count          917                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count          955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count          955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count          955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count          955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count         1045                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count         1045                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_stall_time         1344                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.requestToMemory.m_avg_stall_time     1.286124                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count         1045                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time         6000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time     5.741627                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count         1045                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count         1052                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count         1052                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_stall_time          672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.requestToMemory.m_avg_stall_time     0.638783                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count         1052                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time     2.851711                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count         1052                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count          980                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count          980                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count          980                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time         5500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time     5.612245                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count          980                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count          981                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count          981                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count          981                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time     1.019368                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count          981                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count          995                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count          995                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count          995                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count          995                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count         1005                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count         1005                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_stall_time          672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.requestToMemory.m_avg_stall_time     0.668657                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count         1005                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time     3.980100                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count         1005                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl16.requestToDir.m_msg_count          929                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.requestToMemory.m_msg_count          929                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.requestToMemory.m_stall_time         3844                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl16.requestToMemory.m_avg_stall_time     4.137783                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl16.responseFromDir.m_msg_count          929                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.responseFromDir.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl16.responseFromDir.m_avg_stall_time     9.687836                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl16.responseFromMemory.m_msg_count          929                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl17.requestToDir.m_msg_count          940                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.requestToMemory.m_msg_count          940                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.requestToMemory.m_stall_time         7016                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl17.requestToMemory.m_avg_stall_time     7.463830                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl17.responseFromDir.m_msg_count          940                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.responseFromDir.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl17.responseFromDir.m_avg_stall_time     1.063830                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl17.responseFromMemory.m_msg_count          940                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl18.requestToDir.m_msg_count          952                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.requestToMemory.m_msg_count          952                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.requestToMemory.m_stall_time         3516                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl18.requestToMemory.m_avg_stall_time     3.693277                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl18.responseFromDir.m_msg_count          952                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.responseFromDir.m_stall_time        13500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl18.responseFromDir.m_avg_stall_time    14.180672                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl18.responseFromMemory.m_msg_count          952                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl19.requestToDir.m_msg_count          955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.requestToMemory.m_msg_count          955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.requestToMemory.m_stall_time         1344                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl19.requestToMemory.m_avg_stall_time     1.407330                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl19.responseFromDir.m_msg_count          955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.responseFromDir.m_stall_time         6000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl19.responseFromDir.m_avg_stall_time     6.282723                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl19.responseFromMemory.m_msg_count          955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count          947                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count          947                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_stall_time         3344                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.requestToMemory.m_avg_stall_time     3.531151                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count          947                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time     3.167899                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count          947                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl20.requestToDir.m_msg_count          961                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.requestToMemory.m_msg_count          961                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.requestToMemory.m_stall_time         4172                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl20.requestToMemory.m_avg_stall_time     4.341311                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl20.responseFromDir.m_msg_count          961                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.responseFromDir.m_stall_time         6000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl20.responseFromDir.m_avg_stall_time     6.243496                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl20.responseFromMemory.m_msg_count          961                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl21.requestToDir.m_msg_count          969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.requestToMemory.m_msg_count          969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.requestToMemory.m_stall_time          172                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl21.requestToMemory.m_avg_stall_time     0.177503                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl21.responseFromDir.m_msg_count          969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.responseFromDir.m_stall_time        17000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl21.responseFromDir.m_avg_stall_time    17.543860                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl21.responseFromMemory.m_msg_count          969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl22.requestToDir.m_msg_count          952                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.requestToMemory.m_msg_count          952                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.requestToMemory.m_stall_time          672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl22.requestToMemory.m_avg_stall_time     0.705882                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl22.responseFromDir.m_msg_count          952                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.responseFromDir.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl22.responseFromDir.m_avg_stall_time     3.151261                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl22.responseFromMemory.m_msg_count          952                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl23.requestToDir.m_msg_count          971                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.requestToMemory.m_msg_count          971                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.requestToMemory.m_stall_time         2516                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl23.requestToMemory.m_avg_stall_time     2.591143                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl23.responseFromDir.m_msg_count          971                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.responseFromDir.m_stall_time        11500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl23.responseFromDir.m_avg_stall_time    11.843460                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl23.responseFromMemory.m_msg_count          971                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl24.requestToDir.m_msg_count         1025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.requestToMemory.m_msg_count         1025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.responseFromDir.m_msg_count         1027                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.responseFromMemory.m_msg_count         1025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.responseToDir.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl25.requestToDir.m_msg_count         1011                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.requestToMemory.m_msg_count         1011                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.responseFromDir.m_msg_count         1013                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.responseFromDir.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl25.responseFromDir.m_avg_stall_time     3.455084                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl25.responseFromMemory.m_msg_count         1011                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.responseToDir.m_msg_count            1                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl26.requestToDir.m_msg_count         1008                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.requestToMemory.m_msg_count         1008                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.requestToMemory.m_stall_time         4172                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl26.requestToMemory.m_avg_stall_time     4.138889                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl26.responseFromDir.m_msg_count         1014                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.responseFromDir.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl26.responseFromDir.m_avg_stall_time     3.944773                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl26.responseFromMemory.m_msg_count         1008                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.responseToDir.m_msg_count            3                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl27.requestToDir.m_msg_count         1001                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.requestToMemory.m_msg_count         1001                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.requestToMemory.m_stall_time         5516                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl27.requestToMemory.m_avg_stall_time     5.510490                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl27.responseFromDir.m_msg_count         1005                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.responseFromDir.m_stall_time        13000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl27.responseFromDir.m_avg_stall_time    12.935323                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl27.responseFromMemory.m_msg_count         1001                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.responseToDir.m_msg_count            2                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl28.requestToDir.m_msg_count          986                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.requestToMemory.m_msg_count          986                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.requestToMemory.m_stall_time         2672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl28.requestToMemory.m_avg_stall_time     2.709939                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl28.responseFromDir.m_msg_count          986                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.responseFromDir.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl28.responseFromDir.m_avg_stall_time     4.056795                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl28.responseFromMemory.m_msg_count          986                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl29.requestToDir.m_msg_count          983                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.requestToMemory.m_msg_count          983                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.requestToMemory.m_stall_time         5860                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl29.requestToMemory.m_avg_stall_time     5.961343                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl29.responseFromDir.m_msg_count          983                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.responseFromDir.m_stall_time        20500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl29.responseFromDir.m_avg_stall_time    20.854527                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl29.responseFromMemory.m_msg_count          983                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count          969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count          969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_stall_time         4188                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.requestToMemory.m_avg_stall_time     4.321981                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count          969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time     9.287926                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count          969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl30.requestToDir.m_msg_count          985                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.requestToMemory.m_msg_count          985                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.requestToMemory.m_stall_time        15532                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl30.requestToMemory.m_avg_stall_time    15.768528                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl30.responseFromDir.m_msg_count          985                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.responseFromDir.m_stall_time        19500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl30.responseFromDir.m_avg_stall_time    19.796954                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl30.responseFromMemory.m_msg_count          985                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl31.requestToDir.m_msg_count          981                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.requestToMemory.m_msg_count          981                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.requestToMemory.m_stall_time         2672                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl31.requestToMemory.m_avg_stall_time     2.723751                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl31.responseFromDir.m_msg_count          981                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.responseFromDir.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl31.responseFromDir.m_avg_stall_time     3.058104                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl31.responseFromMemory.m_msg_count          981                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count          955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count          955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_stall_time         1172                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.requestToMemory.m_avg_stall_time     1.227225                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count          955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time     2.094241                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count          955                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count          964                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count          964                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_stall_time         2688                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.requestToMemory.m_avg_stall_time     2.788382                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count          964                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_stall_time        12500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.responseFromDir.m_avg_stall_time    12.966805                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count          964                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count          938                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count          938                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_stall_time         6688                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.requestToMemory.m_avg_stall_time     7.130064                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count          938                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_stall_time         6500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.responseFromDir.m_avg_stall_time     6.929638                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count          938                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count          936                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count          936                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_stall_time         3360                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.requestToMemory.m_avg_stall_time     3.589744                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count          936                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time        15500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time    16.559829                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count          936                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count         1056                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count         1056                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_stall_time         3844                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.requestToMemory.m_avg_stall_time     3.640152                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count         1056                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time     1.420455                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count         1056                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count         1043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count         1043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count         1043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time     2.396932                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count         1043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         2860                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         2860                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.requestToDir.m_stall_time    213719000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dma_cntrl0.requestToDir.m_avg_stall_time 74726.923077                       # Average stall ticks per message ((Tick/Count))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         2860                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples       109144                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean    32.519928                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean    28.649246                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    13.902348                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15        21489     19.69%     19.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31        19318     17.70%     37.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47        54182     49.64%     87.03% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63        13509     12.38%     99.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79          614      0.56%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::80-95           28      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::96-111            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-143            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::144-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total       109144                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits      1724099                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses        52765                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses      1776864                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits      7723352                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses         5406                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses      7728758                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count      9505622                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.000240                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count       105535                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time    193230500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time  1830.961292                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count          957                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.001158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count         1221                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_stall_time      1781000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.responseFromL1Cache.m_avg_stall_time  1458.640459                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count       108187                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count        48126                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples       148126                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    25.786459                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean    24.594851                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     7.775644                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15         9193      6.21%      6.21% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31       108744     73.41%     79.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47        29272     19.76%     99.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63          882      0.60%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79           29      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::80-95            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-143            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::144-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total       148126                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits      1725287                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses        77484                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses      1802771                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits      7875707                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses         6938                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses      7882645                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count      9685416                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.000245                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count       145638                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time    296694500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time  2037.205262                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count         1480                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count         1860                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_stall_time      2394000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.responseFromL1Cache.m_avg_stall_time  1287.096774                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count       146646                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count        62369                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.delayHistogram::samples       115489                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    24.384487                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean    21.893394                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    10.787634                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-31        80731     69.90%     69.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::32-63        34452     29.83%     99.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-95          249      0.22%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::96-127           55      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total       115489                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits      1707004                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses        62055                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses      1769059                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits      7725579                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         4221                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses      7729800                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count      9498859                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.000240                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count       114182                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time    186668500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time  1634.832986                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL1Cache.m_msg_count          954                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_msg_count         1111                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_stall_time       665500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.responseFromL1Cache.m_avg_stall_time   599.009901                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count       114535                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count        48524                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.delayHistogram::samples       150088                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    30.887040                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean    29.511018                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev     8.880780                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-31        71672     47.75%     47.75% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::32-63        78053     52.00%     99.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-95          248      0.17%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::96-127          112      0.07%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total       150088                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits      1693046                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses        80919                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses      1773965                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits      7744202                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         4702                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses      7748904                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count      9522869                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.000241                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count       148772                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time    293487500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time  1972.733444                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL1Cache.m_msg_count          896                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_msg_count         1061                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_stall_time       495000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.responseFromL1Cache.m_avg_stall_time   466.540999                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count       149192                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count        63707                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.delayHistogram::samples       123251                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    23.833989                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean    21.232838                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    11.635739                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-31        96811     78.55%     78.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::32-63        26071     21.15%     99.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-95          252      0.20%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::96-127          114      0.09%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total       123251                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits      1719159                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses        66003                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses      1785162                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits      7743988                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses         5474                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses      7749462                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count      9534624                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.000241                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count       121570                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time    203973500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time  1677.827589                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL1Cache.m_msg_count         1222                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_msg_count         1498                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_stall_time      1405500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.responseFromL1Cache.m_avg_stall_time   938.251001                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count       122029                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count        50960                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.delayHistogram::samples       116052                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    36.960793                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean    35.238690                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    10.815950                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-31        33601     28.95%     28.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::32-63        81715     70.41%     99.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-95          572      0.49%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::96-127          112      0.10%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-159           50      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total       116052                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits      1751067                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses        58632                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses      1809699                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits      7849920                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         7028                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses      7856948                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count      9666647                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.000244                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count       113955                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time    221993500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time  1948.080383                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL1Cache.m_msg_count         1494                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_msg_count         1845                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_stall_time      2757000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.responseFromL1Cache.m_avg_stall_time  1494.308943                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count       114558                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count        49384                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.delayHistogram::samples       101448                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    30.602506                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean    26.668652                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    14.693593                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-31        50894     50.17%     50.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::32-63        49680     48.97%     99.14% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-95          707      0.70%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::96-127           95      0.09%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-159           70      0.07%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total       101448                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits      1711859                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses        52214                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses      1764073                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits      7713828                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         4111                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses      7717939                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count      9482012                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.000240                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count        99996                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time    173514500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time  1735.214409                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL1Cache.m_msg_count         1091                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_msg_count         1259                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_stall_time       917500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.responseFromL1Cache.m_avg_stall_time   728.752979                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count       100357                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count        44542                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.delayHistogram::samples       106170                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    29.966215                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean    28.077911                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    10.845176                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-31        62116     58.51%     58.51% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::32-63        43642     41.11%     99.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-95          244      0.23%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::96-127           84      0.08%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-159           82      0.08%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total       106170                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits      1710336                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses        52727                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses      1763063                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits      7708331                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         4590                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses      7712921                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count      9475984                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count       104628                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time    208366000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time  1991.493673                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL1Cache.m_msg_count         1175                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_msg_count         1365                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_stall_time       525000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.responseFromL1Cache.m_avg_stall_time   384.615385                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count       104995                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count        48250                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.delayHistogram::samples       105510                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::mean    36.137210                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::gmean    33.260101                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::stdev    13.237002                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::0-31        29382     27.85%     27.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::32-63        74978     71.06%     98.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::64-95          972      0.92%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::96-127           67      0.06%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::128-159           65      0.06%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::160-191           44      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::224-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::total       105510                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_hits      1709729                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_misses        52121                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_accesses      1761850                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_hits      7712787                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_misses         4273                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_accesses      7717060                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl16.mandatoryQueue.m_msg_count      9478910                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.mandatoryQueue.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl16.requestFromL1Cache.m_msg_count       104319                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.requestFromL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.requestFromL1Cache.m_stall_time    210125500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl16.requestFromL1Cache.m_avg_stall_time  2014.259147                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl16.requestToL1Cache.m_msg_count          815                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.responseFromL1Cache.m_msg_count          980                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.responseFromL1Cache.m_stall_time       787500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl16.responseFromL1Cache.m_avg_stall_time   803.571429                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl16.responseToL1Cache.m_msg_count       104695                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl16.unblockFromL1Cache.m_msg_count        48493                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.delayHistogram::samples       118630                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::mean    30.318065                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::gmean    28.110322                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::stdev    12.421066                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::0-31        83986     70.80%     70.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::32-63        34016     28.67%     99.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::64-95          453      0.38%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::96-127           49      0.04%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::128-159           75      0.06%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::160-191           49      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::total       118630                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_hits      1704930                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_misses        62928                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_accesses      1767858                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_hits      7718294                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_misses         4655                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_accesses      7722949                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl17.mandatoryQueue.m_msg_count      9490807                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.mandatoryQueue.m_buf_msgs     0.000240                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl17.requestFromL1Cache.m_msg_count       117503                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.requestFromL1Cache.m_stall_time    246709000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl17.requestFromL1Cache.m_avg_stall_time  2099.597457                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl17.requestToL1Cache.m_msg_count          776                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.responseFromL1Cache.m_msg_count          945                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.responseFromL1Cache.m_stall_time       662500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl17.responseFromL1Cache.m_avg_stall_time   701.058201                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl17.responseToL1Cache.m_msg_count       117854                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl17.unblockFromL1Cache.m_msg_count        50509                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.delayHistogram::samples        98101                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::mean    33.660584                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::gmean    32.512078                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::stdev     9.958151                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::0-31        44616     45.48%     45.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::32-63        52910     53.93%     99.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::64-95          354      0.36%     99.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::96-127           64      0.07%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::128-159          106      0.11%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::160-191           49      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::total        98101                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_hits      1713841                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_misses        51183                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_accesses      1765024                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_hits      7715525                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_misses         4117                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_accesses      7719642                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl18.mandatoryQueue.m_msg_count      9484666                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.mandatoryQueue.m_buf_msgs     0.000240                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl18.requestFromL1Cache.m_msg_count        96927                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.requestFromL1Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.requestFromL1Cache.m_stall_time    185493000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl18.requestFromL1Cache.m_avg_stall_time  1913.739206                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl18.requestToL1Cache.m_msg_count          793                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.responseFromL1Cache.m_msg_count          943                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.responseFromL1Cache.m_stall_time       488500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl18.responseFromL1Cache.m_avg_stall_time   518.027572                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl18.responseToL1Cache.m_msg_count        97308                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.responseToL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl18.unblockFromL1Cache.m_msg_count        42183                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.delayHistogram::samples       107106                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::mean    36.395440                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::gmean    35.785448                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::stdev     7.596605                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::0-31        15387     14.37%     14.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::32-63        91430     85.36%     99.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::64-95          165      0.15%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::96-127            5      0.00%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::128-159           48      0.04%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::160-191           69      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::total       107106                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_hits      1703801                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_misses        55434                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_accesses      1759235                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_hits      7691036                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_misses         3715                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_accesses      7694751                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl19.mandatoryQueue.m_msg_count      9453986                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.mandatoryQueue.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl19.requestFromL1Cache.m_msg_count       106208                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.requestFromL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.requestFromL1Cache.m_stall_time    207167000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl19.requestFromL1Cache.m_avg_stall_time  1950.578111                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl19.requestToL1Cache.m_msg_count          562                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.responseFromL1Cache.m_msg_count          680                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.responseFromL1Cache.m_stall_time       464000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl19.responseFromL1Cache.m_avg_stall_time   682.352941                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl19.responseToL1Cache.m_msg_count       106544                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl19.unblockFromL1Cache.m_msg_count        47521                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.delayHistogram::samples       115160                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    34.819147                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean    32.807090                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    11.057327                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-31        39070     33.93%     33.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-63        75635     65.68%     99.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-95          452      0.39%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-127            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total       115160                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits      1767772                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses        55060                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses      1822832                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits      7867672                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         9147                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses      7876819                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count      9699651                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.000245                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count       113024                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time    236193000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time  2089.759697                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count         1352                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count         1772                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_stall_time      2546500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.responseFromL1Cache.m_avg_stall_time  1437.076749                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count       113808                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count        49939                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.delayHistogram::samples       108426                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::mean    36.925387                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::gmean    35.195182                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::stdev    11.668161                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::0-31        35999     33.20%     33.20% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::32-63        71535     65.98%     99.18% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::64-95          700      0.65%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::96-127           34      0.03%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::128-159           40      0.04%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::160-191          116      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::256-287            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::total       108426                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_hits      1714460                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_misses        55245                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_accesses      1769705                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_hits      7724713                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_misses         4798                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_accesses      7729511                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl20.mandatoryQueue.m_msg_count      9499216                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.mandatoryQueue.m_buf_msgs     0.000240                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl20.requestFromL1Cache.m_msg_count       107270                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.requestFromL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.requestFromL1Cache.m_stall_time    209484000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl20.requestFromL1Cache.m_avg_stall_time  1952.866598                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl20.requestToL1Cache.m_msg_count          785                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.responseFromL1Cache.m_msg_count          951                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.responseFromL1Cache.m_stall_time       677000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl20.responseFromL1Cache.m_avg_stall_time   711.882229                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl20.responseToL1Cache.m_msg_count       107641                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl20.unblockFromL1Cache.m_msg_count        47798                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.delayHistogram::samples       142501                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::mean    37.008470                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::gmean    36.200558                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::stdev     8.723781                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::0-31        26301     18.46%     18.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::32-63       115509     81.06%     99.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::64-95          492      0.35%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::96-127           28      0.02%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::128-159           31      0.02%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::160-191           97      0.07%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::192-223           41      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::total       142501                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_hits      1708071                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_misses        75024                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_accesses      1783095                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_hits      7751530                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_misses         4708                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_accesses      7756238                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl21.mandatoryQueue.m_msg_count      9539333                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.mandatoryQueue.m_buf_msgs     0.000241                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl21.requestFromL1Cache.m_msg_count       141259                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.requestFromL1Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.requestFromL1Cache.m_stall_time    269610500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl21.requestFromL1Cache.m_avg_stall_time  1908.625291                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl21.requestToL1Cache.m_msg_count          898                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.responseFromL1Cache.m_msg_count         1065                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.responseFromL1Cache.m_stall_time       706500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl21.responseFromL1Cache.m_avg_stall_time   663.380282                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl21.responseToL1Cache.m_msg_count       141603                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.responseToL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl21.unblockFromL1Cache.m_msg_count        62133                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.unblockFromL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.delayHistogram::samples       107506                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::mean    31.855087                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::gmean    30.710258                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::stdev    10.234829                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::0-31        56161     52.24%     52.24% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::32-63        50918     47.36%     99.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::64-95          215      0.20%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::96-127           37      0.03%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::128-159           28      0.03%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::160-191           74      0.07%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::192-223           71      0.07%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::288-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::total       107506                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_hits      1722289                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_misses        52955                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_accesses      1775244                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_hits      7736956                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_misses         5733                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_accesses      7742689                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl22.mandatoryQueue.m_msg_count      9517933                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.mandatoryQueue.m_buf_msgs     0.000240                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl22.requestFromL1Cache.m_msg_count       106044                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.requestFromL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.requestFromL1Cache.m_stall_time    212551000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl22.requestFromL1Cache.m_avg_stall_time  2004.366112                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl22.requestToL1Cache.m_msg_count         1066                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.responseFromL1Cache.m_msg_count         1362                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.responseFromL1Cache.m_stall_time       674500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl22.responseFromL1Cache.m_avg_stall_time   495.227606                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl22.responseToL1Cache.m_msg_count       106440                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl22.unblockFromL1Cache.m_msg_count        48295                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.delayHistogram::samples       105654                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::mean    41.524817                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::gmean    40.616754                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::stdev     9.970383                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::0-31         7578      7.17%      7.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::32-63        96994     91.80%     98.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::64-95          882      0.83%     99.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::96-127           32      0.03%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::128-159           21      0.02%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::160-191           57      0.05%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::192-223           88      0.08%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::288-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::total       105654                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_hits      1735846                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_misses        53955                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_accesses      1789801                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_hits      7781747                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_misses         6900                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_accesses      7788647                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl23.mandatoryQueue.m_msg_count      9578448                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.mandatoryQueue.m_buf_msgs     0.000242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl23.requestFromL1Cache.m_msg_count       104143                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.requestFromL1Cache.m_stall_time    200197500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl23.requestFromL1Cache.m_avg_stall_time  1922.332754                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl23.requestToL1Cache.m_msg_count          996                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.responseFromL1Cache.m_msg_count         1239                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.responseFromL1Cache.m_stall_time      1260000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl23.responseFromL1Cache.m_avg_stall_time  1016.949153                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl23.responseToL1Cache.m_msg_count       104658                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl23.unblockFromL1Cache.m_msg_count        44161                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.fullyBusyCycles              2                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::samples       240681                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::mean    41.623768                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::gmean    40.972250                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::stdev     7.864383                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::0-31        13141      5.46%      5.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::32-63       226413     94.07%     99.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::64-95          972      0.40%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::96-127           17      0.01%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::128-159            8      0.00%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::160-191           23      0.01%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::192-223          105      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::288-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::total       240681                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_hits      2501314                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_misses       109698                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_accesses      2611012                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_hits      9423742                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_misses        43036                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_accesses      9466778                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl24.mandatoryQueue.m_msg_count     12077790                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.mandatoryQueue.m_buf_msgs     0.000306                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl24.requestFromL1Cache.m_msg_count       236381                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.requestFromL1Cache.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.requestFromL1Cache.m_stall_time    675471000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl24.requestFromL1Cache.m_avg_stall_time  2857.552003                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl24.requestToL1Cache.m_msg_count         2766                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.responseFromL1Cache.m_msg_count         3762                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.responseFromL1Cache.m_stall_time      7751500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl24.responseFromL1Cache.m_avg_stall_time  2060.473153                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl24.responseToL1Cache.m_msg_count       237915                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.responseToL1Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl24.unblockFromL1Cache.m_msg_count        86375                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.unblockFromL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.unblockFromL1Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl24.unblockFromL1Cache.m_avg_stall_time     0.005789                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl25.delayHistogram::samples       129688                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::mean    42.004364                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::gmean    41.257103                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::stdev     9.317688                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::0-63       128386     99.00%     99.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::64-127         1139      0.88%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::128-191           36      0.03%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::192-255          125      0.10%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::total       129688                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_hits      1711609                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_misses        70131                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_accesses      1781740                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_hits      7747219                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_misses         4816                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_accesses      7752035                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl25.mandatoryQueue.m_msg_count      9533775                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.mandatoryQueue.m_buf_msgs     0.000241                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl25.requestFromL1Cache.m_msg_count       128279                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.requestFromL1Cache.m_stall_time    235597500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl25.requestFromL1Cache.m_avg_stall_time  1836.602250                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl25.requestToL1Cache.m_msg_count          882                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.responseFromL1Cache.m_msg_count         1033                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.responseFromL1Cache.m_stall_time       921500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl25.responseFromL1Cache.m_avg_stall_time   892.061955                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl25.responseToL1Cache.m_msg_count       128806                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl25.unblockFromL1Cache.m_msg_count        54104                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.delayHistogram::samples        98742                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::mean    42.521500                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::gmean    41.606170                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::stdev    10.681734                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::0-63        97641     98.88%     98.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::64-127          931      0.94%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::128-191           35      0.04%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::192-255          133      0.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::total        98742                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_hits      1712949                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_misses        51259                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_accesses      1764208                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_hits      7715698                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_misses         3776                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_accesses      7719474                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl26.mandatoryQueue.m_msg_count      9483682                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.mandatoryQueue.m_buf_msgs     0.000240                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl26.requestFromL1Cache.m_msg_count        97589                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.requestFromL1Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.requestFromL1Cache.m_stall_time    187880000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl26.requestFromL1Cache.m_avg_stall_time  1925.216981                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl26.requestToL1Cache.m_msg_count          794                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.responseFromL1Cache.m_msg_count          914                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.responseFromL1Cache.m_stall_time       966500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl26.responseFromL1Cache.m_avg_stall_time  1057.439825                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl26.responseToL1Cache.m_msg_count        97948                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.responseToL1Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl26.unblockFromL1Cache.m_msg_count        43108                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples       111228                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    23.967400                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean    22.824660                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     7.350275                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-31        99875     89.79%     89.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-63        11304     10.16%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-95           47      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total       111228                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits      1723224                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses        57227                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses      1780451                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits      7782253                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         5198                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses      7787451                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count      9567902                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.000242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count       109265                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time    230279500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time  2107.532147                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count         1271                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.004634                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count         1524                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_stall_time       956000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.responseFromL1Cache.m_avg_stall_time   627.296588                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count       109957                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count        47797                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples       135648                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    24.198624                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean    22.493039                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev     8.522134                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-31       116490     85.88%     85.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-63        19075     14.06%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-95           81      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total       135648                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits      1705435                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses        72694                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses      1778129                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits      7736968                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses         4571                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses      7741539                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count      9519668                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.000241                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count       134496                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time    229258500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time  1704.574857                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL1Cache.m_msg_count          755                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_msg_count          911                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_stall_time       650000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.responseFromL1Cache.m_avg_stall_time   713.501647                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count       134893                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count        57807                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples       140478                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    27.040818                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean    25.728118                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev     8.239210                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-31       100435     71.50%     71.50% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-63        39920     28.42%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-95          117      0.08%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-127            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total       140478                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits      1805213                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses        76573                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses      1881786                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits      8003783                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         6963                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses      8010746                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count      9892532                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.000250                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count       138313                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time    266336000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time  1925.603522                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL1Cache.m_msg_count         1546                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_msg_count         1906                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_stall_time      1216500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.responseFromL1Cache.m_avg_stall_time   638.247639                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count       138932                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count        55879                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples       116745                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    22.870675                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean    20.893376                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev     9.852018                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-31       101649     87.07%     87.07% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-63        14869     12.74%     99.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-95          223      0.19%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-127            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total       116745                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits      1749759                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses        59384                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses      1809143                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits      7874852                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         6639                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses      7881491                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count      9690634                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.000245                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count       114582                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time    210905500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time  1840.651237                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL1Cache.m_msg_count         1508                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_msg_count         1905                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_stall_time      1467000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.responseFromL1Cache.m_avg_stall_time   770.078740                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count       115237                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count        49657                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples       102186                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    33.271192                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean    32.246479                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev     8.263683                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-31        44391     43.44%     43.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-63        57423     56.19%     99.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-95          368      0.36%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-127            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total       102186                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits      1715261                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses        52487                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses      1767748                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits      7725503                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         4515                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses      7730018                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count      9497766                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.000240                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count       100738                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time    194406000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time  1929.817944                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL1Cache.m_msg_count          989                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_msg_count         1180                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_stall_time       554000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.responseFromL1Cache.m_avg_stall_time   469.491525                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count       101197                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count        44407                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples       101869                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    25.495097                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean    23.135755                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    10.599479                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-31        74371     73.01%     73.01% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-63        27228     26.73%     99.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-95          233      0.23%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::96-127           35      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total       101869                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits      1721330                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses        52978                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses      1774308                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits      7758184                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses         4667                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses      7762851                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count      9537159                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.000241                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count       100184                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time    173488000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time  1731.693684                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL1Cache.m_msg_count         1126                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_msg_count         1432                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_stall_time      1236000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.responseFromL1Cache.m_avg_stall_time   863.128492                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count       100743                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count        43483                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.delayHistogram::samples       107868                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    25.637733                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean    24.519941                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev     7.827483                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-31        89404     82.88%     82.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::32-63        18209     16.88%     99.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-95          252      0.23%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::96-127            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total       107868                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits      1718517                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses        53412                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses      1771929                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits      7738213                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         4900                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses      7743113                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count      9515042                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.000240                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count       106220                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time    213994000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time  2014.630013                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL1Cache.m_msg_count         1198                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_msg_count         1491                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_stall_time      1436500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.responseFromL1Cache.m_avg_stall_time   963.447351                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count       106670                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count        48940                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles               1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples       275176                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean    33.830963                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean    30.619861                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    13.040081                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-63       268410     97.54%     97.54% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-127         6765      2.46%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total       275176                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count         1890                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time        17500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     9.259259                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count         1982                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_stall_time      9328500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_avg_stall_time  4706.609485                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count       194076                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time       693000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count           38                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     3.570766                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits       114336                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses         3450                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses       117786                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count       192519                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time     67976500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time   353.089825                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count         2530                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        78570                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.delayHistogram::samples       319397                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::mean    33.592125                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::gmean    31.213982                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::stdev    12.239178                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::0-63       311658     97.58%     97.58% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::64-127         7730      2.42%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::128-191            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::256-319            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::total       319397                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_msg_count         1851                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_stall_time         8000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_avg_stall_time     4.321988                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_msg_count         1573                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_stall_time      2792500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_avg_stall_time  1775.270184                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_msg_count       219557                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_stall_time      1356000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_stall_count           52                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_avg_stall_time     6.176073                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L2cache.m_demand_hits       120793                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_misses         3077                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_accesses       123870                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_msg_count       218333                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseFromL2Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.responseFromL2Cache.m_stall_time     94631000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_avg_stall_time   433.425089                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.responseToL2Cache.m_msg_count         2313                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.unblockToL2Cache.m_msg_count        97527                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.delayHistogram::samples       309150                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::mean    29.606586                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::gmean    26.642769                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::stdev    12.620770                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::0-63       304616     98.53%     98.53% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::64-127         4531      1.47%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::128-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::total       309150                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_msg_count         1726                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_avg_stall_time     0.869061                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_msg_count          850                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_stall_time       440500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_avg_stall_time   518.235294                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_msg_count       211816                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_stall_time       376500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_stall_count           15                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_avg_stall_time     1.777486                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L2cache.m_demand_hits       115256                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_misses         2376                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_accesses       117632                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_msg_count       211166                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseFromL2Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.responseFromL2Cache.m_stall_time     52661500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_avg_stall_time   249.384371                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.responseToL2Cache.m_msg_count         2053                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.unblockToL2Cache.m_msg_count        95281                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.delayHistogram::samples       303945                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::mean    28.672599                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::gmean    26.741982                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::stdev    10.727149                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::0-63       298663     98.26%     98.26% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::64-127         5280      1.74%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::128-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::total       303945                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_msg_count         1702                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_avg_stall_time     2.056404                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_msg_count          647                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_stall_time       588000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_avg_stall_time   908.809892                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_msg_count       211281                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_stall_time       361000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_stall_count           17                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_avg_stall_time     1.708625                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L2cache.m_demand_hits       119060                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_misses         2295                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_accesses       121355                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_msg_count       210688                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseFromL2Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.responseFromL2Cache.m_stall_time     49349000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_avg_stall_time   234.227863                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.responseToL2Cache.m_msg_count         1864                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.unblockToL2Cache.m_msg_count        90800                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.delayHistogram::samples       289253                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::mean    30.648512                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::gmean    27.045589                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::stdev    13.459059                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::0-63       284357     98.31%     98.31% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::64-127         4895      1.69%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::192-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::total       289253                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_msg_count         1694                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_stall_time         9500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_avg_stall_time     5.608028                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_msg_count         1824                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_stall_time      4846000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_avg_stall_time  2656.798246                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_msg_count       200044                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_stall_time       834000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_stall_count           45                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_avg_stall_time     4.169083                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L2cache.m_demand_hits       112426                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_misses         2906                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_accesses       115332                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_msg_count       198832                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseFromL2Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.responseFromL2Cache.m_stall_time     65388000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_avg_stall_time   328.860546                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.responseToL2Cache.m_msg_count         2442                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.unblockToL2Cache.m_msg_count        86767                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.delayHistogram::samples       299102                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::mean    32.323940                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::gmean    29.777575                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::stdev    12.546846                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::0-63       293289     98.06%     98.06% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::64-127         5808      1.94%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::128-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::total       299102                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_msg_count         1692                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_stall_time        10500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_avg_stall_time     6.205674                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_msg_count          630                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_stall_time       586500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_avg_stall_time   930.952381                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_msg_count       206775                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_stall_time       513000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_stall_count           15                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_avg_stall_time     2.480958                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L2cache.m_demand_hits       115024                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_misses         2205                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_accesses       117229                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_msg_count       206262                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseFromL2Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.responseFromL2Cache.m_stall_time     87050000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_avg_stall_time   422.036051                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.responseToL2Cache.m_msg_count         1913                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.unblockToL2Cache.m_msg_count        90414                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.delayHistogram::samples       275796                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::mean    30.958698                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::gmean    27.543438                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::stdev    13.450983                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::0-63       269772     97.82%     97.82% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::64-127         6016      2.18%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::128-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::192-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::576-639            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::total       275796                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_msg_count         1770                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_stall_time         7500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_avg_stall_time     4.237288                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_msg_count         1962                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_stall_time      7668500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_avg_stall_time  3908.511723                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_msg_count       188894                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_stall_time      1369500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_stall_count           57                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_avg_stall_time     7.250098                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L2cache.m_demand_hits       103640                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_misses         3122                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_accesses       106762                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_msg_count       187542                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.responseFromL2Cache.m_stall_time     59628500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_avg_stall_time   317.947446                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.responseToL2Cache.m_msg_count         2555                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.unblockToL2Cache.m_msg_count        84347                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.fullyBusyCycles              2                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::samples       286775                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::mean    27.869040                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::gmean    25.645965                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::stdev    11.408706                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::0-63       281602     98.20%     98.20% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::64-127         5141      1.79%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::128-191           15      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::192-255           13      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::384-447            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::total       286775                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_msg_count         1843                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_stall_time        54000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_avg_stall_time    29.300054                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_msg_count         2532                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_stall_time      4973000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_avg_stall_time  1964.060032                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_msg_count       197683                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_stall_time      4312500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_stall_count          195                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_avg_stall_time    21.815229                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L2cache.m_demand_hits       110856                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_misses         3472                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_accesses       114328                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_msg_count       196054                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.responseFromL2Cache.m_stall_time     43036000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_avg_stall_time   219.510951                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.responseToL2Cache.m_msg_count         2927                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.unblockToL2Cache.m_msg_count        86165                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl16.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl16.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl16.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl17.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl17.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl17.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl18.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl18.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl18.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl19.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl19.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl19.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.delayHistogram::samples       341496                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::mean    32.915252                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::gmean    30.585172                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::stdev    11.759305                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::0-63       334161     97.85%     97.85% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::64-127         7334      2.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::128-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::total       341496                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_msg_count         1841                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_avg_stall_time     2.172732                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_msg_count         1302                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_stall_time       901500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_avg_stall_time   692.396313                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_msg_count       243280                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_stall_time       455500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_stall_count           25                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_avg_stall_time     1.872328                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L2cache.m_demand_hits       146227                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_misses         2768                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_accesses       148995                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_msg_count       242354                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseFromL2Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.responseFromL2Cache.m_stall_time    117765000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_avg_stall_time   485.921421                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.responseToL2Cache.m_msg_count         2392                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.unblockToL2Cache.m_msg_count        95824                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl20.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl20.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl20.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl21.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl21.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl21.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl22.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl22.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl22.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl23.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl23.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl23.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl24.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl24.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl24.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl25.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl25.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl25.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl26.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl26.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl26.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.delayHistogram::samples       268185                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::mean    30.617686                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::gmean    27.983352                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::stdev    12.271712                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::0-63       262912     98.03%     98.03% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::64-127         5272      1.97%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::128-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::total       268185                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_msg_count         1866                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_stall_time         5000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_avg_stall_time     2.679528                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_msg_count          956                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_stall_time      1152500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_avg_stall_time  1205.543933                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_msg_count       185130                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_stall_time       654500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_stall_count           44                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_avg_stall_time     3.535354                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L2cache.m_demand_hits       103038                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_misses         2577                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_accesses       105615                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_msg_count       184420                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.responseFromL2Cache.m_stall_time     45387000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_avg_stall_time   246.106713                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.responseToL2Cache.m_msg_count         2269                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.unblockToL2Cache.m_msg_count        80786                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.delayHistogram::samples       288095                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::mean    28.166053                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::gmean    25.132475                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::stdev    12.520537                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::0-63       284308     98.69%     98.69% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::64-127         3773      1.31%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::128-191           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::192-255            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::total       288095                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_msg_count         1786                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_avg_stall_time     5.039194                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_msg_count         1123                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_stall_time      1663000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_avg_stall_time  1480.854853                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_msg_count       200576                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_stall_time      2658000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_stall_count          107                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_avg_stall_time    13.251835                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L2cache.m_demand_hits       114186                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_misses         2550                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_accesses       116736                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_msg_count       199812                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.responseFromL2Cache.m_stall_time     48719500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_avg_stall_time   243.826697                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.responseToL2Cache.m_msg_count         2294                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.unblockToL2Cache.m_msg_count        85225                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.delayHistogram::samples       294072                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::mean    28.022022                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::gmean    25.968180                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::stdev    10.935100                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::0-63       288691     98.17%     98.17% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::64-127         5381      1.83%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::total       294072                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_msg_count         1816                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_stall_time        12500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_avg_stall_time     6.883260                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_msg_count          870                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_stall_time      1124000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_avg_stall_time  1291.954023                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_msg_count       204285                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_stall_time       208500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_stall_count           14                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_avg_stall_time     1.020633                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L2cache.m_demand_hits       115041                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_misses         2601                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_accesses       117642                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_msg_count       203500                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.responseFromL2Cache.m_stall_time     45373500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_avg_stall_time   222.965602                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.responseToL2Cache.m_msg_count         2041                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.unblockToL2Cache.m_msg_count        87746                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.delayHistogram::samples       259928                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::mean    29.712555                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::gmean    26.817231                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::stdev    11.992684                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::0-63       257229     98.96%     98.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::64-127         2698      1.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::128-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::total       259928                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_msg_count         1756                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_stall_time         7500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_avg_stall_time     4.271071                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_msg_count          611                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_stall_time       330500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_avg_stall_time   540.916530                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_msg_count       181175                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_stall_time       183500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_avg_stall_time     1.012833                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L2cache.m_demand_hits       102892                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_misses         2317                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_accesses       105209                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_msg_count       180614                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseFromL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.responseFromL2Cache.m_stall_time     41459500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_avg_stall_time   229.547543                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.responseToL2Cache.m_msg_count         1937                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.unblockToL2Cache.m_msg_count        76816                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.delayHistogram::samples       310166                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::mean    27.476171                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::gmean    25.515463                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::stdev    10.284682                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::0-63       306932     98.96%     98.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::64-127         3230      1.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::128-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::192-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::total       310166                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_msg_count         1769                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_avg_stall_time     5.087620                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_msg_count          817                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_stall_time       755500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_avg_stall_time   924.724602                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_msg_count       213002                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_stall_time      1349000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_stall_count           78                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_avg_stall_time     6.333274                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L2cache.m_demand_hits       116524                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_misses         2424                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_accesses       118948                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_msg_count       212347                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.responseFromL2Cache.m_stall_time     42481500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_avg_stall_time   200.056982                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.responseToL2Cache.m_msg_count         2049                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.unblockToL2Cache.m_msg_count        95115                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.fullyBusyCycles               1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::samples       265251                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::mean    27.954356                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::gmean    25.245394                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::stdev    11.887135                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::0-63       263477     99.33%     99.33% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::64-127         1768      0.67%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::128-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::192-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::total       265251                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_msg_count         1775                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_stall_time         6500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_avg_stall_time     3.661972                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_msg_count         1211                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_stall_time       550500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_avg_stall_time   454.582989                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_msg_count       181455                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_stall_time      1075500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_stall_count           55                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_avg_stall_time     5.927089                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L2cache.m_demand_hits        98375                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_misses         2822                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_accesses       101197                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_msg_count       180408                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseFromL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.responseFromL2Cache.m_stall_time     36609000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_avg_stall_time   202.923374                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.responseToL2Cache.m_msg_count         2064                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.unblockToL2Cache.m_msg_count        81732                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.delayHistogram::samples       255254                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::mean    27.462355                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::gmean    25.623930                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::stdev    10.815592                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::0-63       252025     98.73%     98.73% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::64-127         3229      1.27%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::total       255254                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_msg_count         1710                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_avg_stall_time     2.339181                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_msg_count          587                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_stall_time       309000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_avg_stall_time   526.405451                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_msg_count       177990                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_stall_time       296000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_stall_count           14                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_avg_stall_time     1.663015                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L2cache.m_demand_hits       101289                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_misses         2218                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_accesses       103507                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_msg_count       177482                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseFromL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.responseFromL2Cache.m_stall_time     34270500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_avg_stall_time   193.092821                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.responseToL2Cache.m_msg_count         1928                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseToL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.unblockToL2Cache.m_msg_count        75336                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.unblockToL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs33.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs34.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs35.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs36.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs37.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs38.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs39.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs40.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs41.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs42.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs43.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs44.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs45.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs46.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs47.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs48.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs49.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs50.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs51.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs52.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs53.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs54.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs55.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs56.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs57.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs58.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs59.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs60.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs61.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs62.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs63.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs64.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs65.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs66.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs67.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs68.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs69.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs70.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs71.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs72.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs73.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs74.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs75.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs76.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs77.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs78.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs79.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs80.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs81.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs82.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs83.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs84.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs85.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs86.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs87.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                44030774                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                      8.627637                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                      0.115907                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numInsts      5103457                       # Number of instructions committed (thread level) (Count)
system.switch_cpus0.commitStats0.numOps       9473822                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi         8.627637                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc         0.115907                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts      6075539                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts      4873229                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts      1449437                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts       324424                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass          599      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu      3470260     36.63%     36.64% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult          617      0.01%     36.64% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv         2444      0.03%     36.67% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd       842409      8.89%     45.56% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt           32      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu      1067800     11.27%     56.83% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0      0.00%     56.83% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0      0.00%     56.83% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc       176100      1.86%     58.69% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd       600100      6.33%     65.03% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.03% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.03% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt       588700      6.21%     71.24% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.88% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.88% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult       875400      9.24%     81.12% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.12% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.12% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead       325103      3.43%     84.71% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite       139060      1.47%     86.18% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead      1124334     11.87%     98.04% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite       185364      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total      9473822                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedControl::IsControl       394160                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsDirectControl       269487                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsIndirectControl       124589                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCondControl       196365                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsUncondControl       197779                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCall        64438                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsReturn        64176                       # Class of control type instructions committed (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns       128614                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles 21479647.951315                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles 22551126.048685                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction     0.512167                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction     0.487833                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts      1773861                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpAluAccesses      6075539                       # Number of float alu accesses (Count)
system.switch_cpus0.executeStats0.numFpRegReads      9391996                       # Number of times the floating registers were read (Count)
system.switch_cpus0.executeStats0.numFpRegWrites      5678741                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numIntAluAccesses      4873229                       # Number of integer alu accesses (Count)
system.switch_cpus0.executeStats0.numIntRegReads      4636519                       # Number of times the integer registers were read (Count)
system.switch_cpus0.executeStats0.numIntRegWrites      2885634                       # Number of times the integer registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs      1773861                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numMiscRegReads      3374703                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.executeStats0.numMiscRegWrites         1330                       # Number of times the Misc registers were written (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts      5103457                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps        9473822                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate     0.115907                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.numBranches       394160                       # Number of branches fetched (Count)
system.switch_cpus0.fetchStats0.branchRate     0.008952                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses        1450081                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses         324487                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses              646                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses               66                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses        7728844                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses               86                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions           29                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 748024900.066667                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 381734307.865449                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value     47360000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    991725500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  11698582000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  11220373501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 19772893969000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                44031038                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                      8.407215                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                      0.118945                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numInsts      5237292                       # Number of instructions committed (thread level) (Count)
system.switch_cpus1.commitStats0.numOps       9739471                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi         8.407215                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc         0.118945                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts      6081933                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts      5128953                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts      1467773                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts       330822                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass          432      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu      3714614     38.14%     38.14% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult         1459      0.01%     38.16% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv         2299      0.02%     38.18% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd       844208      8.67%     46.85% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0      0.00%     46.85% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt           64      0.00%     46.85% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0      0.00%     46.85% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.85% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0      0.00%     46.85% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0      0.00%     46.85% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.85% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0      0.00%     46.85% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.85% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu      1074400     11.03%     57.88% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0      0.00%     57.88% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0      0.00%     57.88% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc       175000      1.80%     59.68% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd       591700      6.08%     65.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.75% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt       591000      6.07%     71.82% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv        60400      0.62%     72.44% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.44% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult       870200      8.93%     81.38% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0      0.00%     81.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead       342440      3.52%     85.05% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite       144894      1.49%     86.54% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead      1125333     11.55%     98.09% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite       185928      1.91%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total      9739471                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedControl::IsControl       446505                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsDirectControl       320414                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsIndirectControl       125992                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCondControl       232756                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsUncondControl       213730                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCall        66033                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsReturn        65579                       # Class of control type instructions committed (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns       131612                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles 20173603.793636                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles 23857434.206364                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction     0.541832                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction     0.458168                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts      1798595                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpAluAccesses      6081933                       # Number of float alu accesses (Count)
system.switch_cpus1.executeStats0.numFpRegReads      9386092                       # Number of times the floating registers were read (Count)
system.switch_cpus1.executeStats0.numFpRegWrites      5683140                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numIntAluAccesses      5128953                       # Number of integer alu accesses (Count)
system.switch_cpus1.executeStats0.numIntRegReads      4871828                       # Number of times the integer registers were read (Count)
system.switch_cpus1.executeStats0.numIntRegWrites      3061458                       # Number of times the integer registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs      1798595                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numMiscRegReads      3507149                       # Number of times the Misc registers were read (Count)
system.switch_cpus1.executeStats0.numMiscRegWrites         1696                       # Number of times the Misc registers were written (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts      5237292                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps        9739471                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate     0.118945                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.numBranches       446505                       # Number of branches fetched (Count)
system.switch_cpus1.fetchStats0.branchRate     0.010141                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses        1468638                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses         330946                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses              882                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses              148                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses        7882761                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses              116                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions           34                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples           17                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 619264470.705882                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 442411678.169856                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value     20254000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    994962500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total           17                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON  12462388499                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  10527496002                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 19772823040000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus10.numCycles               44089349                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus10.cpi                     8.639224                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus10.ipc                     0.115751                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus10.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus10.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus10.commitStats0.numInsts      5103392                       # Number of instructions committed (thread level) (Count)
system.switch_cpus10.commitStats0.numOps      9453786                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus10.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus10.commitStats0.cpi        8.639224                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus10.commitStats0.ipc        0.115751                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus10.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus10.commitStats0.numFpInsts      6095639                       # Number of float instructions (Count)
system.switch_cpus10.commitStats0.numIntInsts      4841881                       # Number of integer instructions (Count)
system.switch_cpus10.commitStats0.numLoadInsts      1447629                       # Number of load instructions (Count)
system.switch_cpus10.commitStats0.numStoreInsts       318509                       # Number of store instructions (Count)
system.switch_cpus10.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus10.commitStats0.committedInstType::No_OpClass          361      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntAlu      3448177     36.47%     36.48% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntMult          500      0.01%     36.48% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntDiv         2069      0.02%     36.51% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatAdd       846009      8.95%     45.45% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCmp            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCvt           32      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMult            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatDiv            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMisc            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAdd            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAlu      1071400     11.33%     56.79% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCmp            0      0.00%     56.79% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCvt            0      0.00%     56.79% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMisc       176200      1.86%     58.65% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMult            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShift            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdDiv            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAdd       602400      6.37%     65.02% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.02% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.02% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCvt       589000      6.23%     71.25% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.89% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.89% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMult       876000      9.27%     81.16% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.16% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.16% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAes            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::Matrix            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixMov            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixOP            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemRead       317396      3.36%     84.68% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemWrite       132844      1.41%     86.08% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemRead      1130233     11.96%     98.04% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemWrite       185665      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::total      9453786                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedControl::IsControl       390193                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsDirectControl       266225                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsIndirectControl       123884                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsCondControl       192257                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsUncondControl       197920                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsCall        63669                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsReturn        63471                       # Class of control type instructions committed (Count)
system.switch_cpus10.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus10.exec_context.thread_0.numCallsReturns       127140                       # Number of times a function call or return occured (Count)
system.switch_cpus10.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus10.exec_context.thread_0.numIdleCycles 22067040.296239                       # Number of idle cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.numBusyCycles 22022308.703761                       # Number of busy cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.notIdleFraction     0.499493                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus10.exec_context.thread_0.idleFraction     0.500507                       # Percentage of idle cycles (Ratio)
system.switch_cpus10.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus10.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus10.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus10.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus10.executeStats0.numStoreInsts      1766138                       # Number of stores executed (Count)
system.switch_cpus10.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus10.executeStats0.numFpAluAccesses      6095639                       # Number of float alu accesses (Count)
system.switch_cpus10.executeStats0.numFpRegReads      9415697                       # Number of times the floating registers were read (Count)
system.switch_cpus10.executeStats0.numFpRegWrites      5698541                       # Number of times the floating registers were written (Count)
system.switch_cpus10.executeStats0.numIntAluAccesses      4841881                       # Number of integer alu accesses (Count)
system.switch_cpus10.executeStats0.numIntRegReads      4572433                       # Number of times the integer registers were read (Count)
system.switch_cpus10.executeStats0.numIntRegWrites      2854791                       # Number of times the integer registers were written (Count)
system.switch_cpus10.executeStats0.numMemRefs      1766138                       # Number of memory refs (Count)
system.switch_cpus10.executeStats0.numMiscRegReads      3368928                       # Number of times the Misc registers were read (Count)
system.switch_cpus10.executeStats0.numMiscRegWrites         1258                       # Number of times the Misc registers were written (Count)
system.switch_cpus10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus10.fetchStats0.numInsts      5103392                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.numOps       9453786                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.fetchRate     0.115751                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus10.fetchStats0.numBranches       390193                       # Number of branches fetched (Count)
system.switch_cpus10.fetchStats0.branchRate     0.008850                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus10.mmu.dtb.rdAccesses       1448248                       # TLB accesses on read requests (Count)
system.switch_cpus10.mmu.dtb.wrAccesses        318573                       # TLB accesses on write requests (Count)
system.switch_cpus10.mmu.dtb.rdMisses             620                       # TLB misses on read requests (Count)
system.switch_cpus10.mmu.dtb.wrMisses              68                       # TLB misses on write requests (Count)
system.switch_cpus10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus10.mmu.itb.wrAccesses       7729889                       # TLB accesses on write requests (Count)
system.switch_cpus10.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus10.mmu.itb.wrMisses              89                       # TLB misses on write requests (Count)
system.switch_cpus10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.numTransitions           32                       # Number of power state transitions (Count)
system.switch_cpus10.power_state.ticksClkGated::samples           16                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::mean 717008718.812500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::stdev 363079639.580908                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::min_value     55658500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::max_value    994723000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::total           16                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::ON  11488561000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::CLK_GATED  11472139501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::OFF 19772852224000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus10.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus10.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus11.numCycles               44096001                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus11.cpi                     8.624414                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus11.ipc                     0.115950                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus11.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus11.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus11.commitStats0.numInsts      5112927                       # Number of instructions committed (thread level) (Count)
system.switch_cpus11.commitStats0.numOps      9480061                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus11.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus11.commitStats0.cpi        8.624414                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus11.commitStats0.ipc        0.115950                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus11.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus11.commitStats0.numFpInsts      6094538                       # Number of float instructions (Count)
system.switch_cpus11.commitStats0.numIntInsts      4866900                       # Number of integer instructions (Count)
system.switch_cpus11.commitStats0.numLoadInsts      1449310                       # Number of load instructions (Count)
system.switch_cpus11.commitStats0.numStoreInsts       321120                       # Number of store instructions (Count)
system.switch_cpus11.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus11.commitStats0.committedInstType::No_OpClass          420      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntAlu      3476201     36.67%     36.67% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntMult          560      0.01%     36.68% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntDiv         2210      0.02%     36.70% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatAdd       843608      8.90%     45.60% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCmp            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCvt           32      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMult            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatDiv            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMisc            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAdd            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAlu      1074400     11.33%     56.93% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCmp            0      0.00%     56.93% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCvt            0      0.00%     56.93% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMisc       176000      1.86%     58.79% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMult            0      0.00%     58.79% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.79% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.79% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShift            0      0.00%     58.79% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.79% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdDiv            0      0.00%     58.79% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.79% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAdd       597500      6.30%     65.09% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.09% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.09% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCvt       588400      6.21%     71.30% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.94% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.94% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMult       874800      9.23%     81.17% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.17% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.17% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAes            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::Matrix            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixMov            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixOP            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemRead       320977      3.39%     84.71% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemWrite       134955      1.42%     86.13% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemRead      1128333     11.90%     98.04% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemWrite       186165      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::total      9480061                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedControl::IsControl       395536                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsDirectControl       271173                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsIndirectControl       124278                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsCondControl       194024                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsUncondControl       201497                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsCall        64127                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsReturn        63865                       # Class of control type instructions committed (Count)
system.switch_cpus11.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus11.exec_context.thread_0.numCallsReturns       127992                       # Number of times a function call or return occured (Count)
system.switch_cpus11.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus11.exec_context.thread_0.numIdleCycles 19795873.203571                       # Number of idle cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.numBusyCycles 24300127.796429                       # Number of busy cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.notIdleFraction     0.551073                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus11.exec_context.thread_0.idleFraction     0.448927                       # Percentage of idle cycles (Ratio)
system.switch_cpus11.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus11.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus11.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus11.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus11.executeStats0.numStoreInsts      1770430                       # Number of stores executed (Count)
system.switch_cpus11.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus11.executeStats0.numFpAluAccesses      6094538                       # Number of float alu accesses (Count)
system.switch_cpus11.executeStats0.numFpRegReads      9415697                       # Number of times the floating registers were read (Count)
system.switch_cpus11.executeStats0.numFpRegWrites      5696940                       # Number of times the floating registers were written (Count)
system.switch_cpus11.executeStats0.numIntAluAccesses      4866900                       # Number of integer alu accesses (Count)
system.switch_cpus11.executeStats0.numIntRegReads      4603318                       # Number of times the integer registers were read (Count)
system.switch_cpus11.executeStats0.numIntRegWrites      2873452                       # Number of times the integer registers were written (Count)
system.switch_cpus11.executeStats0.numMemRefs      1770430                       # Number of memory refs (Count)
system.switch_cpus11.executeStats0.numMiscRegReads      3379495                       # Number of times the Misc registers were read (Count)
system.switch_cpus11.executeStats0.numMiscRegWrites         1335                       # Number of times the Misc registers were written (Count)
system.switch_cpus11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus11.fetchStats0.numInsts      5112927                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.numOps       9480061                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.fetchRate     0.115950                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus11.fetchStats0.numBranches       395536                       # Number of branches fetched (Count)
system.switch_cpus11.fetchStats0.branchRate     0.008970                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus11.mmu.dtb.rdAccesses       1450060                       # TLB accesses on read requests (Count)
system.switch_cpus11.mmu.dtb.wrAccesses        321207                       # TLB accesses on write requests (Count)
system.switch_cpus11.mmu.dtb.rdMisses             751                       # TLB misses on read requests (Count)
system.switch_cpus11.mmu.dtb.wrMisses              91                       # TLB misses on write requests (Count)
system.switch_cpus11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus11.mmu.itb.wrAccesses       7749001                       # TLB accesses on write requests (Count)
system.switch_cpus11.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus11.mmu.itb.wrMisses              97                       # TLB misses on write requests (Count)
system.switch_cpus11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.numTransitions           30                       # Number of power state transitions (Count)
system.switch_cpus11.power_state.ticksClkGated::samples           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::mean 685499933.400000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::stdev 393868995.615416                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::min_value     55080000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::max_value    994804500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::total           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::ON  12674937500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::CLK_GATED  10282499001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::OFF 19772855488000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus11.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus11.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus12.numCycles               44103433                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus12.cpi                     8.589979                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus12.ipc                     0.116415                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus12.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus12.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus12.commitStats0.numInsts      5134289                       # Number of instructions committed (thread level) (Count)
system.switch_cpus12.commitStats0.numOps      9563108                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus12.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus12.commitStats0.cpi        8.589979                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus12.commitStats0.ipc        0.116415                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus12.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus12.commitStats0.numFpInsts      6081084                       # Number of float instructions (Count)
system.switch_cpus12.commitStats0.numIntInsts      4960628                       # Number of integer instructions (Count)
system.switch_cpus12.commitStats0.numLoadInsts      1456283                       # Number of load instructions (Count)
system.switch_cpus12.commitStats0.numStoreInsts       325318                       # Number of store instructions (Count)
system.switch_cpus12.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus12.commitStats0.committedInstType::No_OpClass          501      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntAlu      3550283     37.12%     37.13% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntMult          594      0.01%     37.14% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntDiv         3040      0.03%     37.17% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatAdd       851209      8.90%     46.07% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCmp            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCvt           80      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMult            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatDiv            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMisc            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAdd            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.07% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAlu      1074000     11.23%     57.30% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCmp            0      0.00%     57.30% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCvt            0      0.00%     57.30% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMisc       174200      1.82%     59.12% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMult            0      0.00%     59.12% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.12% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.12% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShift            0      0.00%     59.12% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.12% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdDiv            0      0.00%     59.12% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.12% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAdd       594100      6.21%     65.33% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.33% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.33% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCvt       591800      6.19%     71.52% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.15% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.15% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMult       866200      9.06%     81.21% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAes            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::Matrix            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixMov            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixOP            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemRead       327349      3.42%     84.79% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemWrite       139257      1.46%     86.25% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemRead      1128934     11.81%     98.05% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemWrite       186061      1.95%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::total      9563108                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedControl::IsControl       414484                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsDirectControl       289571                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsIndirectControl       124814                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsCondControl       209329                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsUncondControl       205136                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsCall        64791                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsReturn        64401                       # Class of control type instructions committed (Count)
system.switch_cpus12.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus12.exec_context.thread_0.numCallsReturns       129192                       # Number of times a function call or return occured (Count)
system.switch_cpus12.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus12.exec_context.thread_0.numIdleCycles 21693680.928791                       # Number of idle cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.numBusyCycles 22409752.071209                       # Number of busy cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.notIdleFraction     0.508118                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus12.exec_context.thread_0.idleFraction     0.491882                       # Percentage of idle cycles (Ratio)
system.switch_cpus12.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus12.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus12.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus12.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus12.executeStats0.numStoreInsts      1781601                       # Number of stores executed (Count)
system.switch_cpus12.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus12.executeStats0.numFpAluAccesses      6081084                       # Number of float alu accesses (Count)
system.switch_cpus12.executeStats0.numFpRegReads      9362241                       # Number of times the floating registers were read (Count)
system.switch_cpus12.executeStats0.numFpRegWrites      5681341                       # Number of times the floating registers were written (Count)
system.switch_cpus12.executeStats0.numIntAluAccesses      4960628                       # Number of integer alu accesses (Count)
system.switch_cpus12.executeStats0.numIntRegReads      4692026                       # Number of times the integer registers were read (Count)
system.switch_cpus12.executeStats0.numIntRegWrites      2936070                       # Number of times the integer registers were written (Count)
system.switch_cpus12.executeStats0.numMemRefs      1781601                       # Number of memory refs (Count)
system.switch_cpus12.executeStats0.numMiscRegReads      3429060                       # Number of times the Misc registers were read (Count)
system.switch_cpus12.executeStats0.numMiscRegWrites         1463                       # Number of times the Misc registers were written (Count)
system.switch_cpus12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus12.fetchStats0.numInsts      5134289                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.numOps       9563108                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.fetchRate     0.116415                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus12.fetchStats0.numBranches       414484                       # Number of branches fetched (Count)
system.switch_cpus12.fetchStats0.branchRate     0.009398                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus12.mmu.dtb.rdAccesses       1457027                       # TLB accesses on read requests (Count)
system.switch_cpus12.mmu.dtb.wrAccesses        325403                       # TLB accesses on write requests (Count)
system.switch_cpus12.mmu.dtb.rdMisses             746                       # TLB misses on read requests (Count)
system.switch_cpus12.mmu.dtb.wrMisses              92                       # TLB misses on write requests (Count)
system.switch_cpus12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus12.mmu.itb.wrAccesses       7749576                       # TLB accesses on write requests (Count)
system.switch_cpus12.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus12.mmu.itb.wrMisses             114                       # TLB misses on write requests (Count)
system.switch_cpus12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.numTransitions           38                       # Number of power state transitions (Count)
system.switch_cpus12.power_state.ticksClkGated::samples           19                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::mean 593008421.105263                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::stdev 430945198.117470                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::min_value      4325000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::max_value    994416500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::total           19                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::ON  11686948500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::CLK_GATED  11267160001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::OFF 19772858816000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus12.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus12.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus13.numCycles               44107911                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus13.cpi                     8.472970                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus13.ipc                     0.118022                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus13.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus13.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus13.commitStats0.numInsts      5205720                       # Number of instructions committed (thread level) (Count)
system.switch_cpus13.commitStats0.numOps      9670487                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus13.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus13.commitStats0.cpi        8.472970                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus13.commitStats0.ipc        0.118022                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus13.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus13.commitStats0.numFpInsts      6084328                       # Number of float instructions (Count)
system.switch_cpus13.commitStats0.numIntInsts      5053122                       # Number of integer instructions (Count)
system.switch_cpus13.commitStats0.numLoadInsts      1473521                       # Number of load instructions (Count)
system.switch_cpus13.commitStats0.numStoreInsts       332114                       # Number of store instructions (Count)
system.switch_cpus13.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus13.commitStats0.committedInstType::No_OpClass          635      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntAlu      3629780     37.53%     37.54% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntMult          701      0.01%     37.55% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntDiv         3399      0.04%     37.58% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatAdd       844409      8.73%     46.32% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCmp            0      0.00%     46.32% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCvt          128      0.00%     46.32% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMult            0      0.00%     46.32% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.32% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatDiv            0      0.00%     46.32% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMisc            0      0.00%     46.32% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.32% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAdd            0      0.00%     46.32% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.32% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAlu      1069600     11.06%     57.38% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCmp            0      0.00%     57.38% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCvt            0      0.00%     57.38% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMisc       176000      1.82%     59.20% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMult            0      0.00%     59.20% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.20% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.20% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShift            0      0.00%     59.20% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.20% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdDiv            0      0.00%     59.20% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.20% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAdd       600500      6.21%     65.41% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.41% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.41% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCvt       589200      6.09%     71.50% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatDiv        60400      0.62%     72.12% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.12% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMult       875000      9.05%     81.17% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.17% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.17% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAes            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::Matrix            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixMov            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixOP            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemRead       346587      3.58%     84.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemWrite       146657      1.52%     86.43% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemRead      1126934     11.65%     98.08% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemWrite       185457      1.92%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::total      9670487                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedControl::IsControl       425539                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsDirectControl       299397                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsIndirectControl       126025                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsCondControl       213424                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsUncondControl       212090                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsCall        66258                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsReturn        65612                       # Class of control type instructions committed (Count)
system.switch_cpus13.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus13.exec_context.thread_0.numCallsReturns       131870                       # Number of times a function call or return occured (Count)
system.switch_cpus13.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus13.exec_context.thread_0.numIdleCycles 20185065.216567                       # Number of idle cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.numBusyCycles 23922845.783433                       # Number of busy cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.notIdleFraction     0.542371                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus13.exec_context.thread_0.idleFraction     0.457629                       # Percentage of idle cycles (Ratio)
system.switch_cpus13.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus13.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus13.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus13.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus13.executeStats0.numStoreInsts      1805635                       # Number of stores executed (Count)
system.switch_cpus13.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus13.executeStats0.numFpAluAccesses      6084328                       # Number of float alu accesses (Count)
system.switch_cpus13.executeStats0.numFpRegReads      9400285                       # Number of times the floating registers were read (Count)
system.switch_cpus13.executeStats0.numFpRegWrites      5687141                       # Number of times the floating registers were written (Count)
system.switch_cpus13.executeStats0.numIntAluAccesses      5053122                       # Number of integer alu accesses (Count)
system.switch_cpus13.executeStats0.numIntRegReads      4834389                       # Number of times the integer registers were read (Count)
system.switch_cpus13.executeStats0.numIntRegWrites      3011608                       # Number of times the integer registers were written (Count)
system.switch_cpus13.executeStats0.numMemRefs      1805635                       # Number of memory refs (Count)
system.switch_cpus13.executeStats0.numMiscRegReads      3470916                       # Number of times the Misc registers were read (Count)
system.switch_cpus13.executeStats0.numMiscRegWrites         1774                       # Number of times the Misc registers were written (Count)
system.switch_cpus13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus13.fetchStats0.numInsts      5205720                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.numOps       9670487                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.fetchRate     0.118022                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus13.fetchStats0.numBranches       425539                       # Number of branches fetched (Count)
system.switch_cpus13.fetchStats0.branchRate     0.009648                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus13.mmu.dtb.rdAccesses       1474398                       # TLB accesses on read requests (Count)
system.switch_cpus13.mmu.dtb.wrAccesses        332207                       # TLB accesses on write requests (Count)
system.switch_cpus13.mmu.dtb.rdMisses             880                       # TLB misses on read requests (Count)
system.switch_cpus13.mmu.dtb.wrMisses             103                       # TLB misses on write requests (Count)
system.switch_cpus13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus13.mmu.itb.wrAccesses       7857061                       # TLB accesses on write requests (Count)
system.switch_cpus13.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus13.mmu.itb.wrMisses             113                       # TLB misses on write requests (Count)
system.switch_cpus13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.numTransitions           46                       # Number of power state transitions (Count)
system.switch_cpus13.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::mean 455483934.826087                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::stdev 433888865.509292                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::min_value      3642500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::max_value    993360000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::ON  12474778000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::CLK_GATED  10476130501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::OFF 19772862016000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus13.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus13.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus14.numCycles               44114680                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus14.cpi                     8.661692                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus14.ipc                     0.115451                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus14.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus14.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus14.commitStats0.numInsts      5093079                       # Number of instructions committed (thread level) (Count)
system.switch_cpus14.commitStats0.numOps      9430503                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus14.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus14.commitStats0.cpi        8.661692                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus14.commitStats0.ipc        0.115451                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus14.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus14.commitStats0.numFpInsts      6089939                       # Number of float instructions (Count)
system.switch_cpus14.commitStats0.numIntInsts      4823795                       # Number of integer instructions (Count)
system.switch_cpus14.commitStats0.numLoadInsts      1443466                       # Number of load instructions (Count)
system.switch_cpus14.commitStats0.numStoreInsts       317795                       # Number of store instructions (Count)
system.switch_cpus14.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus14.commitStats0.committedInstType::No_OpClass          277      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntAlu      3435329     36.43%     36.43% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntMult          495      0.01%     36.44% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntDiv         1600      0.02%     36.45% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatAdd       844209      8.95%     45.40% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCmp            0      0.00%     45.40% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCvt           32      0.00%     45.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMult            0      0.00%     45.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatDiv            0      0.00%     45.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMisc            0      0.00%     45.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAdd            0      0.00%     45.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.41% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAlu      1071600     11.36%     56.77% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCmp            0      0.00%     56.77% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCvt            0      0.00%     56.77% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMisc       176100      1.87%     58.64% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMult            0      0.00%     58.64% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.64% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.64% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShift            0      0.00%     58.64% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.64% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdDiv            0      0.00%     58.64% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.64% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAdd       600000      6.36%     65.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCvt       588700      6.24%     71.24% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.88% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.88% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMult       875400      9.28%     81.16% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.16% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.16% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAes            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::Matrix            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixMov            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixOP            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemRead       315433      3.34%     84.67% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemWrite       131830      1.40%     86.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemRead      1128033     11.96%     98.03% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemWrite       185965      1.97%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::total      9430503                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedControl::IsControl       388258                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsDirectControl       264397                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsIndirectControl       123777                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsCondControl       190270                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsUncondControl       197972                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsCall        63562                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsReturn        63364                       # Class of control type instructions committed (Count)
system.switch_cpus14.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus14.exec_context.thread_0.numCallsReturns       126926                       # Number of times a function call or return occured (Count)
system.switch_cpus14.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus14.exec_context.thread_0.numIdleCycles 21983605.219508                       # Number of idle cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.numBusyCycles 22131074.780492                       # Number of busy cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.notIdleFraction     0.501671                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus14.exec_context.thread_0.idleFraction     0.498329                       # Percentage of idle cycles (Ratio)
system.switch_cpus14.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus14.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus14.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus14.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus14.executeStats0.numStoreInsts      1761261                       # Number of stores executed (Count)
system.switch_cpus14.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus14.executeStats0.numFpAluAccesses      6089939                       # Number of float alu accesses (Count)
system.switch_cpus14.executeStats0.numFpRegReads      9409097                       # Number of times the floating registers were read (Count)
system.switch_cpus14.executeStats0.numFpRegWrites      5692541                       # Number of times the floating registers were written (Count)
system.switch_cpus14.executeStats0.numIntAluAccesses      4823795                       # Number of integer alu accesses (Count)
system.switch_cpus14.executeStats0.numIntRegReads      4547460                       # Number of times the integer registers were read (Count)
system.switch_cpus14.executeStats0.numIntRegWrites      2841247                       # Number of times the integer registers were written (Count)
system.switch_cpus14.executeStats0.numMemRefs      1761261                       # Number of memory refs (Count)
system.switch_cpus14.executeStats0.numMiscRegReads      3359569                       # Number of times the Misc registers were read (Count)
system.switch_cpus14.executeStats0.numMiscRegWrites         1260                       # Number of times the Misc registers were written (Count)
system.switch_cpus14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus14.fetchStats0.numInsts      5093079                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.numOps       9430503                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.fetchRate     0.115451                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus14.fetchStats0.numBranches       388258                       # Number of branches fetched (Count)
system.switch_cpus14.fetchStats0.branchRate     0.008801                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus14.mmu.dtb.rdAccesses       1444055                       # TLB accesses on read requests (Count)
system.switch_cpus14.mmu.dtb.wrAccesses        317863                       # TLB accesses on write requests (Count)
system.switch_cpus14.mmu.dtb.rdMisses             590                       # TLB misses on read requests (Count)
system.switch_cpus14.mmu.dtb.wrMisses              72                       # TLB misses on write requests (Count)
system.switch_cpus14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus14.mmu.itb.wrAccesses       7718028                       # TLB accesses on write requests (Count)
system.switch_cpus14.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus14.mmu.itb.wrMisses              89                       # TLB misses on write requests (Count)
system.switch_cpus14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.numTransitions           32                       # Number of power state transitions (Count)
system.switch_cpus14.power_state.ticksClkGated::samples           16                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::mean 713040750.062500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::stdev 364755540.950251                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::min_value     75642000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::max_value    994255500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::total           16                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::ON  11538672500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::CLK_GATED  11408652001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::OFF 19772865600000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus14.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus14.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus15.numCycles               44121166                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus15.cpi                     8.666894                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus15.ipc                     0.115382                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus15.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus15.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus15.commitStats0.numInsts      5090770                       # Number of instructions committed (thread level) (Count)
system.switch_cpus15.commitStats0.numOps      9426522                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus15.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus15.commitStats0.cpi        8.666894                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus15.commitStats0.ipc        0.115382                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus15.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus15.commitStats0.numFpInsts      6074187                       # Number of float instructions (Count)
system.switch_cpus15.commitStats0.numIntInsts      4829580                       # Number of integer instructions (Count)
system.switch_cpus15.commitStats0.numLoadInsts      1440854                       # Number of load instructions (Count)
system.switch_cpus15.commitStats0.numStoreInsts       319343                       # Number of store instructions (Count)
system.switch_cpus15.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus15.commitStats0.committedInstType::No_OpClass          342      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntAlu      3440180     36.49%     36.50% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntMult          532      0.01%     36.50% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntDiv         2114      0.02%     36.53% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatAdd       840809      8.92%     45.45% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCmp            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCvt           48      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMult            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatDiv            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMisc            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAdd            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.45% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAlu      1068400     11.33%     56.78% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCmp            0      0.00%     56.78% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCvt            0      0.00%     56.78% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMisc       176100      1.87%     58.65% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMult            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShift            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdDiv            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.65% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAdd       598200      6.35%     64.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     64.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     64.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCvt       588700      6.25%     71.24% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.88% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.88% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMult       875400      9.29%     81.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.17% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAes            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::Matrix            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixMov            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixOP            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemRead       317821      3.37%     84.70% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemWrite       133946      1.42%     86.12% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemRead      1123033     11.91%     98.03% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemWrite       185397      1.97%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::total      9426522                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedControl::IsControl       390000                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsDirectControl       265848                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsIndirectControl       124065                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsCondControl       191600                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsUncondControl       198383                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsCall        63978                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsReturn        63652                       # Class of control type instructions committed (Count)
system.switch_cpus15.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus15.exec_context.thread_0.numCallsReturns       127630                       # Number of times a function call or return occured (Count)
system.switch_cpus15.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus15.exec_context.thread_0.numIdleCycles 21930454.527439                       # Number of idle cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.numBusyCycles 22190711.472561                       # Number of busy cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.notIdleFraction     0.502949                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus15.exec_context.thread_0.idleFraction     0.497051                       # Percentage of idle cycles (Ratio)
system.switch_cpus15.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus15.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus15.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus15.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus15.executeStats0.numStoreInsts      1760197                       # Number of stores executed (Count)
system.switch_cpus15.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus15.executeStats0.numFpAluAccesses      6074187                       # Number of float alu accesses (Count)
system.switch_cpus15.executeStats0.numFpRegReads      9393145                       # Number of times the floating registers were read (Count)
system.switch_cpus15.executeStats0.numFpRegWrites      5677341                       # Number of times the floating registers were written (Count)
system.switch_cpus15.executeStats0.numIntAluAccesses      4829580                       # Number of integer alu accesses (Count)
system.switch_cpus15.executeStats0.numIntRegReads      4567951                       # Number of times the integer registers were read (Count)
system.switch_cpus15.executeStats0.numIntRegWrites      2849897                       # Number of times the integer registers were written (Count)
system.switch_cpus15.executeStats0.numMemRefs      1760197                       # Number of memory refs (Count)
system.switch_cpus15.executeStats0.numMiscRegReads      3357179                       # Number of times the Misc registers were read (Count)
system.switch_cpus15.executeStats0.numMiscRegWrites         1318                       # Number of times the Misc registers were written (Count)
system.switch_cpus15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus15.fetchStats0.numInsts      5090770                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.numOps       9426522                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.fetchRate     0.115382                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus15.fetchStats0.numBranches       390000                       # Number of branches fetched (Count)
system.switch_cpus15.fetchStats0.branchRate     0.008839                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus15.mmu.dtb.rdAccesses       1441454                       # TLB accesses on read requests (Count)
system.switch_cpus15.mmu.dtb.wrAccesses        319412                       # TLB accesses on write requests (Count)
system.switch_cpus15.mmu.dtb.rdMisses             601                       # TLB misses on read requests (Count)
system.switch_cpus15.mmu.dtb.wrMisses              74                       # TLB misses on write requests (Count)
system.switch_cpus15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus15.mmu.itb.wrAccesses       7713010                       # TLB accesses on write requests (Count)
system.switch_cpus15.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus15.mmu.itb.wrMisses              89                       # TLB misses on write requests (Count)
system.switch_cpus15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.numTransitions           34                       # Number of power state transitions (Count)
system.switch_cpus15.power_state.ticksClkGated::samples           17                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::mean 669176205.941176                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::stdev 405212077.873652                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::min_value      6824500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::max_value    994260000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::total           17                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::ON  11568065000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::CLK_GATED  11375995501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::OFF 19772868864000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus15.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus15.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus16.numCycles               44127920                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus16.cpi                     8.662162                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus16.ipc                     0.115445                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus16.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus16.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus16.commitStats0.numInsts      5094331                       # Number of instructions committed (thread level) (Count)
system.switch_cpus16.commitStats0.numOps      9425959                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus16.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus16.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus16.commitStats0.cpi        8.662162                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus16.commitStats0.ipc        0.115445                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus16.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus16.commitStats0.numFpInsts      6086287                       # Number of float instructions (Count)
system.switch_cpus16.commitStats0.numIntInsts      4821417                       # Number of integer instructions (Count)
system.switch_cpus16.commitStats0.numLoadInsts      1441444                       # Number of load instructions (Count)
system.switch_cpus16.commitStats0.numStoreInsts       317553                       # Number of store instructions (Count)
system.switch_cpus16.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus16.commitStats0.committedInstType::No_OpClass          274      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntAlu      3433519     36.43%     36.43% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntMult          488      0.01%     36.43% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntDiv         1524      0.02%     36.45% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatAdd       842409      8.94%     45.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatCmp            0      0.00%     45.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatCvt           48      0.00%     45.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMult            0      0.00%     45.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatDiv            0      0.00%     45.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMisc            0      0.00%     45.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAdd            0      0.00%     45.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAlu      1069000     11.34%     56.73% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdCmp            0      0.00%     56.73% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdCvt            0      0.00%     56.73% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMisc       176400      1.87%     58.60% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMult            0      0.00%     58.60% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.60% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.60% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShift            0      0.00%     58.60% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.60% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdDiv            0      0.00%     58.60% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.60% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatAdd       601000      6.38%     64.98% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     64.98% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     64.98% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatCvt       589600      6.26%     71.23% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.87% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.87% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMult       877200      9.31%     81.18% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.18% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.18% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAes            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::Matrix            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MatrixMov            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MatrixOP            0      0.00%     81.34% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MemRead       315011      3.34%     84.68% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MemWrite       132056      1.40%     86.08% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMemRead      1126433     11.95%     98.03% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMemWrite       185497      1.97%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::total      9425959                       # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedControl::IsControl       387717                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsDirectControl       263892                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsIndirectControl       123738                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsCondControl       190210                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsUncondControl       197490                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsCall        63587                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsReturn        63325                       # Class of control type instructions committed (Count)
system.switch_cpus16.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus16.exec_context.thread_0.numCallsReturns       126912                       # Number of times a function call or return occured (Count)
system.switch_cpus16.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus16.exec_context.thread_0.numIdleCycles 21342420.028032                       # Number of idle cycles (Cycle)
system.switch_cpus16.exec_context.thread_0.numBusyCycles 22785499.971968                       # Number of busy cycles (Cycle)
system.switch_cpus16.exec_context.thread_0.notIdleFraction     0.516351                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus16.exec_context.thread_0.idleFraction     0.483649                       # Percentage of idle cycles (Ratio)
system.switch_cpus16.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus16.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus16.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus16.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus16.executeStats0.numStoreInsts      1758997                       # Number of stores executed (Count)
system.switch_cpus16.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus16.executeStats0.numFpAluAccesses      6086287                       # Number of float alu accesses (Count)
system.switch_cpus16.executeStats0.numFpRegReads      9411545                       # Number of times the floating registers were read (Count)
system.switch_cpus16.executeStats0.numFpRegWrites      5689341                       # Number of times the floating registers were written (Count)
system.switch_cpus16.executeStats0.numIntAluAccesses      4821417                       # Number of integer alu accesses (Count)
system.switch_cpus16.executeStats0.numIntRegReads      4550724                       # Number of times the integer registers were read (Count)
system.switch_cpus16.executeStats0.numIntRegWrites      2840778                       # Number of times the integer registers were written (Count)
system.switch_cpus16.executeStats0.numMemRefs      1758997                       # Number of memory refs (Count)
system.switch_cpus16.executeStats0.numMiscRegReads      3355879                       # Number of times the Misc registers were read (Count)
system.switch_cpus16.executeStats0.numMiscRegWrites         1280                       # Number of times the Misc registers were written (Count)
system.switch_cpus16.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus16.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus16.fetchStats0.numInsts      5094331                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus16.fetchStats0.numOps       9425959                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus16.fetchStats0.fetchRate     0.115445                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus16.fetchStats0.numBranches       387717                       # Number of branches fetched (Count)
system.switch_cpus16.fetchStats0.branchRate     0.008786                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus16.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus16.mmu.dtb.rdAccesses       1442040                       # TLB accesses on read requests (Count)
system.switch_cpus16.mmu.dtb.wrAccesses        317623                       # TLB accesses on write requests (Count)
system.switch_cpus16.mmu.dtb.rdMisses             597                       # TLB misses on read requests (Count)
system.switch_cpus16.mmu.dtb.wrMisses              75                       # TLB misses on write requests (Count)
system.switch_cpus16.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus16.mmu.itb.wrAccesses       7717149                       # TLB accesses on write requests (Count)
system.switch_cpus16.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus16.mmu.itb.wrMisses              89                       # TLB misses on write requests (Count)
system.switch_cpus16.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.numTransitions           30                       # Number of power state transitions (Count)
system.switch_cpus16.power_state.ticksClkGated::samples           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::mean 737636600.066667                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::stdev 396513215.452058                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::min_value     64638000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::max_value    993383500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::total           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::ON  11876311500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::CLK_GATED  11064549001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::OFF 19772872064000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus16.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus16.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus17.numCycles               44134195                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus17.cpi                     8.661471                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus17.ipc                     0.115454                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus17.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus17.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus17.commitStats0.numInsts      5095462                       # Number of instructions committed (thread level) (Count)
system.switch_cpus17.commitStats0.numOps      9442987                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus17.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus17.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus17.commitStats0.cpi        8.661471                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus17.commitStats0.ipc        0.115454                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus17.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus17.commitStats0.numFpInsts      6086887                       # Number of float instructions (Count)
system.switch_cpus17.commitStats0.numIntInsts      4837513                       # Number of integer instructions (Count)
system.switch_cpus17.commitStats0.numLoadInsts      1445106                       # Number of load instructions (Count)
system.switch_cpus17.commitStats0.numStoreInsts       319547                       # Number of store instructions (Count)
system.switch_cpus17.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus17.commitStats0.committedInstType::No_OpClass          336      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntAlu      3447330     36.51%     36.51% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntMult          531      0.01%     36.52% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntDiv         1980      0.02%     36.54% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatAdd       843809      8.94%     45.47% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatCmp            0      0.00%     45.47% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatCvt           48      0.00%     45.47% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMult            0      0.00%     45.47% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.47% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatDiv            0      0.00%     45.47% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMisc            0      0.00%     45.47% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.47% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAdd            0      0.00%     45.47% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.47% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAlu      1072400     11.36%     56.83% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdCmp            0      0.00%     56.83% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdCvt            0      0.00%     56.83% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMisc       175900      1.86%     58.69% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMult            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShift            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdDiv            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.69% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatAdd       598200      6.33%     65.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatCvt       588100      6.23%     71.26% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.89% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.89% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMult       874200      9.26%     81.15% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.15% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.15% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAes            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::Matrix            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MatrixMov            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MatrixOP            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MemRead       318073      3.37%     84.68% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MemWrite       133650      1.42%     86.10% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMemRead      1127033     11.94%     98.03% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMemWrite       185897      1.97%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::total      9442987                       # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedControl::IsControl       390761                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsDirectControl       266610                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsIndirectControl       124064                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsCondControl       191580                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsUncondControl       199164                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsCall        63977                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsReturn        63651                       # Class of control type instructions committed (Count)
system.switch_cpus17.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus17.exec_context.thread_0.numCallsReturns       127628                       # Number of times a function call or return occured (Count)
system.switch_cpus17.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus17.exec_context.thread_0.numIdleCycles 21050386.282517                       # Number of idle cycles (Cycle)
system.switch_cpus17.exec_context.thread_0.numBusyCycles 23083808.717483                       # Number of busy cycles (Cycle)
system.switch_cpus17.exec_context.thread_0.notIdleFraction     0.523037                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus17.exec_context.thread_0.idleFraction     0.476963                       # Percentage of idle cycles (Ratio)
system.switch_cpus17.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus17.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus17.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus17.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus17.executeStats0.numStoreInsts      1764653                       # Number of stores executed (Count)
system.switch_cpus17.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus17.executeStats0.numFpAluAccesses      6086887                       # Number of float alu accesses (Count)
system.switch_cpus17.executeStats0.numFpRegReads      9403045                       # Number of times the floating registers were read (Count)
system.switch_cpus17.executeStats0.numFpRegWrites      5689541                       # Number of times the floating registers were written (Count)
system.switch_cpus17.executeStats0.numIntAluAccesses      4837513                       # Number of integer alu accesses (Count)
system.switch_cpus17.executeStats0.numIntRegReads      4567011                       # Number of times the integer registers were read (Count)
system.switch_cpus17.executeStats0.numIntRegWrites      2852571                       # Number of times the integer registers were written (Count)
system.switch_cpus17.executeStats0.numMemRefs      1764653                       # Number of memory refs (Count)
system.switch_cpus17.executeStats0.numMiscRegReads      3365563                       # Number of times the Misc registers were read (Count)
system.switch_cpus17.executeStats0.numMiscRegWrites         1314                       # Number of times the Misc registers were written (Count)
system.switch_cpus17.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus17.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus17.fetchStats0.numInsts      5095462                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus17.fetchStats0.numOps       9442987                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus17.fetchStats0.fetchRate     0.115454                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus17.fetchStats0.numBranches       390761                       # Number of branches fetched (Count)
system.switch_cpus17.fetchStats0.branchRate     0.008854                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus17.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus17.mmu.dtb.rdAccesses       1445791                       # TLB accesses on read requests (Count)
system.switch_cpus17.mmu.dtb.wrAccesses        319617                       # TLB accesses on write requests (Count)
system.switch_cpus17.mmu.dtb.rdMisses             686                       # TLB misses on read requests (Count)
system.switch_cpus17.mmu.dtb.wrMisses              75                       # TLB misses on write requests (Count)
system.switch_cpus17.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus17.mmu.itb.wrAccesses       7723038                       # TLB accesses on write requests (Count)
system.switch_cpus17.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus17.mmu.itb.wrMisses              89                       # TLB misses on write requests (Count)
system.switch_cpus17.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.numTransitions           32                       # Number of power state transitions (Count)
system.switch_cpus17.power_state.ticksClkGated::samples           16                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::mean 681723406.312500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::stdev 417709710.072947                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::min_value      4537000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::max_value    994398000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::total           16                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::ON  12030086000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::CLK_GATED  10907574501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::OFF 19772875264000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus17.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus17.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus18.numCycles               44141046                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus18.cpi                     8.664480                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus18.ipc                     0.115414                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus18.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus18.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus18.commitStats0.numInsts      5094483                       # Number of instructions committed (thread level) (Count)
system.switch_cpus18.commitStats0.numOps      9431237                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus18.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus18.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus18.commitStats0.cpi        8.664480                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus18.commitStats0.ipc        0.115414                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus18.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus18.commitStats0.numFpInsts      6091338                       # Number of float instructions (Count)
system.switch_cpus18.commitStats0.numIntInsts      4824524                       # Number of integer instructions (Count)
system.switch_cpus18.commitStats0.numLoadInsts      1443859                       # Number of load instructions (Count)
system.switch_cpus18.commitStats0.numStoreInsts       318347                       # Number of store instructions (Count)
system.switch_cpus18.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus18.commitStats0.committedInstType::No_OpClass          274      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntAlu      3433406     36.40%     36.41% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntMult          511      0.01%     36.41% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntDiv         1600      0.02%     36.43% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatAdd       844408      8.95%     45.38% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatCmp            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatCvt           32      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMult            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatDiv            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMisc            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAdd            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.38% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAlu      1071200     11.36%     56.74% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdCmp            0      0.00%     56.74% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdCvt            0      0.00%     56.74% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMisc       176200      1.87%     58.61% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMult            0      0.00%     58.61% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.61% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.61% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShift            0      0.00%     58.61% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.61% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdDiv            0      0.00%     58.61% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.61% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatAdd       600900      6.37%     64.98% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     64.98% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     64.98% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatCvt       589000      6.25%     71.23% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.87% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.87% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMult       876000      9.29%     81.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.16% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAes            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::Matrix            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MatrixMov            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MatrixOP            0      0.00%     81.32% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MemRead       315326      3.34%     84.66% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MemWrite       132182      1.40%     86.06% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMemRead      1128533     11.97%     98.03% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMemWrite       186165      1.97%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::total      9431237                       # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedControl::IsControl       387162                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsDirectControl       263237                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsIndirectControl       123841                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsCondControl       189920                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsUncondControl       197226                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsCall        63626                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsReturn        63428                       # Class of control type instructions committed (Count)
system.switch_cpus18.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus18.exec_context.thread_0.numCallsReturns       127054                       # Number of times a function call or return occured (Count)
system.switch_cpus18.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus18.exec_context.thread_0.numIdleCycles 21730930.139699                       # Number of idle cycles (Cycle)
system.switch_cpus18.exec_context.thread_0.numBusyCycles 22410115.860301                       # Number of busy cycles (Cycle)
system.switch_cpus18.exec_context.thread_0.notIdleFraction     0.507693                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus18.exec_context.thread_0.idleFraction     0.492307                       # Percentage of idle cycles (Ratio)
system.switch_cpus18.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus18.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus18.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus18.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus18.executeStats0.numStoreInsts      1762206                       # Number of stores executed (Count)
system.switch_cpus18.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus18.executeStats0.numFpAluAccesses      6091338                       # Number of float alu accesses (Count)
system.switch_cpus18.executeStats0.numFpRegReads      9411697                       # Number of times the floating registers were read (Count)
system.switch_cpus18.executeStats0.numFpRegWrites      5693740                       # Number of times the floating registers were written (Count)
system.switch_cpus18.executeStats0.numIntAluAccesses      4824524                       # Number of integer alu accesses (Count)
system.switch_cpus18.executeStats0.numIntRegReads      4551410                       # Number of times the integer registers were read (Count)
system.switch_cpus18.executeStats0.numIntRegWrites      2842112                       # Number of times the integer registers were written (Count)
system.switch_cpus18.executeStats0.numMemRefs      1762206                       # Number of memory refs (Count)
system.switch_cpus18.executeStats0.numMiscRegReads      3359037                       # Number of times the Misc registers were read (Count)
system.switch_cpus18.executeStats0.numMiscRegWrites         1270                       # Number of times the Misc registers were written (Count)
system.switch_cpus18.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus18.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus18.fetchStats0.numInsts      5094483                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus18.fetchStats0.numOps       9431237                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus18.fetchStats0.fetchRate     0.115414                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus18.fetchStats0.numBranches       387162                       # Number of branches fetched (Count)
system.switch_cpus18.fetchStats0.branchRate     0.008771                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus18.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus18.mmu.dtb.rdAccesses       1444453                       # TLB accesses on read requests (Count)
system.switch_cpus18.mmu.dtb.wrAccesses        318411                       # TLB accesses on write requests (Count)
system.switch_cpus18.mmu.dtb.rdMisses             595                       # TLB misses on read requests (Count)
system.switch_cpus18.mmu.dtb.wrMisses              68                       # TLB misses on write requests (Count)
system.switch_cpus18.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus18.mmu.itb.wrAccesses       7719731                       # TLB accesses on write requests (Count)
system.switch_cpus18.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus18.mmu.itb.wrMisses              89                       # TLB misses on write requests (Count)
system.switch_cpus18.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.numTransitions           32                       # Number of power state transitions (Count)
system.switch_cpus18.power_state.ticksClkGated::samples           16                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::mean 703576062.562500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::stdev 379075794.222884                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::min_value     71960500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::max_value    994217500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::total           16                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::ON  11677179500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::CLK_GATED  11257217001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::OFF 19772878528000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus18.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus18.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus19.numCycles               44153192                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus19.cpi                     8.678144                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus19.ipc                     0.115232                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus19.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus19.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus19.commitStats0.numInsts      5087861                       # Number of instructions committed (thread level) (Count)
system.switch_cpus19.commitStats0.numOps      9436729                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus19.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus19.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus19.commitStats0.cpi        8.678144                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus19.commitStats0.ipc        0.115232                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus19.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus19.commitStats0.numFpInsts      6078188                       # Number of float instructions (Count)
system.switch_cpus19.commitStats0.numIntInsts      4837893                       # Number of integer instructions (Count)
system.switch_cpus19.commitStats0.numLoadInsts      1440648                       # Number of load instructions (Count)
system.switch_cpus19.commitStats0.numStoreInsts       315256                       # Number of store instructions (Count)
system.switch_cpus19.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus19.commitStats0.committedInstType::No_OpClass          283      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntAlu      3451632     36.58%     36.58% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntMult          451      0.00%     36.58% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntDiv         1035      0.01%     36.60% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatAdd       847208      8.98%     45.57% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatCmp            0      0.00%     45.57% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatCvt           16      0.00%     45.57% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMult            0      0.00%     45.57% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.57% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatDiv            0      0.00%     45.57% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMisc            0      0.00%     45.57% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.57% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAdd            0      0.00%     45.57% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.57% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAlu      1070400     11.34%     56.92% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdCmp            0      0.00%     56.92% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdCvt            0      0.00%     56.92% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMisc       175200      1.86%     58.77% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMult            0      0.00%     58.77% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.77% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.77% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShift            0      0.00%     58.77% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.77% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdDiv            0      0.00%     58.77% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.77% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatAdd       598100      6.34%     65.11% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.11% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.11% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatCvt       590000      6.25%     71.36% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     72.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMult       871000      9.23%     81.23% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.23% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.23% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAes            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::Matrix            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MatrixMov            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MatrixOP            0      0.00%     81.39% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MemRead       313716      3.32%     84.72% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MemWrite       129824      1.38%     86.09% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMemRead      1126932     11.94%     98.03% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMemWrite       185432      1.97%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::total      9436729                       # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedControl::IsControl       395370                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsDirectControl       271626                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsIndirectControl       123658                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsCondControl       194850                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsUncondControl       200504                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsCall        63379                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsReturn        63245                       # Class of control type instructions committed (Count)
system.switch_cpus19.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus19.exec_context.thread_0.numCallsReturns       126624                       # Number of times a function call or return occured (Count)
system.switch_cpus19.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus19.exec_context.thread_0.numIdleCycles 21175579.255326                       # Number of idle cycles (Cycle)
system.switch_cpus19.exec_context.thread_0.numBusyCycles 22977612.744674                       # Number of busy cycles (Cycle)
system.switch_cpus19.exec_context.thread_0.notIdleFraction     0.520407                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus19.exec_context.thread_0.idleFraction     0.479593                       # Percentage of idle cycles (Ratio)
system.switch_cpus19.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus19.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus19.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus19.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus19.executeStats0.numStoreInsts      1755904                       # Number of stores executed (Count)
system.switch_cpus19.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus19.executeStats0.numFpAluAccesses      6078188                       # Number of float alu accesses (Count)
system.switch_cpus19.executeStats0.numFpRegReads      9376948                       # Number of times the floating registers were read (Count)
system.switch_cpus19.executeStats0.numFpRegWrites      5680340                       # Number of times the floating registers were written (Count)
system.switch_cpus19.executeStats0.numIntAluAccesses      4837893                       # Number of integer alu accesses (Count)
system.switch_cpus19.executeStats0.numIntRegReads      4546418                       # Number of times the integer registers were read (Count)
system.switch_cpus19.executeStats0.numIntRegWrites      2850339                       # Number of times the integer registers were written (Count)
system.switch_cpus19.executeStats0.numMemRefs      1755904                       # Number of memory refs (Count)
system.switch_cpus19.executeStats0.numMiscRegReads      3369651                       # Number of times the Misc registers were read (Count)
system.switch_cpus19.executeStats0.numMiscRegWrites         1276                       # Number of times the Misc registers were written (Count)
system.switch_cpus19.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus19.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus19.fetchStats0.numInsts      5087861                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus19.fetchStats0.numOps       9436729                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus19.fetchStats0.fetchRate     0.115232                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus19.fetchStats0.numBranches       395370                       # Number of branches fetched (Count)
system.switch_cpus19.fetchStats0.branchRate     0.008955                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus19.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus19.mmu.dtb.rdAccesses       1441335                       # TLB accesses on read requests (Count)
system.switch_cpus19.mmu.dtb.wrAccesses        315344                       # TLB accesses on write requests (Count)
system.switch_cpus19.mmu.dtb.rdMisses             687                       # TLB misses on read requests (Count)
system.switch_cpus19.mmu.dtb.wrMisses              90                       # TLB misses on write requests (Count)
system.switch_cpus19.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus19.mmu.itb.wrAccesses       7694860                       # TLB accesses on write requests (Count)
system.switch_cpus19.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus19.mmu.itb.wrMisses             109                       # TLB misses on write requests (Count)
system.switch_cpus19.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.numTransitions           30                       # Number of power state transitions (Count)
system.switch_cpus19.power_state.ticksClkGated::samples           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::mean 730769500.066667                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::stdev 403294881.601512                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::min_value      8593500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::max_value    994000000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::total           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::ON  11969590000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::CLK_GATED  10961542501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::OFF 19772881792000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus19.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus19.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                44038341                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                      8.426341                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                      0.118675                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numInsts      5226271                       # Number of instructions committed (thread level) (Count)
system.switch_cpus2.commitStats0.numOps       9763119                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi         8.426341                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc         0.118675                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts      6074035                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts      5146014                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts      1472319                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts       346755                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass          528      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu      3716355     38.07%     38.07% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult          982      0.01%     38.08% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv         3593      0.04%     38.12% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd       839823      8.60%     46.72% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0      0.00%     46.72% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt          128      0.00%     46.72% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0      0.00%     46.72% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.72% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0      0.00%     46.72% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0      0.00%     46.72% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.72% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0      0.00%     46.72% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.72% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu      1068006     10.94%     57.66% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0      0.00%     57.66% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0      0.00%     57.66% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc       176203      1.80%     59.46% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0      0.00%     59.46% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.46% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.46% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0      0.00%     59.46% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.46% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0      0.00%     59.46% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.46% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd       597909      6.12%     65.59% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.59% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.59% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt       589005      6.03%     71.62% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv        60401      0.62%     72.24% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult       876012      8.97%     81.21% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.21% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0      0.00%     81.37% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead       349939      3.58%     84.95% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite       161497      1.65%     86.61% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead      1122380     11.50%     98.10% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite       185258      1.90%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total      9763119                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedControl::IsControl       447616                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsDirectControl       320685                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsIndirectControl       126823                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCondControl       238495                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsUncondControl       209099                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCall        67279                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsReturn        66409                       # Class of control type instructions committed (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns       133688                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles 20276965.575606                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles 23761375.424394                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction     0.539561                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction     0.460439                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts      1819074                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpAluAccesses      6074035                       # Number of float alu accesses (Count)
system.switch_cpus2.executeStats0.numFpRegReads      9396397                       # Number of times the floating registers were read (Count)
system.switch_cpus2.executeStats0.numFpRegWrites      5677244                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numIntAluAccesses      5146014                       # Number of integer alu accesses (Count)
system.switch_cpus2.executeStats0.numIntRegReads      4958266                       # Number of times the integer registers were read (Count)
system.switch_cpus2.executeStats0.numIntRegWrites      3085509                       # Number of times the integer registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs      1819074                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numMiscRegReads      3502541                       # Number of times the Misc registers were read (Count)
system.switch_cpus2.executeStats0.numMiscRegWrites         1933                       # Number of times the Misc registers were written (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts      5226271                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps        9763119                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate     0.118675                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.numBranches       447616                       # Number of branches fetched (Count)
system.switch_cpus2.fetchStats0.branchRate     0.010164                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses        1473144                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses         346817                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses              832                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses               84                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses        7876920                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses              101                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions           41                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 504300261.952381                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 446092893.280972                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value      2349000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    994629000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON  12354122000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  10590305501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 19772868497000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus20.numCycles               44155409                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus20.cpi                     8.651942                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus20.ipc                     0.115581                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus20.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus20.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus20.commitStats0.numInsts      5103526                       # Number of instructions committed (thread level) (Count)
system.switch_cpus20.commitStats0.numOps      9452744                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus20.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus20.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus20.commitStats0.cpi        8.651942                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus20.commitStats0.ipc        0.115581                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus20.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus20.commitStats0.numFpInsts      6092487                       # Number of float instructions (Count)
system.switch_cpus20.commitStats0.numIntInsts      4843621                       # Number of integer instructions (Count)
system.switch_cpus20.commitStats0.numLoadInsts      1447107                       # Number of load instructions (Count)
system.switch_cpus20.commitStats0.numStoreInsts       319671                       # Number of store instructions (Count)
system.switch_cpus20.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus20.commitStats0.committedInstType::No_OpClass          340      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntAlu      3448146     36.48%     36.48% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntMult          548      0.01%     36.49% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntDiv         1875      0.02%     36.51% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatAdd       844809      8.94%     45.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatCmp            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatCvt           48      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMult            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatDiv            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMisc            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAdd            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAlu      1070200     11.32%     56.77% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdCmp            0      0.00%     56.77% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdCvt            0      0.00%     56.77% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMisc       176300      1.87%     58.63% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMult            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShift            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdDiv            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatAdd       602300      6.37%     65.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatCvt       589300      6.23%     71.24% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.88% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.88% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMult       876600      9.27%     81.15% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.15% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.15% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAes            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::Matrix            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MatrixMov            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MatrixOP            0      0.00%     81.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MemRead       318174      3.37%     84.68% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MemWrite       134374      1.42%     86.10% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMemRead      1128933     11.94%     98.04% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMemWrite       185297      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::total      9452744                       # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedControl::IsControl       389175                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsDirectControl       264976                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsIndirectControl       124112                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsCondControl       191845                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsUncondControl       197313                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsCall        64025                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsReturn        63699                       # Class of control type instructions committed (Count)
system.switch_cpus20.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus20.exec_context.thread_0.numCallsReturns       127724                       # Number of times a function call or return occured (Count)
system.switch_cpus20.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus20.exec_context.thread_0.numIdleCycles 20955008.847010                       # Number of idle cycles (Cycle)
system.switch_cpus20.exec_context.thread_0.numBusyCycles 23200400.152990                       # Number of busy cycles (Cycle)
system.switch_cpus20.exec_context.thread_0.notIdleFraction     0.525426                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus20.exec_context.thread_0.idleFraction     0.474574                       # Percentage of idle cycles (Ratio)
system.switch_cpus20.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus20.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus20.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus20.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus20.executeStats0.numStoreInsts      1766778                       # Number of stores executed (Count)
system.switch_cpus20.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus20.executeStats0.numFpAluAccesses      6092487                       # Number of float alu accesses (Count)
system.switch_cpus20.executeStats0.numFpRegReads      9415145                       # Number of times the floating registers were read (Count)
system.switch_cpus20.executeStats0.numFpRegWrites      5695741                       # Number of times the floating registers were written (Count)
system.switch_cpus20.executeStats0.numIntAluAccesses      4843621                       # Number of integer alu accesses (Count)
system.switch_cpus20.executeStats0.numIntRegReads      4581020                       # Number of times the integer registers were read (Count)
system.switch_cpus20.executeStats0.numIntRegWrites      2857498                       # Number of times the integer registers were written (Count)
system.switch_cpus20.executeStats0.numMemRefs      1766778                       # Number of memory refs (Count)
system.switch_cpus20.executeStats0.numMiscRegReads      3366903                       # Number of times the Misc registers were read (Count)
system.switch_cpus20.executeStats0.numMiscRegWrites         1324                       # Number of times the Misc registers were written (Count)
system.switch_cpus20.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus20.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus20.fetchStats0.numInsts      5103526                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus20.fetchStats0.numOps       9452744                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus20.fetchStats0.fetchRate     0.115581                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus20.fetchStats0.numBranches       389175                       # Number of branches fetched (Count)
system.switch_cpus20.fetchStats0.branchRate     0.008814                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus20.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus20.mmu.dtb.rdAccesses       1447728                       # TLB accesses on read requests (Count)
system.switch_cpus20.mmu.dtb.wrAccesses        319737                       # TLB accesses on write requests (Count)
system.switch_cpus20.mmu.dtb.rdMisses             622                       # TLB misses on read requests (Count)
system.switch_cpus20.mmu.dtb.wrMisses              71                       # TLB misses on write requests (Count)
system.switch_cpus20.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus20.mmu.itb.wrAccesses       7729600                       # TLB accesses on write requests (Count)
system.switch_cpus20.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus20.mmu.itb.wrMisses              89                       # TLB misses on write requests (Count)
system.switch_cpus20.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.numTransitions           28                       # Number of power state transitions (Count)
system.switch_cpus20.power_state.ticksClkGated::samples           14                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::mean 774469571.500000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::stdev 381407480.226100                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::min_value      1572500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::max_value    993835500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::total           14                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::ON  12085038500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::CLK_GATED  10842574001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::OFF 19772885312000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus20.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus20.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus21.numCycles               44161895                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus21.cpi                     8.622522                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus21.ipc                     0.115975                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus21.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus21.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus21.commitStats0.numInsts      5121691                       # Number of instructions committed (thread level) (Count)
system.switch_cpus21.commitStats0.numOps      9498358                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus21.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus21.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus21.commitStats0.cpi        8.622522                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus21.commitStats0.ipc        0.115975                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus21.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus21.commitStats0.numFpInsts      6127086                       # Number of float instructions (Count)
system.switch_cpus21.commitStats0.numIntInsts      4867144                       # Number of integer instructions (Count)
system.switch_cpus21.commitStats0.numLoadInsts      1459384                       # Number of load instructions (Count)
system.switch_cpus21.commitStats0.numStoreInsts       320451                       # Number of store instructions (Count)
system.switch_cpus21.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus21.commitStats0.committedInstType::No_OpClass          362      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntAlu      3459854     36.43%     36.43% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntMult          558      0.01%     36.44% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntDiv         1793      0.02%     36.45% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatAdd       853808      8.99%     45.44% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatCmp            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatCvt           48      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMult            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatDiv            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMisc            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAdd            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.44% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAlu      1076000     11.33%     56.77% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdCmp            0      0.00%     56.77% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdCvt            0      0.00%     56.77% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMisc       176300      1.86%     58.63% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMult            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShift            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdDiv            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.63% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatAdd       608400      6.41%     65.03% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.03% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.03% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatCvt       589300      6.20%     71.24% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.87% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.87% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMult       876600      9.23%     81.10% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.10% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.10% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAes            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::Matrix            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MatrixMov            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MatrixOP            0      0.00%     81.26% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MemRead       318551      3.35%     84.62% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MemWrite       134354      1.41%     86.03% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMemRead      1140833     12.01%     98.04% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMemWrite       186097      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::total      9498358                       # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedControl::IsControl       388199                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsDirectControl       263965                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsIndirectControl       124146                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsCondControl       192142                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsUncondControl       196041                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsCall        64059                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsReturn        63733                       # Class of control type instructions committed (Count)
system.switch_cpus21.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus21.exec_context.thread_0.numCallsReturns       127792                       # Number of times a function call or return occured (Count)
system.switch_cpus21.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus21.exec_context.thread_0.numIdleCycles 19290847.274486                       # Number of idle cycles (Cycle)
system.switch_cpus21.exec_context.thread_0.numBusyCycles 24871047.725514                       # Number of busy cycles (Cycle)
system.switch_cpus21.exec_context.thread_0.notIdleFraction     0.563179                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus21.exec_context.thread_0.idleFraction     0.436821                       # Percentage of idle cycles (Ratio)
system.switch_cpus21.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus21.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus21.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus21.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus21.executeStats0.numStoreInsts      1779835                       # Number of stores executed (Count)
system.switch_cpus21.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus21.executeStats0.numFpAluAccesses      6127086                       # Number of float alu accesses (Count)
system.switch_cpus21.executeStats0.numFpRegReads      9447845                       # Number of times the floating registers were read (Count)
system.switch_cpus21.executeStats0.numFpRegWrites      5729540                       # Number of times the floating registers were written (Count)
system.switch_cpus21.executeStats0.numIntAluAccesses      4867144                       # Number of integer alu accesses (Count)
system.switch_cpus21.executeStats0.numIntRegReads      4594551                       # Number of times the integer registers were read (Count)
system.switch_cpus21.executeStats0.numIntRegWrites      2868714                       # Number of times the integer registers were written (Count)
system.switch_cpus21.executeStats0.numMemRefs      1779835                       # Number of memory refs (Count)
system.switch_cpus21.executeStats0.numMiscRegReads      3387238                       # Number of times the Misc registers were read (Count)
system.switch_cpus21.executeStats0.numMiscRegWrites         1355                       # Number of times the Misc registers were written (Count)
system.switch_cpus21.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus21.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus21.fetchStats0.numInsts      5121691                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus21.fetchStats0.numOps       9498358                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus21.fetchStats0.fetchRate     0.115975                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus21.fetchStats0.numBranches       388199                       # Number of branches fetched (Count)
system.switch_cpus21.fetchStats0.branchRate     0.008790                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus21.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus21.mmu.dtb.rdAccesses       1460060                       # TLB accesses on read requests (Count)
system.switch_cpus21.mmu.dtb.wrAccesses        320543                       # TLB accesses on write requests (Count)
system.switch_cpus21.mmu.dtb.rdMisses             677                       # TLB misses on read requests (Count)
system.switch_cpus21.mmu.dtb.wrMisses              97                       # TLB misses on write requests (Count)
system.switch_cpus21.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus21.mmu.itb.wrAccesses       7756335                       # TLB accesses on write requests (Count)
system.switch_cpus21.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus21.mmu.itb.wrMisses              97                       # TLB misses on write requests (Count)
system.switch_cpus21.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.numTransitions           32                       # Number of power state transitions (Count)
system.switch_cpus21.power_state.ticksClkGated::samples           16                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::mean 623190000.062500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::stdev 433127638.957590                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::min_value      3583500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::max_value    993800000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::total           16                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::ON  12953372500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::CLK_GATED   9971040001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::OFF 19772888512000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus21.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus21.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus22.numCycles               44346575                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus22.cpi                     8.672866                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus22.ipc                     0.115302                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus22.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus22.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus22.commitStats0.numInsts      5113255                       # Number of instructions committed (thread level) (Count)
system.switch_cpus22.commitStats0.numOps      9474718                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus22.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus22.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus22.commitStats0.cpi        8.672866                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus22.commitStats0.ipc        0.115302                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus22.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus22.commitStats0.numFpInsts      6075375                       # Number of float instructions (Count)
system.switch_cpus22.commitStats0.numIntInsts      4875728                       # Number of integer instructions (Count)
system.switch_cpus22.commitStats0.numLoadInsts      1448304                       # Number of load instructions (Count)
system.switch_cpus22.commitStats0.numStoreInsts       323414                       # Number of store instructions (Count)
system.switch_cpus22.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus22.commitStats0.committedInstType::No_OpClass          413      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntAlu      3476012     36.69%     36.69% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntMult          582      0.01%     36.70% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntDiv         2312      0.02%     36.72% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatAdd       841017      8.88%     45.60% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatCmp            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatCvt           64      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMult            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatDiv            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMisc            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAdd            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.60% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAlu      1068600     11.28%     56.88% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdCmp            0      0.00%     56.88% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdCvt            0      0.00%     56.88% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMisc       176100      1.86%     58.74% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMult            0      0.00%     58.74% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.74% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.74% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShift            0      0.00%     58.74% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.74% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdDiv            0      0.00%     58.74% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.74% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatAdd       598300      6.31%     65.05% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.05% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.05% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatCvt       588700      6.21%     71.26% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.90% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.90% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMult       875400      9.24%     81.14% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAes            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::Matrix            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MatrixMov            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MatrixOP            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MemRead       324939      3.43%     84.73% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MemWrite       138085      1.46%     86.19% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMemRead      1123365     11.86%     98.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMemWrite       185329      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::total      9474718                       # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedControl::IsControl       395172                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsDirectControl       270289                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsIndirectControl       124787                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsCondControl       195090                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsUncondControl       200064                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsCall        64755                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsReturn        64365                       # Class of control type instructions committed (Count)
system.switch_cpus22.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus22.exec_context.thread_0.numCallsReturns       129120                       # Number of times a function call or return occured (Count)
system.switch_cpus22.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus22.exec_context.thread_0.numIdleCycles 21602503.002157                       # Number of idle cycles (Cycle)
system.switch_cpus22.exec_context.thread_0.numBusyCycles 22744071.997843                       # Number of busy cycles (Cycle)
system.switch_cpus22.exec_context.thread_0.notIdleFraction     0.512871                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus22.exec_context.thread_0.idleFraction     0.487129                       # Percentage of idle cycles (Ratio)
system.switch_cpus22.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus22.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus22.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus22.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus22.executeStats0.numStoreInsts      1771718                       # Number of stores executed (Count)
system.switch_cpus22.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus22.executeStats0.numFpAluAccesses      6075375                       # Number of float alu accesses (Count)
system.switch_cpus22.executeStats0.numFpRegReads      9394593                       # Number of times the floating registers were read (Count)
system.switch_cpus22.executeStats0.numFpRegWrites      5678581                       # Number of times the floating registers were written (Count)
system.switch_cpus22.executeStats0.numIntAluAccesses      4875728                       # Number of integer alu accesses (Count)
system.switch_cpus22.executeStats0.numIntRegReads      4631870                       # Number of times the integer registers were read (Count)
system.switch_cpus22.executeStats0.numIntRegWrites      2884706                       # Number of times the integer registers were written (Count)
system.switch_cpus22.executeStats0.numMemRefs      1771718                       # Number of memory refs (Count)
system.switch_cpus22.executeStats0.numMiscRegReads      3377499                       # Number of times the Misc registers were read (Count)
system.switch_cpus22.executeStats0.numMiscRegWrites         1461                       # Number of times the Misc registers were written (Count)
system.switch_cpus22.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus22.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus22.fetchStats0.numInsts      5113255                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus22.fetchStats0.numOps       9474718                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus22.fetchStats0.fetchRate     0.115302                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus22.fetchStats0.numBranches       395172                       # Number of branches fetched (Count)
system.switch_cpus22.fetchStats0.branchRate     0.008911                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus22.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus22.mmu.dtb.rdAccesses       1449059                       # TLB accesses on read requests (Count)
system.switch_cpus22.mmu.dtb.wrAccesses        323492                       # TLB accesses on write requests (Count)
system.switch_cpus22.mmu.dtb.rdMisses             756                       # TLB misses on read requests (Count)
system.switch_cpus22.mmu.dtb.wrMisses              84                       # TLB misses on write requests (Count)
system.switch_cpus22.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus22.mmu.itb.wrAccesses       7742797                       # TLB accesses on write requests (Count)
system.switch_cpus22.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus22.mmu.itb.wrMisses             108                       # TLB misses on write requests (Count)
system.switch_cpus22.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.numTransitions           34                       # Number of power state transitions (Count)
system.switch_cpus22.power_state.ticksClkGated::samples           17                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::mean    656731353                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::stdev 391698059.568070                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::min_value      7362000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::max_value    993974000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::total           17                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::ON  11796267500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::CLK_GATED  11164433001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::OFF 19772852224000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus22.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus22.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus23.numCycles               44420037                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus23.cpi                     8.628753                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus23.ipc                     0.115892                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus23.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus23.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus23.commitStats0.numInsts      5147909                       # Number of instructions committed (thread level) (Count)
system.switch_cpus23.commitStats0.numOps      9546341                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus23.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus23.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus23.commitStats0.cpi        8.628753                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus23.commitStats0.ipc        0.115892                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus23.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus23.commitStats0.numFpInsts      6084975                       # Number of float instructions (Count)
system.switch_cpus23.commitStats0.numIntInsts      4938871                       # Number of integer instructions (Count)
system.switch_cpus23.commitStats0.numLoadInsts      1458084                       # Number of load instructions (Count)
system.switch_cpus23.commitStats0.numStoreInsts       327353                       # Number of store instructions (Count)
system.switch_cpus23.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus23.commitStats0.committedInstType::No_OpClass          519      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntAlu      3528189     36.96%     36.96% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntMult          631      0.01%     36.97% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntDiv         2384      0.02%     37.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatAdd       842017      8.82%     45.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatCmp            0      0.00%     45.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatCvt           64      0.00%     45.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMult            0      0.00%     45.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatDiv            0      0.00%     45.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMisc            0      0.00%     45.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAdd            0      0.00%     45.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.82% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAlu      1069600     11.20%     57.02% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdCmp            0      0.00%     57.02% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdCvt            0      0.00%     57.02% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMisc       176300      1.85%     58.87% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMult            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShift            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdDiv            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.87% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatAdd       599800      6.28%     65.15% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.15% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatCvt       589300      6.17%     71.32% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     71.96% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.96% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMult       876600      9.18%     81.14% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAes            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::Matrix            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MatrixMov            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MatrixOP            0      0.00%     81.30% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MemRead       332219      3.48%     84.78% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MemWrite       141824      1.49%     86.26% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMemRead      1125865     11.79%     98.06% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMemWrite       185529      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::total      9546341                       # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedControl::IsControl       402421                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsDirectControl       276731                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsIndirectControl       125586                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsCondControl       199609                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsUncondControl       202794                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsCall        65545                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsReturn        65155                       # Class of control type instructions committed (Count)
system.switch_cpus23.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus23.exec_context.thread_0.numCallsReturns       130700                       # Number of times a function call or return occured (Count)
system.switch_cpus23.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus23.exec_context.thread_0.numIdleCycles 20235865.716811                       # Number of idle cycles (Cycle)
system.switch_cpus23.exec_context.thread_0.numBusyCycles 24184171.283189                       # Number of busy cycles (Cycle)
system.switch_cpus23.exec_context.thread_0.notIdleFraction     0.544443                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus23.exec_context.thread_0.idleFraction     0.455557                       # Percentage of idle cycles (Ratio)
system.switch_cpus23.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus23.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus23.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus23.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus23.executeStats0.numStoreInsts      1785437                       # Number of stores executed (Count)
system.switch_cpus23.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus23.executeStats0.numFpAluAccesses      6084975                       # Number of float alu accesses (Count)
system.switch_cpus23.executeStats0.numFpRegReads      9409093                       # Number of times the floating registers were read (Count)
system.switch_cpus23.executeStats0.numFpRegWrites      5687981                       # Number of times the floating registers were written (Count)
system.switch_cpus23.executeStats0.numIntAluAccesses      4938871                       # Number of integer alu accesses (Count)
system.switch_cpus23.executeStats0.numIntRegReads      4714867                       # Number of times the integer registers were read (Count)
system.switch_cpus23.executeStats0.numIntRegWrites      2930254                       # Number of times the integer registers were written (Count)
system.switch_cpus23.executeStats0.numMemRefs      1785437                       # Number of memory refs (Count)
system.switch_cpus23.executeStats0.numMiscRegReads      3406460                       # Number of times the Misc registers were read (Count)
system.switch_cpus23.executeStats0.numMiscRegWrites         1627                       # Number of times the Misc registers were written (Count)
system.switch_cpus23.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus23.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus23.fetchStats0.numInsts      5147909                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus23.fetchStats0.numOps       9546341                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus23.fetchStats0.fetchRate     0.115892                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus23.fetchStats0.numBranches       402421                       # Number of branches fetched (Count)
system.switch_cpus23.fetchStats0.branchRate     0.009059                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus23.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus23.mmu.dtb.rdAccesses       1459052                       # TLB accesses on read requests (Count)
system.switch_cpus23.mmu.dtb.wrAccesses        327440                       # TLB accesses on write requests (Count)
system.switch_cpus23.mmu.dtb.rdMisses             968                       # TLB misses on read requests (Count)
system.switch_cpus23.mmu.dtb.wrMisses              94                       # TLB misses on write requests (Count)
system.switch_cpus23.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus23.mmu.itb.wrAccesses       7788778                       # TLB accesses on write requests (Count)
system.switch_cpus23.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus23.mmu.itb.wrMisses             131                       # TLB misses on write requests (Count)
system.switch_cpus23.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.numTransitions           29                       # Number of power state transitions (Count)
system.switch_cpus23.power_state.ticksClkGated::samples           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::mean 698534866.733333                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::stdev 384436904.386425                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::min_value     34931500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::max_value    994011500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::total           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::ON  12311720000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::CLK_GATED  10478023001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::OFF 19773023181500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus23.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus23.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus24.numCycles               46000896                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus24.cpi                     7.198030                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus24.ipc                     0.138927                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus24.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus24.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus24.commitStats0.numInsts      6390762                       # Number of instructions committed (thread level) (Count)
system.switch_cpus24.commitStats0.numOps     12677691                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus24.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus24.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus24.commitStats0.cpi        7.198030                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus24.commitStats0.ipc        0.138927                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus24.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus24.commitStats0.numFpInsts      6068181                       # Number of float instructions (Count)
system.switch_cpus24.commitStats0.numIntInsts      7927456                       # Number of integer instructions (Count)
system.switch_cpus24.commitStats0.numLoadInsts      1882807                       # Number of load instructions (Count)
system.switch_cpus24.commitStats0.numStoreInsts       698292                       # Number of store instructions (Count)
system.switch_cpus24.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus24.commitStats0.committedInstType::No_OpClass         3350      0.03%      0.03% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntAlu      5856905     46.20%     46.22% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntMult         6971      0.05%     46.28% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntDiv        15626      0.12%     46.40% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatAdd       844359      6.66%     53.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatCmp            0      0.00%     53.06% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatCvt          768      0.01%     53.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMult            0      0.00%     53.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatDiv            0      0.00%     53.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMisc            0      0.00%     53.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAdd           50      0.00%     53.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.07% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAlu      1073915      8.47%     61.54% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdCmp            0      0.00%     61.54% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdCvt         1136      0.01%     61.55% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMisc       176715      1.39%     62.94% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMult            0      0.00%     62.94% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.94% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.94% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShift           17      0.00%     62.94% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.94% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdDiv            0      0.00%     62.94% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.94% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatAdd       585592      4.62%     67.56% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.56% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.56% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatCvt       591702      4.67%     72.23% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatDiv        60398      0.48%     72.71% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.71% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMult       863989      6.82%     79.52% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.52% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.52% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatSqrt        15099      0.12%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAes            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::Matrix            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MatrixMov            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MatrixOP            0      0.00%     79.64% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MemRead       761521      6.01%     85.65% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MemWrite       506995      4.00%     89.65% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMemRead      1121286      8.84%     98.49% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMemWrite       191297      1.51%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::total     12677691                       # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedControl::IsControl       815438                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsDirectControl       661964                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsIndirectControl       153089                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsCondControl       525931                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsUncondControl       289483                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsCall        91762                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsReturn        90677                       # Class of control type instructions committed (Count)
system.switch_cpus24.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus24.exec_context.thread_0.numCallsReturns       182439                       # Number of times a function call or return occured (Count)
system.switch_cpus24.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus24.exec_context.thread_0.numIdleCycles 5219559.843683                       # Number of idle cycles (Cycle)
system.switch_cpus24.exec_context.thread_0.numBusyCycles 40781336.156317                       # Number of busy cycles (Cycle)
system.switch_cpus24.exec_context.thread_0.notIdleFraction     0.886534                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus24.exec_context.thread_0.idleFraction     0.113466                       # Percentage of idle cycles (Ratio)
system.switch_cpus24.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus24.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus24.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus24.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus24.executeStats0.numStoreInsts      2581099                       # Number of stores executed (Count)
system.switch_cpus24.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus24.executeStats0.numFpAluAccesses      6068181                       # Number of float alu accesses (Count)
system.switch_cpus24.executeStats0.numFpRegReads      9349441                       # Number of times the floating registers were read (Count)
system.switch_cpus24.executeStats0.numFpRegWrites      5660934                       # Number of times the floating registers were written (Count)
system.switch_cpus24.executeStats0.numIntAluAccesses      7927456                       # Number of integer alu accesses (Count)
system.switch_cpus24.executeStats0.numIntRegReads      8865156                       # Number of times the integer registers were read (Count)
system.switch_cpus24.executeStats0.numIntRegWrites      5122305                       # Number of times the integer registers were written (Count)
system.switch_cpus24.executeStats0.numMemRefs      2581099                       # Number of memory refs (Count)
system.switch_cpus24.executeStats0.numMiscRegReads      4754043                       # Number of times the Misc registers were read (Count)
system.switch_cpus24.executeStats0.numMiscRegWrites         6922                       # Number of times the Misc registers were written (Count)
system.switch_cpus24.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus24.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus24.fetchStats0.numInsts      6390762                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus24.fetchStats0.numOps      12677691                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus24.fetchStats0.fetchRate     0.138927                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus24.fetchStats0.numBranches       815438                       # Number of branches fetched (Count)
system.switch_cpus24.fetchStats0.branchRate     0.017727                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus24.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus24.mmu.dtb.rdAccesses       1888991                       # TLB accesses on read requests (Count)
system.switch_cpus24.mmu.dtb.wrAccesses        699138                       # TLB accesses on write requests (Count)
system.switch_cpus24.mmu.dtb.rdMisses            6125                       # TLB misses on read requests (Count)
system.switch_cpus24.mmu.dtb.wrMisses             893                       # TLB misses on write requests (Count)
system.switch_cpus24.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus24.mmu.itb.wrAccesses       9467827                       # TLB accesses on write requests (Count)
system.switch_cpus24.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus24.mmu.itb.wrMisses            1049                       # TLB misses on write requests (Count)
system.switch_cpus24.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.numTransitions           28                       # Number of power state transitions (Count)
system.switch_cpus24.power_state.ticksClkGated::samples           14                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::mean 186412928.571429                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::stdev 367217294.822983                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::min_value      1474500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::max_value    993576000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::total           14                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::ON  19149818501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::CLK_GATED   2609781000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::OFF 19774053325000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus24.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus24.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus25.numCycles               44447440                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus25.cpi                     8.683398                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus25.ipc                     0.115162                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus25.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus25.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus25.commitStats0.numInsts      5118669                       # Number of instructions committed (thread level) (Count)
system.switch_cpus25.commitStats0.numOps      9494224                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus25.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus25.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus25.commitStats0.cpi        8.683398                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus25.commitStats0.ipc        0.115162                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus25.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus25.commitStats0.numFpInsts      6102858                       # Number of float instructions (Count)
system.switch_cpus25.commitStats0.numIntInsts      4877314                       # Number of integer instructions (Count)
system.switch_cpus25.commitStats0.numLoadInsts      1456115                       # Number of load instructions (Count)
system.switch_cpus25.commitStats0.numStoreInsts       321931                       # Number of store instructions (Count)
system.switch_cpus25.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus25.commitStats0.committedInstType::No_OpClass          398      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntAlu      3473470     36.59%     36.59% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntMult          586      0.01%     36.60% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntDiv         1860      0.02%     36.62% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatAdd       849232      8.94%     45.56% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatCmp            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatCvt           32      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMult            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatDiv            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMisc            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAdd            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.56% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAlu      1074200     11.31%     56.87% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdCmp            0      0.00%     56.87% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdCvt            0      0.00%     56.87% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMisc       175900      1.85%     58.73% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMult            0      0.00%     58.73% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.73% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.73% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShift            0      0.00%     58.73% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.73% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdDiv            0      0.00%     58.73% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.73% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatAdd       602700      6.35%     65.08% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.08% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.08% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatCvt       588100      6.19%     71.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.91% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.91% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMult       874200      9.21%     81.11% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAes            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::Matrix            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MatrixMov            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MatrixOP            0      0.00%     81.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MemRead       322686      3.40%     84.67% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MemWrite       135766      1.43%     86.10% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMemRead      1133429     11.94%     98.04% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMemWrite       186165      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::total      9494224                       # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedControl::IsControl       394193                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsDirectControl       269651                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsIndirectControl       124454                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsCondControl       194599                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsUncondControl       199578                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsCall        64297                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsReturn        64041                       # Class of control type instructions committed (Count)
system.switch_cpus25.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus25.exec_context.thread_0.numCallsReturns       128338                       # Number of times a function call or return occured (Count)
system.switch_cpus25.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus25.exec_context.thread_0.numIdleCycles 19135835.629570                       # Number of idle cycles (Cycle)
system.switch_cpus25.exec_context.thread_0.numBusyCycles 25311604.370430                       # Number of busy cycles (Cycle)
system.switch_cpus25.exec_context.thread_0.notIdleFraction     0.569473                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus25.exec_context.thread_0.idleFraction     0.430527                       # Percentage of idle cycles (Ratio)
system.switch_cpus25.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus25.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus25.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus25.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus25.executeStats0.numStoreInsts      1778046                       # Number of stores executed (Count)
system.switch_cpus25.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus25.executeStats0.numFpAluAccesses      6102858                       # Number of float alu accesses (Count)
system.switch_cpus25.executeStats0.numFpRegReads      9415597                       # Number of times the floating registers were read (Count)
system.switch_cpus25.executeStats0.numFpRegWrites      5705260                       # Number of times the floating registers were written (Count)
system.switch_cpus25.executeStats0.numIntAluAccesses      4877314                       # Number of integer alu accesses (Count)
system.switch_cpus25.executeStats0.numIntRegReads      4610853                       # Number of times the integer registers were read (Count)
system.switch_cpus25.executeStats0.numIntRegWrites      2877807                       # Number of times the integer registers were written (Count)
system.switch_cpus25.executeStats0.numMemRefs      1778046                       # Number of memory refs (Count)
system.switch_cpus25.executeStats0.numMiscRegReads      3389596                       # Number of times the Misc registers were read (Count)
system.switch_cpus25.executeStats0.numMiscRegWrites         1384                       # Number of times the Misc registers were written (Count)
system.switch_cpus25.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus25.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus25.fetchStats0.numInsts      5118669                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus25.fetchStats0.numOps       9494224                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus25.fetchStats0.fetchRate     0.115162                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus25.fetchStats0.numBranches       394193                       # Number of branches fetched (Count)
system.switch_cpus25.fetchStats0.branchRate     0.008869                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus25.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus25.mmu.dtb.rdAccesses       1456908                       # TLB accesses on read requests (Count)
system.switch_cpus25.mmu.dtb.wrAccesses        322011                       # TLB accesses on write requests (Count)
system.switch_cpus25.mmu.dtb.rdMisses             794                       # TLB misses on read requests (Count)
system.switch_cpus25.mmu.dtb.wrMisses              85                       # TLB misses on write requests (Count)
system.switch_cpus25.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus25.mmu.itb.wrAccesses       7752132                       # TLB accesses on write requests (Count)
system.switch_cpus25.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus25.mmu.itb.wrMisses              97                       # TLB misses on write requests (Count)
system.switch_cpus25.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.numTransitions           26                       # Number of power state transitions (Count)
system.switch_cpus25.power_state.ticksClkGated::samples           13                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::mean 754858423.153846                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::stdev 404705754.340698                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::min_value     28221000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::max_value    993665000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::total           13                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::ON  13098133000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::CLK_GATED   9813159501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::OFF 19772901632000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus25.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus25.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus26.numCycles               44047139                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus26.cpi                     8.647794                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus26.ipc                     0.115636                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus26.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus26.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus26.commitStats0.numInsts      5093454                       # Number of instructions committed (thread level) (Count)
system.switch_cpus26.commitStats0.numOps      9435616                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus26.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus26.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus26.commitStats0.cpi        8.647794                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus26.commitStats0.ipc        0.115636                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus26.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus26.commitStats0.numFpInsts      6091314                       # Number of float instructions (Count)
system.switch_cpus26.commitStats0.numIntInsts      4827628                       # Number of integer instructions (Count)
system.switch_cpus26.commitStats0.numLoadInsts      1444010                       # Number of load instructions (Count)
system.switch_cpus26.commitStats0.numStoreInsts       317419                       # Number of store instructions (Count)
system.switch_cpus26.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus26.commitStats0.committedInstType::No_OpClass          401      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntAlu      3439479     36.45%     36.46% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntMult          499      0.01%     36.46% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntDiv         1713      0.02%     36.48% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatAdd       844388      8.95%     45.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatCmp            0      0.00%     45.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatCvt           16      0.00%     45.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMult            0      0.00%     45.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatDiv            0      0.00%     45.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMisc            0      0.00%     45.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAdd            0      0.00%     45.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.43% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAlu      1071996     11.36%     56.79% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdCmp            0      0.00%     56.79% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdCvt            0      0.00%     56.79% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMisc       176098      1.87%     58.66% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMult            0      0.00%     58.66% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.66% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.66% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShift            0      0.00%     58.66% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.66% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdDiv            0      0.00%     58.66% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.66% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatAdd       600000      6.36%     65.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatCvt       588699      6.24%     71.25% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatDiv        60399      0.64%     71.89% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.89% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMult       875400      9.28%     81.17% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.17% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.17% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatSqrt        15099      0.16%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAes            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::Matrix            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MatrixMov            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MatrixOP            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MemRead       315617      3.34%     84.68% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MemWrite       131393      1.39%     86.07% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMemRead      1128393     11.96%     98.03% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMemWrite       186026      1.97%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::total      9435616                       # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedControl::IsControl       388734                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsDirectControl       264750                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsIndirectControl       123907                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsCondControl       190494                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsUncondControl       198225                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsCall        63620                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsReturn        63499                       # Class of control type instructions committed (Count)
system.switch_cpus26.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus26.exec_context.thread_0.numCallsReturns       127119                       # Number of times a function call or return occured (Count)
system.switch_cpus26.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus26.exec_context.thread_0.numIdleCycles 20745754.381691                       # Number of idle cycles (Cycle)
system.switch_cpus26.exec_context.thread_0.numBusyCycles 23301384.618309                       # Number of busy cycles (Cycle)
system.switch_cpus26.exec_context.thread_0.notIdleFraction     0.529010                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus26.exec_context.thread_0.idleFraction     0.470990                       # Percentage of idle cycles (Ratio)
system.switch_cpus26.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus26.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus26.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus26.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus26.executeStats0.numStoreInsts      1761429                       # Number of stores executed (Count)
system.switch_cpus26.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus26.executeStats0.numFpAluAccesses      6091314                       # Number of float alu accesses (Count)
system.switch_cpus26.executeStats0.numFpRegReads      9410725                       # Number of times the floating registers were read (Count)
system.switch_cpus26.executeStats0.numFpRegWrites      5693875                       # Number of times the floating registers were written (Count)
system.switch_cpus26.executeStats0.numIntAluAccesses      4827628                       # Number of integer alu accesses (Count)
system.switch_cpus26.executeStats0.numIntRegReads      4557329                       # Number of times the integer registers were read (Count)
system.switch_cpus26.executeStats0.numIntRegWrites      2845575                       # Number of times the integer registers were written (Count)
system.switch_cpus26.executeStats0.numMemRefs      1761429                       # Number of memory refs (Count)
system.switch_cpus26.executeStats0.numMiscRegReads      3359644                       # Number of times the Misc registers were read (Count)
system.switch_cpus26.executeStats0.numMiscRegWrites         1153                       # Number of times the Misc registers were written (Count)
system.switch_cpus26.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus26.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus26.fetchStats0.numInsts      5093454                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus26.fetchStats0.numOps       9435616                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus26.fetchStats0.fetchRate     0.115636                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus26.fetchStats0.numBranches       388734                       # Number of branches fetched (Count)
system.switch_cpus26.fetchStats0.branchRate     0.008825                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus26.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus26.mmu.dtb.rdAccesses       1444607                       # TLB accesses on read requests (Count)
system.switch_cpus26.mmu.dtb.wrAccesses        317479                       # TLB accesses on write requests (Count)
system.switch_cpus26.mmu.dtb.rdMisses             597                       # TLB misses on read requests (Count)
system.switch_cpus26.mmu.dtb.wrMisses              62                       # TLB misses on write requests (Count)
system.switch_cpus26.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus26.mmu.itb.wrAccesses       7719553                       # TLB accesses on write requests (Count)
system.switch_cpus26.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus26.mmu.itb.wrMisses              79                       # TLB misses on write requests (Count)
system.switch_cpus26.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.numTransitions           28                       # Number of power state transitions (Count)
system.switch_cpus26.power_state.ticksClkGated::samples           14                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::mean 772567464.357143                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::stdev 368001527.747495                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::min_value     44948000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::max_value    993475000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::total           14                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::ON  12167476000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::CLK_GATED  10815944501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::OFF 19772829504000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus26.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus26.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                44042575                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                      8.558178                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                      0.116847                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numInsts      5146256                       # Number of instructions committed (thread level) (Count)
system.switch_cpus3.commitStats0.numOps       9545009                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi         8.558178                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc         0.116847                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts      6086939                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts      4931454                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts      1454359                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts       323252                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass          627      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu      3535147     37.04%     37.04% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult          591      0.01%     37.05% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv         2792      0.03%     37.08% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd       840609      8.81%     45.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt           32      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu      1070400     11.21%     57.10% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0      0.00%     57.10% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt            0      0.00%     57.10% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc       176400      1.85%     58.95% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0      0.00%     58.95% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.95% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.95% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift            0      0.00%     58.95% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.95% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0      0.00%     58.95% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.95% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd       598500      6.27%     65.22% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.22% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.22% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt       589600      6.18%     71.40% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv        60400      0.63%     72.03% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.03% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult       877200      9.19%     81.22% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.22% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.22% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0      0.00%     81.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead       329025      3.45%     84.82% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite       137888      1.44%     86.27% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead      1125334     11.79%     98.06% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite       185364      1.94%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total      9545009                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedControl::IsControl       405859                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsDirectControl       280854                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsIndirectControl       124916                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCondControl       200583                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsUncondControl       205257                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCall        64830                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsReturn        64503                       # Class of control type instructions committed (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns       129333                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles 22007972.068694                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles 22034602.931306                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction     0.500302                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction     0.499698                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts      1777611                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpAluAccesses      6086939                       # Number of float alu accesses (Count)
system.switch_cpus3.executeStats0.numFpRegReads      9416296                       # Number of times the floating registers were read (Count)
system.switch_cpus3.executeStats0.numFpRegWrites      5690141                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numIntAluAccesses      4931454                       # Number of integer alu accesses (Count)
system.switch_cpus3.executeStats0.numIntRegReads      4697415                       # Number of times the integer registers were read (Count)
system.switch_cpus3.executeStats0.numIntRegWrites      2926921                       # Number of times the integer registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs      1777611                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numMiscRegReads      3403601                       # Number of times the Misc registers were read (Count)
system.switch_cpus3.executeStats0.numMiscRegWrites         1354                       # Number of times the Misc registers were written (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts      5146256                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps        9545009                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate     0.116847                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.numBranches       405859                       # Number of branches fetched (Count)
system.switch_cpus3.fetchStats0.branchRate     0.009215                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses        1454983                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses         323310                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses              626                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses               61                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses        7787529                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses               78                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions           31                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           16                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 718329687.562500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 392864491.960703                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value     18507000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    994987500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           16                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON  11426079500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  11493275001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 19772893570000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles                44049694                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.cpi                      8.613360                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus4.ipc                      0.116099                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.commitStats0.numInsts      5114113                       # Number of instructions committed (thread level) (Count)
system.switch_cpus4.commitStats0.numOps       9482871                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus4.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus4.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus4.commitStats0.cpi         8.613360                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus4.commitStats0.ipc         0.116099                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus4.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus4.commitStats0.numFpInsts      6097139                       # Number of float instructions (Count)
system.switch_cpus4.commitStats0.numIntInsts      4869822                       # Number of integer instructions (Count)
system.switch_cpus4.commitStats0.numLoadInsts      1455332                       # Number of load instructions (Count)
system.switch_cpus4.commitStats0.numStoreInsts       319522                       # Number of store instructions (Count)
system.switch_cpus4.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.commitStats0.committedInstType::No_OpClass          364      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntAlu      3465571     36.55%     36.55% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntMult          559      0.01%     36.56% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntDiv         2082      0.02%     36.58% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatAdd       850209      8.97%     45.54% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCmp            0      0.00%     45.54% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCvt           32      0.00%     45.54% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMult            0      0.00%     45.54% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.54% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatDiv            0      0.00%     45.54% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMisc            0      0.00%     45.54% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.54% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAdd            0      0.00%     45.54% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.54% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAlu      1072400     11.31%     56.85% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCmp            0      0.00%     56.85% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCvt            0      0.00%     56.85% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMisc       175800      1.85%     58.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMult            0      0.00%     58.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShift            0      0.00%     58.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdDiv            0      0.00%     58.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAdd       604100      6.37%     65.08% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.08% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.08% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCvt       587800      6.20%     71.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.91% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.91% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMult       873600      9.21%     81.12% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.12% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.12% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAes            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::Matrix            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixMov            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixOP            0      0.00%     81.28% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemRead       322398      3.40%     84.68% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemWrite       133558      1.41%     86.09% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemRead      1132934     11.95%     98.04% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemWrite       185964      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::total      9482871                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedControl::IsControl       394103                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsDirectControl       269844                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsIndirectControl       124175                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsCondControl       195251                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsUncondControl       198836                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsCall        64024                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsReturn        63762                       # Class of control type instructions committed (Count)
system.switch_cpus4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns       127786                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles 21347845.878492                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles 22701848.121508                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction     0.515369                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction     0.484631                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus4.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus4.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus4.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus4.executeStats0.numStoreInsts      1774854                       # Number of stores executed (Count)
system.switch_cpus4.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus4.executeStats0.numFpAluAccesses      6097139                       # Number of float alu accesses (Count)
system.switch_cpus4.executeStats0.numFpRegReads      9404296                       # Number of times the floating registers were read (Count)
system.switch_cpus4.executeStats0.numFpRegWrites      5699741                       # Number of times the floating registers were written (Count)
system.switch_cpus4.executeStats0.numIntAluAccesses      4869822                       # Number of integer alu accesses (Count)
system.switch_cpus4.executeStats0.numIntRegReads      4596953                       # Number of times the integer registers were read (Count)
system.switch_cpus4.executeStats0.numIntRegWrites      2872632                       # Number of times the integer registers were written (Count)
system.switch_cpus4.executeStats0.numMemRefs      1774854                       # Number of memory refs (Count)
system.switch_cpus4.executeStats0.numMiscRegReads      3387861                       # Number of times the Misc registers were read (Count)
system.switch_cpus4.executeStats0.numMiscRegWrites         1292                       # Number of times the Misc registers were written (Count)
system.switch_cpus4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus4.fetchStats0.numInsts      5114113                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.numOps        9482871                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.fetchRate     0.116099                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus4.fetchStats0.numBranches       394103                       # Number of branches fetched (Count)
system.switch_cpus4.fetchStats0.branchRate     0.008947                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus4.mmu.dtb.rdAccesses        1456031                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrAccesses         319599                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.dtb.rdMisses              701                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrMisses               80                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.itb.wrAccesses        7741625                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.itb.wrMisses               86                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.numTransitions           29                       # Number of power state transitions (Count)
system.switch_cpus4.power_state.ticksClkGated::samples           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::mean 743115600.066667                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::stdev 396677756.162272                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::min_value     70840500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::max_value    995179500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::total           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::ON  11772975000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::CLK_GATED  11146734001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF 19772893215500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles                44299483                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.cpi                      8.317256                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus5.ipc                      0.120232                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.commitStats0.numInsts      5326214                       # Number of instructions committed (thread level) (Count)
system.switch_cpus5.commitStats0.numOps       9967223                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus5.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus5.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus5.commitStats0.cpi         8.317256                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus5.commitStats0.ipc         0.120232                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus5.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus5.commitStats0.numFpInsts      6094833                       # Number of float instructions (Count)
system.switch_cpus5.commitStats0.numIntInsts      5333723                       # Number of integer instructions (Count)
system.switch_cpus5.commitStats0.numLoadInsts      1515812                       # Number of load instructions (Count)
system.switch_cpus5.commitStats0.numStoreInsts       363945                       # Number of store instructions (Count)
system.switch_cpus5.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.commitStats0.committedInstType::No_OpClass          626      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntAlu      3852640     38.65%     38.66% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntMult          630      0.01%     38.67% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntDiv         3365      0.03%     38.70% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatAdd       845809      8.49%     47.19% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCmp            0      0.00%     47.19% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCvt           96      0.00%     47.19% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMult            0      0.00%     47.19% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.19% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatDiv            0      0.00%     47.19% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMisc            0      0.00%     47.19% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.19% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAdd            0      0.00%     47.19% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.19% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAlu      1075400     10.79%     57.98% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCmp            0      0.00%     57.98% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCvt            0      0.00%     57.98% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMisc       175400      1.76%     59.74% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMult            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShift            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdDiv            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.74% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAdd       595200      5.97%     65.71% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.71% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.71% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCvt       590600      5.93%     71.63% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatDiv        60400      0.61%     72.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMult       872200      8.75%     80.99% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.99% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.99% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAes            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::Matrix            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixMov            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixOP            0      0.00%     81.14% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemRead       386777      3.88%     85.02% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemWrite       177752      1.78%     86.80% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemRead      1129035     11.33%     98.13% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemWrite       186193      1.87%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::total      9967223                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedControl::IsControl       458653                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsDirectControl       322439                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsIndirectControl       136095                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsCondControl       226451                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsUncondControl       232177                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsCall        76200                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsReturn        75682                       # Class of control type instructions committed (Count)
system.switch_cpus5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns       151882                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles 19618631.583860                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles 24680851.416140                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction     0.557136                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction     0.442864                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus5.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus5.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus5.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus5.executeStats0.numStoreInsts      1879757                       # Number of stores executed (Count)
system.switch_cpus5.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus5.executeStats0.numFpAluAccesses      6094833                       # Number of float alu accesses (Count)
system.switch_cpus5.executeStats0.numFpRegReads      9406089                       # Number of times the floating registers were read (Count)
system.switch_cpus5.executeStats0.numFpRegWrites      5696141                       # Number of times the floating registers were written (Count)
system.switch_cpus5.executeStats0.numIntAluAccesses      5333723                       # Number of integer alu accesses (Count)
system.switch_cpus5.executeStats0.numIntRegReads      5201615                       # Number of times the integer registers were read (Count)
system.switch_cpus5.executeStats0.numIntRegWrites      3209658                       # Number of times the integer registers were written (Count)
system.switch_cpus5.executeStats0.numMemRefs      1879757                       # Number of memory refs (Count)
system.switch_cpus5.executeStats0.numMiscRegReads      3601136                       # Number of times the Misc registers were read (Count)
system.switch_cpus5.executeStats0.numMiscRegWrites         3723                       # Number of times the Misc registers were written (Count)
system.switch_cpus5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus5.fetchStats0.numInsts      5326214                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.numOps        9967223                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.fetchRate     0.120232                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus5.fetchStats0.numBranches       458653                       # Number of branches fetched (Count)
system.switch_cpus5.fetchStats0.branchRate     0.010353                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus5.mmu.dtb.rdAccesses        1515213                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrAccesses         363562                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.dtb.rdMisses              839                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrMisses              104                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.itb.wrAccesses        8010861                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.itb.wrMisses              115                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.numTransitions           39                       # Number of power state transitions (Count)
system.switch_cpus5.power_state.ticksClkGated::samples           20                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::mean 509303350.050000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::stdev 432156061.964637                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::min_value     16410000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::max_value    995233500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::total           20                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::ON  12264495500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::CLK_GATED  10186067001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF 19773362362000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles                44063805                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.cpi                      8.403068                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus6.ipc                      0.119004                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.commitStats0.numInsts      5243776                       # Number of instructions committed (thread level) (Count)
system.switch_cpus6.commitStats0.numOps       9763297                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus6.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus6.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus6.commitStats0.cpi         8.403068                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus6.commitStats0.ipc         0.119004                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus6.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus6.commitStats0.numFpInsts      6074033                       # Number of float instructions (Count)
system.switch_cpus6.commitStats0.numIntInsts      5154471                       # Number of integer instructions (Count)
system.switch_cpus6.commitStats0.numLoadInsts      1472961                       # Number of load instructions (Count)
system.switch_cpus6.commitStats0.numStoreInsts       332369                       # Number of store instructions (Count)
system.switch_cpus6.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.commitStats0.committedInstType::No_OpClass          570      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntAlu      3728806     38.19%     38.20% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntMult          736      0.01%     38.21% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntDiv         3350      0.03%     38.24% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatAdd       847809      8.68%     46.92% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCmp            0      0.00%     46.92% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCvt           96      0.00%     46.92% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMult            0      0.00%     46.92% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.92% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatDiv            0      0.00%     46.92% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMisc            0      0.00%     46.92% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.92% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAdd            0      0.00%     46.92% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.92% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAlu      1070800     10.97%     57.89% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCmp            0      0.00%     57.89% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCvt            0      0.00%     57.89% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMisc       174800      1.79%     59.68% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMult            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShift            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdDiv            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.68% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAdd       596100      6.11%     65.79% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.79% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.79% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCvt       590400      6.05%     71.84% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatDiv        60400      0.62%     72.45% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.45% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMult       869000      8.90%     81.35% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatSqrt        15100      0.15%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAes            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::Matrix            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixMov            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixOP            0      0.00%     81.51% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemRead       346826      3.55%     85.06% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemWrite       146776      1.50%     86.56% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemRead      1126135     11.53%     98.10% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemWrite       185593      1.90%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::total      9763297                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedControl::IsControl       454011                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsDirectControl       327964                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsIndirectControl       125946                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsCondControl       239989                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsUncondControl       214003                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsCall        66019                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsReturn        65533                       # Class of control type instructions committed (Count)
system.switch_cpus6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns       131552                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles 21711058.766791                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles 22352746.233209                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction     0.507281                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction     0.492719                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus6.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus6.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus6.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus6.executeStats0.numStoreInsts      1805330                       # Number of stores executed (Count)
system.switch_cpus6.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus6.executeStats0.numFpAluAccesses      6074033                       # Number of float alu accesses (Count)
system.switch_cpus6.executeStats0.numFpRegReads      9365189                       # Number of times the floating registers were read (Count)
system.switch_cpus6.executeStats0.numFpRegWrites      5675541                       # Number of times the floating registers were written (Count)
system.switch_cpus6.executeStats0.numIntAluAccesses      5154471                       # Number of integer alu accesses (Count)
system.switch_cpus6.executeStats0.numIntRegReads      4898174                       # Number of times the integer registers were read (Count)
system.switch_cpus6.executeStats0.numIntRegWrites      3077759                       # Number of times the integer registers were written (Count)
system.switch_cpus6.executeStats0.numMemRefs      1805330                       # Number of memory refs (Count)
system.switch_cpus6.executeStats0.numMiscRegReads      3526377                       # Number of times the Misc registers were read (Count)
system.switch_cpus6.executeStats0.numMiscRegWrites         1634                       # Number of times the Misc registers were written (Count)
system.switch_cpus6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus6.fetchStats0.numInsts      5243776                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.numOps        9763297                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.fetchRate     0.119004                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus6.fetchStats0.numBranches       454011                       # Number of branches fetched (Count)
system.switch_cpus6.fetchStats0.branchRate     0.010303                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus6.mmu.dtb.rdAccesses        1473766                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrAccesses         332446                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.dtb.rdMisses              813                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrMisses               98                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.itb.wrAccesses        7881606                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.itb.wrMisses              115                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.numTransitions           38                       # Number of power state transitions (Count)
system.switch_cpus6.power_state.ticksClkGated::samples           19                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::mean 595058815.842105                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::stdev 411455253.040696                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::min_value      7257500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::max_value    994700500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::total           19                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::ON  11667703000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::CLK_GATED  11306117501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF 19772839104000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus7.numCycles                44071466                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus7.cpi                      8.637274                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus7.ipc                      0.115777                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus7.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus7.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus7.commitStats0.numInsts      5102474                       # Number of instructions committed (thread level) (Count)
system.switch_cpus7.commitStats0.numOps       9451044                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus7.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus7.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus7.commitStats0.cpi         8.637274                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus7.commitStats0.ipc         0.115777                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus7.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus7.commitStats0.numFpInsts      6089287                       # Number of float instructions (Count)
system.switch_cpus7.commitStats0.numIntInsts      4843001                       # Number of integer instructions (Count)
system.switch_cpus7.commitStats0.numLoadInsts      1445548                       # Number of load instructions (Count)
system.switch_cpus7.commitStats0.numStoreInsts       319329                       # Number of store instructions (Count)
system.switch_cpus7.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus7.commitStats0.committedInstType::No_OpClass          344      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntAlu      3452325     36.53%     36.53% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntMult          519      0.01%     36.54% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntDiv         1822      0.02%     36.56% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatAdd       843409      8.92%     45.48% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCmp            0      0.00%     45.48% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCvt           48      0.00%     45.48% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMult            0      0.00%     45.48% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.48% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatDiv            0      0.00%     45.48% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMisc            0      0.00%     45.48% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.48% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAdd            0      0.00%     45.48% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.48% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAlu      1071000     11.33%     56.81% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCmp            0      0.00%     56.81% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCvt            0      0.00%     56.81% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMisc       176200      1.86%     58.68% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMult            0      0.00%     58.68% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShift            0      0.00%     58.68% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdDiv            0      0.00%     58.68% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.68% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAdd       600000      6.35%     65.03% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.03% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.03% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCvt       589000      6.23%     71.26% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.90% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.90% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMult       876000      9.27%     81.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAes            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::Matrix            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixMov            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixOP            0      0.00%     81.33% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemRead       318115      3.37%     84.69% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemWrite       133632      1.41%     86.11% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemRead      1127433     11.93%     98.04% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemWrite       185697      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::total      9451044                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedControl::IsControl       391267                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsDirectControl       267150                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsIndirectControl       124030                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsCondControl       192196                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsUncondControl       199054                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsCall        63879                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsReturn        63617                       # Class of control type instructions committed (Count)
system.switch_cpus7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus7.exec_context.thread_0.numCallsReturns       127496                       # Number of times a function call or return occured (Count)
system.switch_cpus7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus7.exec_context.thread_0.numIdleCycles 21651391.954895                       # Number of idle cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.numBusyCycles 22420074.045105                       # Number of busy cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.notIdleFraction     0.508721                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus7.exec_context.thread_0.idleFraction     0.491279                       # Percentage of idle cycles (Ratio)
system.switch_cpus7.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus7.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus7.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus7.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus7.executeStats0.numStoreInsts      1764877                       # Number of stores executed (Count)
system.switch_cpus7.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus7.executeStats0.numFpAluAccesses      6089287                       # Number of float alu accesses (Count)
system.switch_cpus7.executeStats0.numFpRegReads      9411345                       # Number of times the floating registers were read (Count)
system.switch_cpus7.executeStats0.numFpRegWrites      5692141                       # Number of times the floating registers were written (Count)
system.switch_cpus7.executeStats0.numIntAluAccesses      4843001                       # Number of integer alu accesses (Count)
system.switch_cpus7.executeStats0.numIntRegReads      4575573                       # Number of times the integer registers were read (Count)
system.switch_cpus7.executeStats0.numIntRegWrites      2856242                       # Number of times the integer registers were written (Count)
system.switch_cpus7.executeStats0.numMemRefs      1764877                       # Number of memory refs (Count)
system.switch_cpus7.executeStats0.numMiscRegReads      3367412                       # Number of times the Misc registers were read (Count)
system.switch_cpus7.executeStats0.numMiscRegWrites         1326                       # Number of times the Misc registers were written (Count)
system.switch_cpus7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus7.fetchStats0.numInsts      5102474                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.numOps        9451044                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.fetchRate     0.115777                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus7.fetchStats0.numBranches       391267                       # Number of branches fetched (Count)
system.switch_cpus7.fetchStats0.branchRate     0.008878                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus7.mmu.dtb.rdAccesses        1446155                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrAccesses         319394                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.dtb.rdMisses              608                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrMisses               70                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.itb.wrAccesses        7730107                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.itb.wrMisses               89                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.numTransitions           34                       # Number of power state transitions (Count)
system.switch_cpus7.power_state.ticksClkGated::samples           17                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::mean 662903529.470588                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::stdev 402762183.209186                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::min_value      7196000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::max_value    994804500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::total           17                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::ON  11700812500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::CLK_GATED  11269360001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::OFF 19772842752000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus7.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus7.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus8.numCycles                44077493                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus8.cpi                      8.593516                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus8.ipc                      0.116367                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus8.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus8.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus8.commitStats0.numInsts      5129157                       # Number of instructions committed (thread level) (Count)
system.switch_cpus8.commitStats0.numOps       9501483                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus8.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus8.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus8.commitStats0.cpi         8.593516                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus8.commitStats0.ipc         0.116367                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus8.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus8.commitStats0.numFpInsts      6089365                       # Number of float instructions (Count)
system.switch_cpus8.commitStats0.numIntInsts      4890606                       # Number of integer instructions (Count)
system.switch_cpus8.commitStats0.numLoadInsts      1450634                       # Number of load instructions (Count)
system.switch_cpus8.commitStats0.numStoreInsts       320159                       # Number of store instructions (Count)
system.switch_cpus8.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus8.commitStats0.committedInstType::No_OpClass          493      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntAlu      3496421     36.80%     36.80% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntMult          519      0.01%     36.81% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntDiv         1596      0.02%     36.83% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatAdd       842840      8.87%     45.70% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCmp            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCvt           96      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMult            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatDiv            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMisc            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAdd           72      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.70% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAlu      1070499     11.27%     56.97% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCmp            0      0.00%     56.97% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCvt          144      0.00%     56.97% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMisc       176372      1.86%     58.82% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMult            0      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShift           38      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdDiv            0      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.82% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAdd       600200      6.32%     65.14% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.14% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.14% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCvt       589300      6.20%     71.34% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.98% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.98% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMult       876600      9.23%     81.20% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.20% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.20% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAes            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::Matrix            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixMov            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixOP            0      0.00%     81.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemRead       323345      3.40%     84.77% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemWrite       134154      1.41%     86.18% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemRead      1127289     11.86%     98.04% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemWrite       186005      1.96%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::total      9501483                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedControl::IsControl       399329                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsDirectControl       274880                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsIndirectControl       124353                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsCondControl       196356                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsUncondControl       202949                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsCall        64190                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsReturn        63928                       # Class of control type instructions committed (Count)
system.switch_cpus8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus8.exec_context.thread_0.numCallsReturns       128118                       # Number of times a function call or return occured (Count)
system.switch_cpus8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus8.exec_context.thread_0.numIdleCycles 22226774.951391                       # Number of idle cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.numBusyCycles 21850718.048609                       # Number of busy cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.notIdleFraction     0.495734                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus8.exec_context.thread_0.idleFraction     0.504266                       # Percentage of idle cycles (Ratio)
system.switch_cpus8.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus8.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus8.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus8.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus8.executeStats0.numStoreInsts      1770793                       # Number of stores executed (Count)
system.switch_cpus8.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus8.executeStats0.numFpAluAccesses      6089365                       # Number of float alu accesses (Count)
system.switch_cpus8.executeStats0.numFpRegReads      9413415                       # Number of times the floating registers were read (Count)
system.switch_cpus8.executeStats0.numFpRegWrites      5691791                       # Number of times the floating registers were written (Count)
system.switch_cpus8.executeStats0.numIntAluAccesses      4890606                       # Number of integer alu accesses (Count)
system.switch_cpus8.executeStats0.numIntRegReads      4631597                       # Number of times the integer registers were read (Count)
system.switch_cpus8.executeStats0.numIntRegWrites      2890398                       # Number of times the integer registers were written (Count)
system.switch_cpus8.executeStats0.numMemRefs      1770793                       # Number of memory refs (Count)
system.switch_cpus8.executeStats0.numMiscRegReads      3390077                       # Number of times the Misc registers were read (Count)
system.switch_cpus8.executeStats0.numMiscRegWrites         1361                       # Number of times the Misc registers were written (Count)
system.switch_cpus8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus8.fetchStats0.numInsts      5129157                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.numOps        9501483                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.fetchRate     0.116367                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus8.fetchStats0.numBranches       399329                       # Number of branches fetched (Count)
system.switch_cpus8.fetchStats0.branchRate     0.009060                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus8.mmu.dtb.rdAccesses        1451419                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrAccesses         320221                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.dtb.rdMisses              786                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrMisses               67                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.itb.wrAccesses        7762952                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.itb.wrMisses              101                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.numTransitions           34                       # Number of power state transitions (Count)
system.switch_cpus8.power_state.ticksClkGated::samples           17                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::mean 680289676.529412                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::stdev 416626110.275584                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::min_value      4908000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::max_value    994644000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::total           17                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::ON  11402112000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::CLK_GATED  11564924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::OFF 19772845888000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus8.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus8.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus9.numCycles                44082994                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus9.cpi                      8.616759                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus9.ipc                      0.116053                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus9.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus9.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus9.commitStats0.numInsts      5115960                       # Number of instructions committed (thread level) (Count)
system.switch_cpus9.commitStats0.numOps       9481123                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus9.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus9.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus9.commitStats0.cpi         8.616759                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus9.commitStats0.ipc         0.116053                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus9.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus9.commitStats0.numFpInsts      6075783                       # Number of float instructions (Count)
system.switch_cpus9.commitStats0.numIntInsts      4879751                       # Number of integer instructions (Count)
system.switch_cpus9.commitStats0.numLoadInsts      1447715                       # Number of load instructions (Count)
system.switch_cpus9.commitStats0.numStoreInsts       320725                       # Number of store instructions (Count)
system.switch_cpus9.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus9.commitStats0.committedInstType::No_OpClass          556      0.01%      0.01% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntAlu      3483908     36.75%     36.75% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntMult          541      0.01%     36.76% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntDiv         2151      0.02%     36.78% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatAdd       842019      8.88%     45.66% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCmp            0      0.00%     45.66% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCvt           64      0.00%     45.66% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMult            0      0.00%     45.66% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.66% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatDiv            0      0.00%     45.66% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMisc            0      0.00%     45.66% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.66% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAdd           24      0.00%     45.66% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.66% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAlu      1068034     11.26%     56.93% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCmp            0      0.00%     56.93% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCvt           48      0.00%     56.93% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMisc       176124      1.86%     58.78% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMult            0      0.00%     58.78% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.78% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.78% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShift           14      0.00%     58.79% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.79% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdDiv            0      0.00%     58.79% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.79% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAdd       599600      6.32%     65.11% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.11% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.11% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCvt       588700      6.21%     71.32% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatDiv        60400      0.64%     71.96% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.96% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMult       875400      9.23%     81.19% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.19% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.19% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatSqrt        15100      0.16%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAes            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::Matrix            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixMov            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixOP            0      0.00%     81.35% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemRead       323596      3.41%     84.76% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemWrite       135392      1.43%     86.19% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemRead      1124119     11.86%     98.05% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemWrite       185333      1.95%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::total      9481123                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedControl::IsControl       397895                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsDirectControl       273285                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsIndirectControl       124517                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsCondControl       196282                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsUncondControl       201592                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsCall        64397                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsReturn        64100                       # Class of control type instructions committed (Count)
system.switch_cpus9.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus9.exec_context.thread_0.numCallsReturns       128497                       # Number of times a function call or return occured (Count)
system.switch_cpus9.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus9.exec_context.thread_0.numIdleCycles 22229685.955777                       # Number of idle cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.numBusyCycles 21853308.044223                       # Number of busy cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.notIdleFraction     0.495731                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus9.exec_context.thread_0.idleFraction     0.504269                       # Percentage of idle cycles (Ratio)
system.switch_cpus9.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus9.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus9.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus9.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus9.executeStats0.numStoreInsts      1768440                       # Number of stores executed (Count)
system.switch_cpus9.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus9.executeStats0.numFpAluAccesses      6075783                       # Number of float alu accesses (Count)
system.switch_cpus9.executeStats0.numFpRegReads      9393241                       # Number of times the floating registers were read (Count)
system.switch_cpus9.executeStats0.numFpRegWrites      5678961                       # Number of times the floating registers were written (Count)
system.switch_cpus9.executeStats0.numIntAluAccesses      4879751                       # Number of integer alu accesses (Count)
system.switch_cpus9.executeStats0.numIntRegReads      4631920                       # Number of times the integer registers were read (Count)
system.switch_cpus9.executeStats0.numIntRegWrites      2887240                       # Number of times the integer registers were written (Count)
system.switch_cpus9.executeStats0.numMemRefs      1768440                       # Number of memory refs (Count)
system.switch_cpus9.executeStats0.numMiscRegReads      3381347                       # Number of times the Misc registers were read (Count)
system.switch_cpus9.executeStats0.numMiscRegWrites         1356                       # Number of times the Misc registers were written (Count)
system.switch_cpus9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus9.fetchStats0.numInsts      5115960                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.numOps        9481123                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.fetchRate     0.116053                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus9.fetchStats0.numBranches       397895                       # Number of branches fetched (Count)
system.switch_cpus9.fetchStats0.branchRate     0.009026                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus9.mmu.dtb.rdAccesses        1448500                       # TLB accesses on read requests (Count)
system.switch_cpus9.mmu.dtb.wrAccesses         320786                       # TLB accesses on write requests (Count)
system.switch_cpus9.mmu.dtb.rdMisses              786                       # TLB misses on read requests (Count)
system.switch_cpus9.mmu.dtb.wrMisses               66                       # TLB misses on write requests (Count)
system.switch_cpus9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus9.mmu.itb.wrAccesses        7743206                       # TLB accesses on write requests (Count)
system.switch_cpus9.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus9.mmu.itb.wrMisses               93                       # TLB misses on write requests (Count)
system.switch_cpus9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.numTransitions           34                       # Number of power state transitions (Count)
system.switch_cpus9.power_state.ticksClkGated::samples           17                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::mean 680105647.117647                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::stdev 404350981.637248                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::min_value      2702500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::max_value    994882500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::total           17                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::ON  11402040500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::CLK_GATED  11561796001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::OFF 19772849088000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus9.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus9.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 19795812924501                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 15576.640670                       (Unspecified)
system.ruby.network.average_flit_network_latency 14002.375370                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  1574.265300                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |13738.125402                       |14247.245261                       |12794.290913                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 2870.774404                       | 1267.092904                       |  692.180590                       (Unspecified)
system.ruby.network.average_hops             3.969437                       (Unspecified)
system.ruby.network.average_packet_latency 15790.684050                       (Unspecified)
system.ruby.network.average_packet_network_latency 13983.152700                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  1807.531349                       (Unspecified)
system.ruby.network.average_packet_vnet_latency |13242.783757                       |15233.694838                       |12794.290913                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 3029.538389                       | 1077.871230                       |  692.180590                       (Unspecified)
system.ruby.network.avg_link_utilization     2.043210                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.385164     18.85%     18.85% |    0.036189      1.77%     20.62% |    0.036521      1.79%     22.41% |    1.233620     60.38%     82.79% |    0.143979      7.05%     89.83% |    0.025354      1.24%     91.07% |    0.156676      7.67%     98.74% |    0.011592      0.57%     99.31% |    0.014117      0.69%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       2.043210                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0        18066                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1        16699                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10        15774                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11        15582                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12        16176                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13        16382                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14        17072                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15        17469                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n16          307                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n17          294                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n18          263                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n19          200                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2        16525                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n20          194                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n21          222                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n22          228                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n23          209                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n24          418                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n25          265                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n26          287                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3         3132                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4         1003                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5         1526                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6         1003                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7          868                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8          831                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9         1763                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0         2335                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1         1846                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10        16775                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11        27517                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12         7726                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13         1193                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14         1676                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15         1845                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n16          157                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n17          199                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n18          117                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n19          111                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2         8576                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n20           78                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n21           69                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n22           86                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n23           69                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n24          360                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n25          125                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n26          218                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3        18736                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4        18968                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5        20898                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6        22077                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7        27283                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8        16631                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9        16509                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0         1418                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1         1259                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10        21177                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11        16013                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12        15986                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13        26573                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14         6069                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15         1182                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n16           87                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n17          223                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n18           91                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n19           80                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2         4179                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n20           58                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n21           64                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n22           78                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n23           70                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n24          168                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n25           72                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n26          167                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3          599                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4          706                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5         5418                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6        15839                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7        16010                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8        15894                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9        15935                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0        16945                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1        26837                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10         1043                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11         1083                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12          951                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13          672                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14         2554                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15        16684                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n16          205                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n17           62                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n18           56                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n19           58                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2        35041                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n20           39                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n21           35                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n22          127                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n23          158                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n24          120                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n25           97                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n26          125                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3        19991                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4        21145                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5        19183                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6        21660                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7        26536                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8         3029                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9          566                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0        17302                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1         5245                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10        19080                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11        28966                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12        22954                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13        16715                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14        16518                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15        17604                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n16          108                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n17          172                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n18           83                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n19           93                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2         1062                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n20          121                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n21          247                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n22          144                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n23          262                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n24          198                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n25          100                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n26          174                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3          779                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4         1015                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5         1188                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6          830                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7          904                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8         5159                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9        20379                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0         2366                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1         3304                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10        16647                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11         1974                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12         1278                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13         1394                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14         1538                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15         1831                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n16           47                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n17           44                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n18           41                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n19           26                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2        16263                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n20           55                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n21           63                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n22          198                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n23           71                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n24           98                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n25           18                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n26           21                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3        16427                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4        18188                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5        18463                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6        16743                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7        16351                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8        16195                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9        16170                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0        17853                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1        16485                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10          786                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11         8284                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12        16108                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13        16088                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14        16121                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15        16531                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n16          109                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n17          105                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n18          121                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n19          102                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2        16064                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n20          140                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n21          308                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n22          186                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n23          150                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n24          295                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n25          194                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n26          115                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3        16056                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4         4004                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5         1213                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6          913                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7          759                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8          768                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9          545                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0         2667                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1         1080                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10        16124                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11        15819                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12        16154                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13        16210                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14          997                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15         1291                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n16          120                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n17          108                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n18          136                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n19          128                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2          799                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n20          399                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n21          175                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n22          153                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n23          244                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n24          436                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n25          103                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n26          124                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3          889                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4         3572                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5        16564                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6        16106                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7        16058                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8        16118                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9        16314                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n0        16419                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n1        16085                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n10          624                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n11          375                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n12          646                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n13          563                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n14        16045                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n15        16203                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n2        16044                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n3        16080                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n4        16003                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n5        16126                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n6        15830                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n7         4580                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n8          500                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n9          689                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n0         7138                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n1          748                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n10        20818                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n11        15839                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n12        16303                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n13        26720                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n14        16249                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n15        16439                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n2         7441                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n3          831                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n4          743                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n5          841                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n6          509                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n7         5645                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n8        15904                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n9        15844                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n0        15738                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n1        16229                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n10          565                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n11          385                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n12          525                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n13         4819                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n14        15403                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n15        15744                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n2        16084                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n3        15872                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n4        15896                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n5        16080                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n6         4138                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n7          501                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n8          718                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n9          413                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n0        16402                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n1        16288                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n10          447                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n11          745                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n12         7845                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n13        15984                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n14        15995                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n15        17010                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n2        15075                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n3        15219                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n4        17070                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n5        14032                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n6          347                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n7          378                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n8          558                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n9          334                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0         5676                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1         1936                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10        16270                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11        16745                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12        17014                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13        16565                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14        16934                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15        17521                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n16           99                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n17           66                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n18          229                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n19          127                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2         1535                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n20           27                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n21           31                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n22          171                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n23           54                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n24          236                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n25          210                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n26           76                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3         1669                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4         1593                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5         1923                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6         1247                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7        16133                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8        16194                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9        16090                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n0         1318                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n1          844                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n10        15976                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n11        15738                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n12        15984                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n13         2035                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n14          753                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n15         1182                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n2          488                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n3         2862                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n4        17086                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n5        17328                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n6        15384                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n7        16154                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n8        16156                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n9        15780                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n0         2426                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n1        26740                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n10         3863                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n11          900                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n12          986                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n13          752                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n14          885                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n15         1097                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n2        27854                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n3        18837                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n4        18355                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n5        18610                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n6        21747                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n7        26505                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n8        15900                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n9        17935                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n0         2431                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n1         1090                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n10        16349                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n11        16148                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n12        16168                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n13        16062                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n14        16366                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n15        16595                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n2          974                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n3          814                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n4          913                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n5         1069                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n6         2850                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n7        15540                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n8        15456                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n9        15514                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n0         7356                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n1        15921                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n10         1057                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n11         1052                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n12          976                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n13          952                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n14         1314                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n15         1774                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n2        15679                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n3        15859                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n4        16510                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n5        17147                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n6        16143                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n7        16310                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n8        16218                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n9         4036                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n0        28542                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n1        28453                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n10        15931                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n11        35292                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n12        34133                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n13        24553                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n14        26538                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n15        27745                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n2        27837                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n3        15015                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n4        10316                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n5        11217                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n6        10542                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n7         9226                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n8         9354                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n9         8062                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n0        16226                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n1        26814                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n10        24956                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n11        15342                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n12        15563                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n13        26762                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n14        16617                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n15        16601                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n2        15539                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n3          635                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n4          719                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n5         1212                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n6          623                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n7          619                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n8          541                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n9         3614                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n0         6035                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n1        15439                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n10          500                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n11          384                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n12          649                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n13          429                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n14          675                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n15         1084                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n2        15217                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n3        15481                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n4        16017                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n5        16326                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n6        15677                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n7        15900                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n8        15763                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n9         5121                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0         1683                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1          957                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10        29838                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11        15863                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12         5526                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13          706                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14         1120                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15         1934                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n16          139                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n17          203                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n18          139                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n19          168                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2          897                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n20           33                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n21           31                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n22           54                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n23           37                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n24          306                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n25           83                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n26           80                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3         4911                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4        15695                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5        15759                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6        15374                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7        16161                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8        16446                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9        16089                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0        17275                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1        27189                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10          633                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11          483                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12         2522                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13        17172                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14        15731                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15        16045                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n16           33                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n17           37                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n18           30                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n19           25                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2        34549                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n20          168                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n21          149                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n22          129                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n23           75                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n24          262                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n25           84                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n26           54                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3        16730                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4        19097                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5        21295                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6         3835                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7          697                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8          836                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9          581                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0         2851                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1         1784                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10        19991                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11        27445                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12        22814                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13        16296                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14        16941                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15         5990                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n16           31                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n17           19                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n18           27                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n19           30                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2         7473                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n20          123                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n21          158                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n22           70                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n23          213                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n24          127                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n25          178                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n26          128                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3          899                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4         1243                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5         1436                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6         7420                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7        26816                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8        16359                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9        20313                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0        17570                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1        16564                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10          981                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11         3182                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12         1138                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13         1233                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14         1437                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15         4348                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n16           19                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n17           18                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n18           19                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n19           19                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2        16262                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n20           81                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n21          112                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n22          154                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n23          126                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n24          175                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n25           39                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n26           48                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3        16316                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4        18413                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5        18152                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6        16172                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7        16295                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8        16141                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9         1673                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0        16883                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1        16167                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10        15999                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11        15803                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12        16180                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13        16125                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14        16526                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15        16523                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n16           39                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n17           32                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n18           35                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n19           14                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2         3637                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n20           71                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n21          102                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n22          141                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n23          157                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n24          113                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n25           46                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n26           47                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3          592                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4          900                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5         1003                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6          738                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7          669                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8          744                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9         8677                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0         1437                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1         1050                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10        16097                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11         5692                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12          685                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13          716                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14         1130                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15         1128                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n16           80                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n17           73                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n18          173                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n19          286                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2         4057                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n20          123                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n21           59                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n22           56                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n23           50                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n24          270                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n25          137                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n26           84                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3        16456                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4        16268                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5        16464                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6        16024                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7        16126                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8        16081                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9        16003                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0        17098                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1        16466                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10          795                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11         1378                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12        16024                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13        15993                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14        16123                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15        16628                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n16          164                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n17           61                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n18          185                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n19           50                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2        16252                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n20           36                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n21           42                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n22           43                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n23           22                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n24          209                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n25          142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n26           54                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3        16469                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4        16073                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5         4068                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6          666                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7         1018                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8          875                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9          618                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0        12548                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1         2026                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10         1237                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11        11642                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12        11870                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13         2037                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14        11657                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15         1551                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n16        11163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n17         6252                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n18        10709                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n19        11169                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2         4836                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n20         1108                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n21         2034                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n22         2050                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n23         6615                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n24        20677                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n25        11034                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n26         4942                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3         1577                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4        11925                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5         2416                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6        12130                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7        11607                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8         1218                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9        11662                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0        11378                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1         1374                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10          911                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11        18566                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12         4727                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13         2917                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14        10953                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15          784                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n16        10841                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n17          603                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n18        10961                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n19        11081                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2         1524                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n20          677                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n21        18481                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n22          863                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n23        10794                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n24        19857                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n25        18663                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n26        10421                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3          789                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4        18742                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5         1357                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6        11292                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7        10898                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8          779                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9        10972                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0        10739                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1        11397                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10        14059                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11          901                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12        13028                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13        11313                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14          583                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15        10873                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n16          550                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n17        14007                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n18          494                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n19          389                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2        11128                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n20        10791                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n21         3106                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n22        11086                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n23          899                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n24        12979                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n25        16780                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n26          452                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3        20060                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4          556                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5        13772                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6          866                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7        10830                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8        10913                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9          819                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0        10592                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1        19260                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10        10857                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11          869                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12        20389                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13         1713                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14         6485                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15        10580                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n16          332                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n17        10680                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n18          326                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n19          604                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2        11365                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n20        10585                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n21          746                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n22        10735                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n23          742                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n24        25420                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n25        10357                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n26          333                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3        10687                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4          394                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5        19005                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6         2521                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7        10620                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8         5449                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9         1194                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0        10964                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1         6121                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10        10780                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11          790                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12        15716                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13         1215                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14        10775                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15        10861                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n16          540                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n17        10858                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n18          456                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n19         6210                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2        11450                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n20        10794                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n21          659                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n22        10883                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n23          840                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n24        24323                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n25        10474                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n26          439                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3         4993                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4         2180                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5        15812                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6          939                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7        10945                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8          573                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9        10765                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0        11164                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1         1034                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10        18384                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11          587                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12        11318                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13          919                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14        10908                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15        10905                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n16          512                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n17        18480                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n18         4623                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n19        10818                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2        11348                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n20         1857                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n21          640                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n22        10868                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n23          816                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n24        17669                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n25        18581                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n26          415                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3          624                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4        12088                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5        11128                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6         1128                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7        10911                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8          615                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9        10796                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0        11344                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1         1156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10         5393                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11         2188                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12        11134                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13         1364                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14        10857                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15         1255                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n16        10836                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n17        10988                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n18        10397                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n19        10787                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2        11511                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n20          655                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n21          729                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n22        11037                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n23         1045                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n24        18733                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n25        11123                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n26          575                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3          864                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4        10615                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5        11554                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6         1110                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7        11004                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8          744                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9        10855                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0        11514                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1         1452                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10          957                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11        11329                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12        11957                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13         1518                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14        11649                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15         1034                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n16        11074                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n17        11150                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n18        10662                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n19        11511                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2        11884                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n20          844                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n21          888                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n22        11271                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n23         1374                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n24        19822                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n25        11202                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n26          845                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3         1348                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4        10916                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5         5256                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6         3738                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7        11167                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8          927                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9        11203                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n0          326                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n1          137                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n10           74                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n11          205                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n12           65                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n13           52                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n14           54                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n15          184                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n16            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n17          149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n18           15                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n19           15                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n2          119                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n20           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n21           13                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n22           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n23           15                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n24           90                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n25           20                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n26           17                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n3           81                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n4           25                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n5           28                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n6           25                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n7           35                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n8           79                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n9           58                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n0          303                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n1          168                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n10          203                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n11           62                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n12           66                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n13           45                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n14           49                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n15           67                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n16          114                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n17            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n18           32                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n19           17                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n2           81                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n20           61                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n21          139                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n22           11                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n23           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n24           87                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n25           23                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n26           11                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n3          105                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n4           28                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n5           13                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n6           22                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n7           24                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n8           66                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n9           74                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n0          273                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n1           96                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n10           71                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n11           57                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n12           37                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n13           41                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n14           57                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n15           82                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n16           15                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n17           24                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n18            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n19           24                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n2          167                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n20          133                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n21           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n22          133                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n23           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n24           90                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n25           18                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n26           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n3          141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n4           56                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n5           23                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n6           24                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n7           30                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n8           71                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n9          194                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n0          242                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n1          187                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n10           61                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n11           52                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n12           40                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n13           98                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n14           68                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n15           77                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n16            6                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n17            7                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n18           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n19            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n2          132                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n20           13                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n21           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n22           13                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n23           10                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n24           79                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n25           25                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n26            6                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n3          155                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n4           20                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n5           32                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n6           22                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n7           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n8          194                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n9           60                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0        11258                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1         6966                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10         3975                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11        25569                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12          789                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13        11045                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14        10777                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15          592                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n16        10808                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n17         5980                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n18        10681                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n19        10149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2         1223                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n20          463                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n21        19636                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n22          678                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n23        10604                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n24        19581                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n25        13162                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n26        10311                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3          776                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4        24940                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5         5977                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6        11186                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7         3385                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8         3623                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9        10994                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n0          203                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n1           53                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n10           37                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n11           42                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n12           84                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n13           61                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n14           80                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n15          237                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n16           10                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n17           24                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n18          113                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n19           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n2           35                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n20            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n21           28                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n22           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n23           27                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n24          209                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n25           23                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n26           35                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n3           39                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n4          156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n5          124                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n6           90                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n7           64                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n8           66                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n9           46                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n0          222                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n1           68                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n10           52                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n11           41                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n12           87                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n13           68                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n14          221                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n15          103                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n16           17                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n17          132                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n18           10                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n19           13                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n2           66                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n20           28                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n21            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n22           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n23           28                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n24          182                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n25           38                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n26           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n3           44                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n4          129                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n5          162                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n6           67                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n7          101                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n8           61                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n9           64                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n0          256                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n1           71                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n10           68                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n11           56                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n12           94                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n13          202                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n14          111                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n15           97                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n16           13                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n17           10                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n18          150                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n19           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n2           55                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n20           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n21           36                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n22            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n23          179                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n24          183                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n25           22                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n26           16                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n3           57                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n4          116                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n5           66                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n6          156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n7          163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n8           54                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n9           57                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n0          224                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n1           58                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n10           53                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n11           69                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n12          220                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n13           74                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n14           78                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n15          139                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n16            6                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n17            9                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n18            5                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n19           10                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n2           46                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n20           15                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n21           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n22          140                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n23            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n24          122                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n25          144                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n26           28                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n3           40                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n4           77                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n5          279                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n6          130                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n7          151                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n8           48                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n9           33                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n0          371                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n1          303                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n10          224                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n11          159                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n12          193                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n13          256                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n14          181                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n15          166                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n16           78                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n17           76                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n18           82                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n19           88                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n2          284                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n20          179                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n21          163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n22          150                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n23          130                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n24            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n25          107                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n26           27                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n3          297                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n4          189                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n5          185                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n6          184                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n7          159                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n8          292                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n9          266                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n0          263                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n1          157                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n10           62                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n11          106                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n12           73                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n13           20                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n14           50                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n15           44                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n16            8                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n17           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n18           21                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n19           15                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n2          246                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n20           23                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n21           20                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n22           30                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n23          160                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n24          104                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n25            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n26           14                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n3           91                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n4           66                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n5           67                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n6           58                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n7           44                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n8          136                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n9          156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n0          384                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n1          206                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n10          156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n11          131                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n12           43                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n13           24                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n14           25                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n15           43                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n16           13                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n17           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n18            7                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n19           12                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n2          188                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n20           11                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n21           15                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n22           38                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n23           64                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n24           60                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n25           20                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n26            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n3           80                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n4           47                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n5           55                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n6           69                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n7           57                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n8           96                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n9           72                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0         2997                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1        12801                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10          525                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11        13694                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12          606                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13        11126                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14        10728                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15          577                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n16        10726                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n17          597                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n18        10681                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n19        10236                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2         1352                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n20         2303                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n21        12848                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n22          697                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n23        10742                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n24        12284                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n25          551                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n26        10433                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3         4456                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4        11458                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5          780                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6        11114                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7          529                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8        11089                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9        11041                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0          950                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1        12955                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10          611                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11        14540                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12          829                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13        12823                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14         3731                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15         3321                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n16        10850                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n17          659                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n18        10737                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n19        12067                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2         1246                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n20        12091                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n21        12570                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n22          760                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n23        11273                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n24         7887                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n25          648                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n26        10845                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3        10797                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4        13080                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5         1090                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6        12891                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7          689                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8        10918                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9        10878                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0         1089                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1        14387                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10         4659                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11        13100                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12          948                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13        13249                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14          918                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15        11099                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n16        10909                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n17          728                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n18        10870                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n19         9932                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2         1595                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n20        12259                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n21        12708                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n22          906                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n23        11616                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n24         8707                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n25          873                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n26        10867                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3        10686                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4        14707                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5         1134                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6        12953                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7          917                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8        11163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9         3456                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0          842                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1        15321                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10        10685                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11        14873                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12          711                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13        11376                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14          566                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15        10795                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n16        10688                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n17          467                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n18         3916                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n19          337                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2         1261                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n20        10398                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n21        14833                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n22         2629                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n23        10950                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n24         8050                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n25          570                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n26        10571                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3        10414                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4         3088                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5         7035                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6        10969                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7          731                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8        10845                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9          586                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0          796                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1        18888                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10        10814                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11        18349                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12          743                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13        11039                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14          489                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15        10787                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n16         3698                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n17         4550                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n18          469                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n19          357                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2        10964                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n20        10914                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n21        18320                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n22        10511                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n23        11045                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n24         7107                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n25          552                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n26        10719                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3        10985                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4          532                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5        18581                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6        11153                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7          583                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8        10880                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9          687                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0          767                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1        11173                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10        10760                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11         2552                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12         4800                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13        10963                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14          467                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15        10862                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n16          436                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n17        10714                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n18          499                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n19          365                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2        11063                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n20        10776                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n21        10751                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n22        10435                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n23        10983                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n24         7227                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n25          488                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n26        10625                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3        11056                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4          551                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5        11106                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6        10914                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7          691                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8        10852                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9         1063                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0         1570                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1        11144                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10        10920                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11          527                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12        13904                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13        10913                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14          395                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15        10807                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n16          452                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n17        10686                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n18          380                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n19          312                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2        11031                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n20        10635                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n21        12204                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n22        10476                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n23         3679                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n24         6387                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n25         3309                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n26         4976                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3        10984                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4          506                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5        13936                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6         1423                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7         6899                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8        11056                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9          547                       (Unspecified)
system.ruby.network.ext_in_link_utilization     15745127                       (Unspecified)
system.ruby.network.ext_out_link_utilization     15745126                       (Unspecified)
system.ruby.network.flit_network_latency | 48418841500                       |153900367500                       | 18149955500                       (Unspecified)
system.ruby.network.flit_queueing_latency | 10117797500                       | 13687282000                       |   981926000                       (Unspecified)
system.ruby.network.flits_injected       |     3524415     22.38%     22.38% |    10802114     68.61%     90.99% |     1418598      9.01%    100.00% (Unspecified)
system.ruby.network.flits_injected::total     15745127                       (Unspecified)
system.ruby.network.flits_received       |     3524414     22.38%     22.38% |    10802114     68.61%     90.99% |     1418598      9.01%    100.00% (Unspecified)
system.ruby.network.flits_received::total     15745126                       (Unspecified)
system.ruby.network.int_link_utilization     62499295                       (Unspecified)
system.ruby.network.packet_network_latency | 43017408500                       | 49841389500                       | 18149955500                       (Unspecified)
system.ruby.network.packet_queueing_latency |  9841049500                       |  3526564000                       |   981926000                       (Unspecified)
system.ruby.network.packets_injected     |     3248367     40.92%     40.92% |     3271786     41.21%     82.13% |     1418598     17.87%    100.00% (Unspecified)
system.ruby.network.packets_injected::total      7938751                       (Unspecified)
system.ruby.network.packets_received     |     3248366     40.92%     40.92% |     3271786     41.21%     82.13% |     1418598     17.87%    100.00% (Unspecified)
system.ruby.network.packets_received::total      7938750                       (Unspecified)
system.ruby.network.routers111.buffer_reads      1452519                       (Unspecified)
system.ruby.network.routers111.buffer_writes      1452519                       (Unspecified)
system.ruby.network.routers111.crossbar_activity      1452519                       (Unspecified)
system.ruby.network.routers111.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers111.generated_packets       362450                       (Unspecified)
system.ruby.network.routers111.received_packets       362421                       (Unspecified)
system.ruby.network.routers111.sw_input_arbiter_activity      1455474                       (Unspecified)
system.ruby.network.routers111.sw_output_arbiter_activity      1452519                       (Unspecified)
system.ruby.network.routers112.buffer_reads      3485836                       (Unspecified)
system.ruby.network.routers112.buffer_writes      3485836                       (Unspecified)
system.ruby.network.routers112.crossbar_activity      3485836                       (Unspecified)
system.ruby.network.routers112.forwarded_packets       860921                       (Unspecified)
system.ruby.network.routers112.generated_packets       433385                       (Unspecified)
system.ruby.network.routers112.received_packets       465258                       (Unspecified)
system.ruby.network.routers112.sw_input_arbiter_activity      3523954                       (Unspecified)
system.ruby.network.routers112.sw_output_arbiter_activity      3485836                       (Unspecified)
system.ruby.network.routers113.buffer_reads      3068191                       (Unspecified)
system.ruby.network.routers113.buffer_writes      3068191                       (Unspecified)
system.ruby.network.routers113.crossbar_activity      3068191                       (Unspecified)
system.ruby.network.routers113.forwarded_packets       657659                       (Unspecified)
system.ruby.network.routers113.generated_packets       411499                       (Unspecified)
system.ruby.network.routers113.received_packets       454845                       (Unspecified)
system.ruby.network.routers113.sw_input_arbiter_activity      3098936                       (Unspecified)
system.ruby.network.routers113.sw_output_arbiter_activity      3068191                       (Unspecified)
system.ruby.network.routers121.buffer_reads      3861185                       (Unspecified)
system.ruby.network.routers121.buffer_writes      3861185                       (Unspecified)
system.ruby.network.routers121.crossbar_activity      3861185                       (Unspecified)
system.ruby.network.routers121.forwarded_packets      1237367                       (Unspecified)
system.ruby.network.routers121.generated_packets       347203                       (Unspecified)
system.ruby.network.routers121.received_packets       371015                       (Unspecified)
system.ruby.network.routers121.sw_input_arbiter_activity      3887423                       (Unspecified)
system.ruby.network.routers121.sw_output_arbiter_activity      3861185                       (Unspecified)
system.ruby.network.routers122.buffer_reads      6161233                       (Unspecified)
system.ruby.network.routers122.buffer_writes      6161233                       (Unspecified)
system.ruby.network.routers122.crossbar_activity      6161233                       (Unspecified)
system.ruby.network.routers122.forwarded_packets      2336220                       (Unspecified)
system.ruby.network.routers122.generated_packets       397452                       (Unspecified)
system.ruby.network.routers122.received_packets       392521                       (Unspecified)
system.ruby.network.routers122.sw_input_arbiter_activity      6279183                       (Unspecified)
system.ruby.network.routers122.sw_output_arbiter_activity      6161233                       (Unspecified)
system.ruby.network.routers123.buffer_reads      4198009                       (Unspecified)
system.ruby.network.routers123.buffer_writes      4198009                       (Unspecified)
system.ruby.network.routers123.crossbar_activity      4198009                       (Unspecified)
system.ruby.network.routers123.forwarded_packets      1275071                       (Unspecified)
system.ruby.network.routers123.generated_packets       403610                       (Unspecified)
system.ruby.network.routers123.received_packets       432944                       (Unspecified)
system.ruby.network.routers123.sw_input_arbiter_activity      4252862                       (Unspecified)
system.ruby.network.routers123.sw_output_arbiter_activity      4198009                       (Unspecified)
system.ruby.network.routers131.buffer_reads      3124752                       (Unspecified)
system.ruby.network.routers131.buffer_writes      3124752                       (Unspecified)
system.ruby.network.routers131.crossbar_activity      3124752                       (Unspecified)
system.ruby.network.routers131.forwarded_packets       862308                       (Unspecified)
system.ruby.network.routers131.generated_packets       350194                       (Unspecified)
system.ruby.network.routers131.received_packets       350470                       (Unspecified)
system.ruby.network.routers131.sw_input_arbiter_activity      3142442                       (Unspecified)
system.ruby.network.routers131.sw_output_arbiter_activity      3124752                       (Unspecified)
system.ruby.network.routers132.buffer_reads      3922095                       (Unspecified)
system.ruby.network.routers132.buffer_writes      3922095                       (Unspecified)
system.ruby.network.routers132.crossbar_activity      3922095                       (Unspecified)
system.ruby.network.routers132.forwarded_packets      1211088                       (Unspecified)
system.ruby.network.routers132.generated_packets       362475                       (Unspecified)
system.ruby.network.routers132.received_packets       412036                       (Unspecified)
system.ruby.network.routers132.sw_input_arbiter_activity      3965495                       (Unspecified)
system.ruby.network.routers132.sw_output_arbiter_activity      3922095                       (Unspecified)
system.ruby.network.routers133.buffer_reads      4396441                       (Unspecified)
system.ruby.network.routers133.buffer_writes      4396441                       (Unspecified)
system.ruby.network.routers133.crossbar_activity      4396441                       (Unspecified)
system.ruby.network.routers133.forwarded_packets      1540530                       (Unspecified)
system.ruby.network.routers133.generated_packets       329744                       (Unspecified)
system.ruby.network.routers133.received_packets       341243                       (Unspecified)
system.ruby.network.routers133.sw_input_arbiter_activity      4464231                       (Unspecified)
system.ruby.network.routers133.sw_output_arbiter_activity      4396441                       (Unspecified)
system.ruby.network.routers211.buffer_reads      5820123                       (Unspecified)
system.ruby.network.routers211.buffer_writes      5820123                       (Unspecified)
system.ruby.network.routers211.crossbar_activity      5820123                       (Unspecified)
system.ruby.network.routers211.forwarded_packets      2249885                       (Unspecified)
system.ruby.network.routers211.generated_packets       337610                       (Unspecified)
system.ruby.network.routers211.received_packets       363000                       (Unspecified)
system.ruby.network.routers211.sw_input_arbiter_activity      5924575                       (Unspecified)
system.ruby.network.routers211.sw_output_arbiter_activity      5820123                       (Unspecified)
system.ruby.network.routers212.buffer_reads      3625462                       (Unspecified)
system.ruby.network.routers212.buffer_writes      3625462                       (Unspecified)
system.ruby.network.routers212.crossbar_activity      3625462                       (Unspecified)
system.ruby.network.routers212.forwarded_packets      1061853                       (Unspecified)
system.ruby.network.routers212.generated_packets       378785                       (Unspecified)
system.ruby.network.routers212.received_packets       390448                       (Unspecified)
system.ruby.network.routers212.sw_input_arbiter_activity      3654330                       (Unspecified)
system.ruby.network.routers212.sw_output_arbiter_activity      3625462                       (Unspecified)
system.ruby.network.routers213.buffer_reads      3652487                       (Unspecified)
system.ruby.network.routers213.buffer_writes      3652487                       (Unspecified)
system.ruby.network.routers213.crossbar_activity      3652487                       (Unspecified)
system.ruby.network.routers213.forwarded_packets       948724                       (Unspecified)
system.ruby.network.routers213.generated_packets       427842                       (Unspecified)
system.ruby.network.routers213.received_packets       453133                       (Unspecified)
system.ruby.network.routers213.sw_input_arbiter_activity      3693231                       (Unspecified)
system.ruby.network.routers213.sw_output_arbiter_activity      3652487                       (Unspecified)
system.ruby.network.routers221.buffer_reads      3100687                       (Unspecified)
system.ruby.network.routers221.buffer_writes      3100687                       (Unspecified)
system.ruby.network.routers221.crossbar_activity      3100687                       (Unspecified)
system.ruby.network.routers221.forwarded_packets       822168                       (Unspecified)
system.ruby.network.routers221.generated_packets       378757                       (Unspecified)
system.ruby.network.routers221.received_packets       374814                       (Unspecified)
system.ruby.network.routers221.sw_input_arbiter_activity      3128226                       (Unspecified)
system.ruby.network.routers221.sw_output_arbiter_activity      3100687                       (Unspecified)
system.ruby.network.routers222.buffer_reads      1550456                       (Unspecified)
system.ruby.network.routers222.buffer_writes      1550456                       (Unspecified)
system.ruby.network.routers222.crossbar_activity      1550456                       (Unspecified)
system.ruby.network.routers222.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers222.generated_packets       374950                       (Unspecified)
system.ruby.network.routers222.received_packets       413822                       (Unspecified)
system.ruby.network.routers222.sw_input_arbiter_activity      1553038                       (Unspecified)
system.ruby.network.routers222.sw_output_arbiter_activity      1550456                       (Unspecified)
system.ruby.network.routers223.buffer_reads      2310895                       (Unspecified)
system.ruby.network.routers223.buffer_writes      2310895                       (Unspecified)
system.ruby.network.routers223.crossbar_activity      2310895                       (Unspecified)
system.ruby.network.routers223.forwarded_packets       482530                       (Unspecified)
system.ruby.network.routers223.generated_packets       340256                       (Unspecified)
system.ruby.network.routers223.received_packets       351261                       (Unspecified)
system.ruby.network.routers223.sw_input_arbiter_activity      2326250                       (Unspecified)
system.ruby.network.routers223.sw_output_arbiter_activity      2310895                       (Unspecified)
system.ruby.network.routers231.buffer_reads      3028589                       (Unspecified)
system.ruby.network.routers231.buffer_writes      3028589                       (Unspecified)
system.ruby.network.routers231.crossbar_activity      3028589                       (Unspecified)
system.ruby.network.routers231.forwarded_packets       774532                       (Unspecified)
system.ruby.network.routers231.generated_packets       357380                       (Unspecified)
system.ruby.network.routers231.received_packets       391625                       (Unspecified)
system.ruby.network.routers231.sw_input_arbiter_activity      3049769                       (Unspecified)
system.ruby.network.routers231.sw_output_arbiter_activity      3028589                       (Unspecified)
system.ruby.network.routers232.buffer_reads      1881265                       (Unspecified)
system.ruby.network.routers232.buffer_writes      1881265                       (Unspecified)
system.ruby.network.routers232.crossbar_activity      1881265                       (Unspecified)
system.ruby.network.routers232.forwarded_packets       699929                       (Unspecified)
system.ruby.network.routers232.generated_packets       154721                       (Unspecified)
system.ruby.network.routers232.received_packets       106439                       (Unspecified)
system.ruby.network.routers232.sw_input_arbiter_activity      1883628                       (Unspecified)
system.ruby.network.routers232.sw_output_arbiter_activity      1881265                       (Unspecified)
system.ruby.network.routers233.buffer_reads      2734533                       (Unspecified)
system.ruby.network.routers233.buffer_writes      2734533                       (Unspecified)
system.ruby.network.routers233.crossbar_activity      2734533                       (Unspecified)
system.ruby.network.routers233.forwarded_packets      1063406                       (Unspecified)
system.ruby.network.routers233.generated_packets       169897                       (Unspecified)
system.ruby.network.routers233.received_packets       119570                       (Unspecified)
system.ruby.network.routers233.sw_input_arbiter_activity      2754491                       (Unspecified)
system.ruby.network.routers233.sw_output_arbiter_activity      2734533                       (Unspecified)
system.ruby.network.routers311.buffer_reads      3528117                       (Unspecified)
system.ruby.network.routers311.buffer_writes      3528117                       (Unspecified)
system.ruby.network.routers311.crossbar_activity      3528117                       (Unspecified)
system.ruby.network.routers311.forwarded_packets      1522907                       (Unspecified)
system.ruby.network.routers311.generated_packets       141005                       (Unspecified)
system.ruby.network.routers311.received_packets        99053                       (Unspecified)
system.ruby.network.routers311.sw_input_arbiter_activity      3539159                       (Unspecified)
system.ruby.network.routers311.sw_output_arbiter_activity      3528117                       (Unspecified)
system.ruby.network.routers312.buffer_reads      2047565                       (Unspecified)
system.ruby.network.routers312.buffer_writes      2047565                       (Unspecified)
system.ruby.network.routers312.crossbar_activity      2047565                       (Unspecified)
system.ruby.network.routers312.forwarded_packets       789696                       (Unspecified)
system.ruby.network.routers312.generated_packets       155364                       (Unspecified)
system.ruby.network.routers312.received_packets       108061                       (Unspecified)
system.ruby.network.routers312.sw_input_arbiter_activity      2053083                       (Unspecified)
system.ruby.network.routers312.sw_output_arbiter_activity      2047565                       (Unspecified)
system.ruby.network.routers313.buffer_reads      1789341                       (Unspecified)
system.ruby.network.routers313.buffer_writes      1789341                       (Unspecified)
system.ruby.network.routers313.crossbar_activity      1789341                       (Unspecified)
system.ruby.network.routers313.forwarded_packets       602422                       (Unspecified)
system.ruby.network.routers313.generated_packets       156980                       (Unspecified)
system.ruby.network.routers313.received_packets       109387                       (Unspecified)
system.ruby.network.routers313.sw_input_arbiter_activity      1790320                       (Unspecified)
system.ruby.network.routers313.sw_output_arbiter_activity      1789341                       (Unspecified)
system.ruby.network.routers321.buffer_reads      1836036                       (Unspecified)
system.ruby.network.routers321.buffer_writes      1836036                       (Unspecified)
system.ruby.network.routers321.crossbar_activity      1836036                       (Unspecified)
system.ruby.network.routers321.forwarded_packets       588684                       (Unspecified)
system.ruby.network.routers321.generated_packets       205426                       (Unspecified)
system.ruby.network.routers321.received_packets       143470                       (Unspecified)
system.ruby.network.routers321.sw_input_arbiter_activity      1842476                       (Unspecified)
system.ruby.network.routers321.sw_output_arbiter_activity      1836036                       (Unspecified)
system.ruby.network.routers322.buffer_reads      2316330                       (Unspecified)
system.ruby.network.routers322.buffer_writes      2316330                       (Unspecified)
system.ruby.network.routers322.crossbar_activity      2316330                       (Unspecified)
system.ruby.network.routers322.forwarded_packets       872887                       (Unspecified)
system.ruby.network.routers322.generated_packets       156653                       (Unspecified)
system.ruby.network.routers322.received_packets       108458                       (Unspecified)
system.ruby.network.routers322.sw_input_arbiter_activity      2320896                       (Unspecified)
system.ruby.network.routers322.sw_output_arbiter_activity      2316330                       (Unspecified)
system.ruby.network.routers323.buffer_reads      1608812                       (Unspecified)
system.ruby.network.routers323.buffer_writes      1608812                       (Unspecified)
system.ruby.network.routers323.crossbar_activity      1608812                       (Unspecified)
system.ruby.network.routers323.forwarded_packets       522545                       (Unspecified)
system.ruby.network.routers323.generated_packets       150514                       (Unspecified)
system.ruby.network.routers323.received_packets       106625                       (Unspecified)
system.ruby.network.routers323.sw_input_arbiter_activity      1609070                       (Unspecified)
system.ruby.network.routers323.sw_output_arbiter_activity      1608812                       (Unspecified)
system.ruby.network.routers331.buffer_reads      1934853                       (Unspecified)
system.ruby.network.routers331.buffer_writes      1934853                       (Unspecified)
system.ruby.network.routers331.crossbar_activity      1934853                       (Unspecified)
system.ruby.network.routers331.forwarded_packets       335765                       (Unspecified)
system.ruby.network.routers331.generated_packets       327545                       (Unspecified)
system.ruby.network.routers331.received_packets       241707                       (Unspecified)
system.ruby.network.routers331.sw_input_arbiter_activity      1936569                       (Unspecified)
system.ruby.network.routers331.sw_output_arbiter_activity      1934853                       (Unspecified)
system.ruby.network.routers332.buffer_reads      1336503                       (Unspecified)
system.ruby.network.routers332.buffer_writes      1336503                       (Unspecified)
system.ruby.network.routers332.crossbar_activity      1336503                       (Unspecified)
system.ruby.network.routers332.forwarded_packets       320198                       (Unspecified)
system.ruby.network.routers332.generated_packets       184429                       (Unspecified)
system.ruby.network.routers332.received_packets       130700                       (Unspecified)
system.ruby.network.routers332.sw_input_arbiter_activity      1337698                       (Unspecified)
system.ruby.network.routers332.sw_output_arbiter_activity      1336503                       (Unspecified)
system.ruby.network.routers333.buffer_reads       472106                       (Unspecified)
system.ruby.network.routers333.buffer_writes       472106                       (Unspecified)
system.ruby.network.routers333.crossbar_activity       472106                       (Unspecified)
system.ruby.network.routers333.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers333.generated_packets       142625                       (Unspecified)
system.ruby.network.routers333.received_packets        99753                       (Unspecified)
system.ruby.network.routers333.sw_input_arbiter_activity       472138                       (Unspecified)
system.ruby.network.routers333.sw_output_arbiter_activity       472106                       (Unspecified)

---------- End Simulation Statistics   ----------
