
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.068972                       # Number of seconds simulated
sim_ticks                                 68972168000                       # Number of ticks simulated
final_tick                                68972168000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125185                       # Simulator instruction rate (inst/s)
host_op_rate                                   127043                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               12800628                       # Simulator tick rate (ticks/s)
host_mem_usage                                 886124                       # Number of bytes of host memory used
host_seconds                                  5388.19                       # Real time elapsed on the host
sim_insts                                   674521090                       # Number of instructions simulated
sim_ops                                     684528871                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu00.inst           22464                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu00.data           19776                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.inst            3136                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.data          334592                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.inst            2048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.data          295744                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.inst            2816                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.data          358656                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.inst            3392                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.data          349056                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.inst            1536                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.data          242816                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.inst            3776                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.data          243200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.inst             896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.data          254976                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.inst            2560                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.data          216256                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.inst            1216                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.data          272320                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.inst            3328                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.data          243584                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.inst             640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.data          273856                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.inst             640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.data          302272                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.inst             576                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.data          218240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.inst             384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.data          287488                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.inst             384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.data          227968                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.inst            1792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.data          219264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4411648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu00.inst        22464                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu01.inst         3136                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu02.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu03.inst         2816                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu04.inst         3392                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu05.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu06.inst         3776                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu07.inst          896                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu08.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu09.inst         1216                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu10.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu11.inst          640                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu12.inst          640                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu13.inst          576                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu14.inst          384                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu15.inst          384                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu16.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           51584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        52032                       # Number of bytes written to this memory
system.physmem.bytes_written::total             52032                       # Number of bytes written to this memory
system.physmem.num_reads::cpu00.inst              351                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu00.data              309                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.inst               49                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.data             5228                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.inst               32                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.data             4621                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.inst               44                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.data             5604                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.inst               53                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.data             5454                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.inst               24                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.data             3794                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.inst               59                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.data             3800                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.inst               14                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.data             3984                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.inst               40                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.data             3379                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.inst               19                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.data             4255                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.inst               52                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.data             3806                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.inst               10                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.data             4279                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.inst               10                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.data             4723                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.inst                9                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.data             3410                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.inst                6                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.data             4492                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.inst                6                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.data             3562                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.inst               28                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.data             3426                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 68932                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             813                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  813                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu00.inst             325697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu00.data             286724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.inst              45468                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.data            4851116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.inst              29693                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.data            4287874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.inst              40828                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.data            5200011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.inst              49179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.data            5060824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.inst              22270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.data            3520492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.inst              54747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.data            3526060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.inst              12991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.data            3696795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.inst              37116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.data            3135410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.inst              17630                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.data            3948259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.inst              48251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.data            3531627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.inst               9279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.data            3970529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.inst               9279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.data            4382521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.inst               8351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.data            3164175                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.inst               5567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.data            4168174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.inst               5567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.data            3305217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.inst              25981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.data            3179021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                63962728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu00.inst        325697                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu01.inst         45468                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu02.inst         29693                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu03.inst         40828                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu04.inst         49179                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu05.inst         22270                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu06.inst         54747                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu07.inst         12991                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu08.inst         37116                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu09.inst         17630                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu10.inst         48251                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu11.inst          9279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu12.inst          9279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu13.inst          8351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu14.inst          5567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu15.inst          5567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu16.inst         25981                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             747896                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            754391                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 754391                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            754391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.inst            325697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.data            286724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.inst             45468                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.data           4851116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.inst             29693                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.data           4287874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.inst             40828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.data           5200011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.inst             49179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.data           5060824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.inst             22270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.data           3520492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.inst             54747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.data           3526060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.inst             12991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.data           3696795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.inst             37116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.data           3135410                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.inst             17630                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.data           3948259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.inst             48251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.data           3531627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.inst              9279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.data           3970529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.inst              9279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.data           4382521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.inst              8351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.data           3164175                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.inst              5567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.data           4168174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.inst              5567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.data           3305217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.inst             25981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.data           3179021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               64717119                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups              34473650                       # Number of BP lookups
system.cpu00.branchPred.condPredicted        34472169                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             827                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups           34470935                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits              34470453                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           99.998602                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   552                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               55                       # Number of incorrect RAS predictions.
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls             155692                       # Number of system calls
system.cpu00.numCycles                       68972169                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles             9395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                    172369631                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                  34473650                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches         34471005                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    68953434                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2033                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles          156                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    2904                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 286                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         68964001                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.499502                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           0.501302                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  14689      0.02%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    907      0.00%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               34470448     49.98%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3               34477957     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           68964001                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.499820                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      2.499119                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                   9012                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles                6737                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                68946613                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                 825                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  814                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                567                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 216                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts            172371331                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                 483                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  814                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                   9886                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                   746                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles         3549                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                68946476                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                2530                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts            172369742                       # Number of instructions processed by rename
system.cpu00.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.SQFullEvents                 2413                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands         172371602                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups           792904957                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups      172375693                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              16                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps           172359938                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  11664                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts               76                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts           75                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    1168                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads           68941903                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores          34473673                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads        34468835                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores       34468765                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                172366931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued               172363919                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             605                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          7901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        19043                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     68964001                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.499332                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.706881                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             16720      0.02%      0.02% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           8559360     12.41%     12.44% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2          17359204     25.17%     37.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          43028717     62.39%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      68964001                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu            68949358     40.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                  8      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           68941293     40.00%     80.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite          34473257     20.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total            172363919                       # Type of FU issued
system.cpu00.iq.rate                         2.499036                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads        413692412                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes       172375063                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses    172362431                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                32                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               16                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses            172363903                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    16                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads       34469135                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         2229                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          149                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores          865                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  814                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   636                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 112                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts         172367051                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             484                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts            68941903                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts           34473673                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts               72                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          149                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect           86                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          571                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                657                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts           172362971                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts            68941039                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             948                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          22                       # number of nop insts executed
system.cpu00.iew.exec_refs                  103414078                       # number of memory reference insts executed
system.cpu00.iew.exec_branches               34471414                       # Number of branches executed
system.cpu00.iew.exec_stores                 34473039                       # Number of stores executed
system.cpu00.iew.exec_rate                   2.499022                       # Inst execution rate
system.cpu00.iew.wb_sent                    172362585                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                   172362447                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers               103414616                       # num instructions producing a value
system.cpu00.iew.wb_consumers               103425503                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     2.499014                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.999895                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          7922                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls            93                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             625                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     68962606                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.499313                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.580880                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        18138      0.03%      0.03% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1     34471668     49.99%     50.01% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         1477      0.00%     50.01% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3      8557724     12.41%     62.42% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4     17357391     25.17%     87.59% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      8555849     12.41%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6           91      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          165      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          103      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     68962606                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts          172355419                       # Number of instructions committed
system.cpu00.commit.committedOps            172359128                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                    103412482                       # Number of memory references committed
system.cpu00.commit.loads                    68939674                       # Number of loads committed
system.cpu00.commit.membars                        26                       # Number of memory barriers committed
system.cpu00.commit.branches                 34470833                       # Number of branches committed
system.cpu00.commit.fp_insts                       16                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts               137888785                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                204                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu       68946635     40.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult             8      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      68939674     40.00%     80.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite     34472808     20.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       172359128                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 103                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                  241329032                       # The number of ROB reads
system.cpu00.rob.rob_writes                 344735501                       # The number of ROB writes
system.cpu00.timesIdled                           249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                          8168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                 172355419                       # Number of Instructions Simulated
system.cpu00.committedOps                   172359128                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.400174                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.400174                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             2.498913                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       2.498913                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads              172366166                       # number of integer regfile reads
system.cpu00.int_regfile_writes              68948254                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2576                       # number of floating regfile reads
system.cpu00.cc_regfile_reads               723910447                       # number of cc regfile reads
system.cpu00.cc_regfile_writes              103415275                       # number of cc regfile writes
system.cpu00.misc_regfile_reads             104925553                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              72                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         121.457724                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          68941313                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             214                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs        322155.668224                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   121.457724                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.237222                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.237222                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          142                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.277344                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses       137889247                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses      137889247                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data     34471417                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      34471417                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data     34470221                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     34470221                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           22                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           24                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     68941638                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       68941638                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     68941638                       # number of overall hits
system.cpu00.dcache.overall_hits::total      68941638                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          244                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         2502                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2502                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            3                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            1                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         2746                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         2746                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         2746                       # number of overall misses
system.cpu00.dcache.overall_misses::total         2746                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     10139990                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     10139990                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    123651000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    123651000                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       133500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data         7500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    133790990                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    133790990                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    133790990                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    133790990                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data     34471661                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     34471661                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data     34472723                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     34472723                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     68944384                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     68944384                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     68944384                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     68944384                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.000007                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.000073                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.000073                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.000040                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.000040                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 41557.336066                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 41557.336066                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 49420.863309                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 49420.863309                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        44500                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         7500                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 48722.137655                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 48722.137655                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 48722.137655                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 48722.137655                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu00.dcache.writebacks::total              25                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           79                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         2285                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         2285                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data            3                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         2364                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         2364                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         2364                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         2364                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          165                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          165                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          217                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          217                       # number of WriteReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            1                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          382                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          382                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          382                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          382                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      6368006                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      6368006                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     11938000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     11938000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     18306006                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     18306006                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     18306006                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     18306006                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.000006                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.000006                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 38593.975758                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 38593.975758                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 55013.824885                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 55013.824885                       # average WriteReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         4500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 47921.481675                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 47921.481675                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 47921.481675                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 47921.481675                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              67                       # number of replacements
system.cpu00.icache.tags.tagsinuse         290.951542                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              2445                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             388                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs            6.301546                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   290.951542                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.568265                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.568265                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses            6196                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses           6196                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         2445                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          2445                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         2445                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           2445                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         2445                       # number of overall hits
system.cpu00.icache.overall_hits::total          2445                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          459                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          459                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          459                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          459                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          459                       # number of overall misses
system.cpu00.icache.overall_misses::total          459                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     23458498                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     23458498                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     23458498                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     23458498                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     23458498                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     23458498                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         2904                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         2904                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         2904                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         2904                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         2904                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         2904                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.158058                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.158058                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.158058                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.158058                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.158058                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.158058                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 51107.838780                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 51107.838780                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 51107.838780                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 51107.838780                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 51107.838780                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 51107.838780                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst           71                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst           71                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst           71                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          388                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          388                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          388                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     20017502                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     20017502                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     20017502                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     20017502                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     20017502                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     20017502                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.133609                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.133609                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.133609                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.133609                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.133609                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.133609                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 51591.500000                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 51591.500000                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 51591.500000                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 51591.500000                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 51591.500000                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 51591.500000                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups              10575815                       # Number of BP lookups
system.cpu01.branchPred.condPredicted         9673060                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect          181469                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups            9712930                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits               9473478                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           97.534709                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                318108                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect            80274                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                       68945573                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles         18659558                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                     52130041                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                  10575815                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches          9791586                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    50090511                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                381817                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles         2899                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles          473                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                18503352                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes               42396                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         68944350                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.775955                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.171932                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               45847361     66.50%     66.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                3647443      5.29%     71.79% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                8498334     12.33%     84.12% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3               10951212     15.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           68944350                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.153394                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.756104                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles               15685567                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles            33699427                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                16174749                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles             3191655                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles               190053                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved             326943                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 994                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts             50543482                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1503                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles               190053                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles               16506757                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                430496                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles     31359892                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                18551182                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             1903071                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts             50050368                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                  44                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                23711                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.SQFullEvents                  213                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands          57089652                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups           241251685                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups       58858489                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps            54200218                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                2889434                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts          1921844                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts      1922448                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 4058372                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads           16188417                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           9082991                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads         6625525                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores         102841                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                 47525468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded           1991765                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                48708046                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued           45532                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       1997926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined      4359434                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved        41067                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     68944350                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.706484                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.877301                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          38177734     55.37%     55.37% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1          14267214     20.69%     76.07% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2          15057374     21.84%     97.91% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3           1442028      2.09%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      68944350                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu            23571433     48.39%     48.39% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              17569      0.04%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     48.43% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead           16110668     33.08%     81.51% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           9008376     18.49%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             48708046                       # Type of FU issued
system.cpu01.iq.rate                         0.706471                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads        166405974                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes        51516081                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses     48428597                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses             48708046                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads        6529584                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       344450                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          961                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       217270                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads        34910                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles               190053                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                352294                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              678715                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts          49517251                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts           80704                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts            16188417                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts            9082991                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts          1919692                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 9869                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                  25                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          961                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect       145219                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect        43303                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts             188522                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            48559398                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts            16081512                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts          148648                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                          18                       # number of nop insts executed
system.cpu01.iew.exec_refs                   25063497                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                9689682                       # Number of branches executed
system.cpu01.iew.exec_stores                  8981985                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.704315                       # Inst execution rate
system.cpu01.iew.wb_sent                     48455412                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                    48428597                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                26799165                       # num instructions producing a value
system.cpu01.iew.wb_consumers                29844218                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.702418                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.897968                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts       1998030                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls       1950698                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts          180614                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     68582791                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.692875                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.026903                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     37523154     54.71%     54.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1     23355663     34.05%     88.77% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       480606      0.70%     89.47% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3      6708284      9.78%     99.25% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       138186      0.20%     99.45% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        70752      0.10%     99.55% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6        96595      0.14%     99.69% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        84902      0.12%     99.82% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8       124649      0.18%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     68582791                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts           46835060                       # Number of instructions committed
system.cpu01.commit.committedOps             47519307                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                     24709688                       # Number of memory references committed
system.cpu01.commit.loads                    15843967                       # Number of loads committed
system.cpu01.commit.membars                     64167                       # Number of memory barriers committed
system.cpu01.commit.branches                  9522921                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                38313704                       # Number of committed integer instructions.
system.cpu01.commit.function_calls             135167                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu       22800621     47.98%     47.98% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult          8998      0.02%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     48.00% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead      15843967     33.34%     81.34% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      8865721     18.66%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        47519307                       # Class of committed instruction
system.cpu01.commit.bw_lim_events              124649                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                  117862275                       # The number of ROB reads
system.cpu01.rob.rob_writes                  99396620                       # The number of ROB writes
system.cpu01.timesIdled                           183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          1223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      26595                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                  46835060                       # Number of Instructions Simulated
system.cpu01.committedOps                    47519307                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.472093                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.472093                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.679305                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.679305                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads               56750304                       # number of integer regfile reads
system.cpu01.int_regfile_writes              20801286                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads               199229807                       # number of cc regfile reads
system.cpu01.cc_regfile_writes               34211752                       # number of cc regfile writes
system.cpu01.misc_regfile_reads              27818740                       # number of misc regfile reads
system.cpu01.misc_regfile_writes              4107862                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           34907                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         495.378938                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs          16130999                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           35410                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          455.549252                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   495.378938                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.967537                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.967537                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        33359392                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       33359392                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      7442942                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       7442942                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      6921675                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      6921675                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data      1752941                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total      1752941                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data        16482                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        16482                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data     14364617                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total       14364617                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data     14364617                       # number of overall hits
system.cpu01.dcache.overall_hits::total      14364617                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       157707                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       157707                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        65466                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        65466                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data       148986                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total       148986                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data        46831                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        46831                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       223173                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       223173                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       223173                       # number of overall misses
system.cpu01.dcache.overall_misses::total       223173                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   3462747640                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   3462747640                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   1943630838                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   1943630838                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data   2425938171                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total   2425938171                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data    629382522                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total    629382522                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data    390784904                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total    390784904                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data   5406378478                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total   5406378478                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data   5406378478                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total   5406378478                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      7600649                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      7600649                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      6987141                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      6987141                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data      1901927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total      1901927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data        63313                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        63313                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data     14587790                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total     14587790                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data     14587790                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total     14587790                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.020749                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.020749                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.009369                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.009369                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.078334                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.078334                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.739674                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.739674                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.015299                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.015299                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.015299                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.015299                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 21956.841738                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 21956.841738                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 29689.164421                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 29689.164421                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 16282.994181                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 16282.994181                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 13439.442292                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 13439.442292                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 24225.056248                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 24225.056248                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 24225.056248                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 24225.056248                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     5.166667                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         1386                       # number of writebacks
system.cpu01.dcache.writebacks::total            1386                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        62468                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        62468                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data        27883                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total        27883                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data         6765                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total         6765                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        90351                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        90351                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        90351                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        90351                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        95239                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        95239                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        37583                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        37583                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data       142221                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total       142221                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data        46831                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total        46831                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       132822                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       132822                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       132822                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       132822                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   1464262524                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   1464262524                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data    993749147                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total    993749147                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data   1679253302                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total   1679253302                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data    537628978                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total    537628978                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data    344601596                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total    344601596                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   2458011671                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   2458011671                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   2458011671                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   2458011671                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.012530                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.012530                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.005379                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.005379                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.074777                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.074777                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.739674                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.739674                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.009105                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.009105                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.009105                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.009105                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 15374.610443                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 15374.610443                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 26441.453503                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 26441.453503                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 11807.351249                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11807.351249                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 11480.194273                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 11480.194273                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 18506.058266                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 18506.058266                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 18506.058266                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 18506.058266                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            1400                       # number of replacements
system.cpu01.icache.tags.tagsinuse         402.320596                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          18501435                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1805                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        10250.102493                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   402.320596                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.785782                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.785782                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses        37008509                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses       37008509                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst     18501435                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total      18501435                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst     18501435                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total       18501435                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst     18501435                       # number of overall hits
system.cpu01.icache.overall_hits::total      18501435                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1917                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1917                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1917                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1917                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1917                       # number of overall misses
system.cpu01.icache.overall_misses::total         1917                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     31218496                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     31218496                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     31218496                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     31218496                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     31218496                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     31218496                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst     18503352                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total     18503352                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst     18503352                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total     18503352                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst     18503352                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total     18503352                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000104                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000104                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000104                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000104                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000104                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 16285.078769                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 16285.078769                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 16285.078769                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 16285.078769                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 16285.078769                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 16285.078769                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          112                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          112                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          112                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1805                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1805                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1805                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1805                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1805                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1805                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     24921504                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     24921504                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     24921504                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     24921504                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     24921504                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     24921504                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000098                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000098                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000098                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000098                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 13806.927424                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 13806.927424                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 13806.927424                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 13806.927424                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 13806.927424                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 13806.927424                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups               9393378                       # Number of BP lookups
system.cpu02.branchPred.condPredicted         8651355                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect          148800                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups            8655149                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits               8497059                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           98.173457                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                260506                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect            63044                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                       68945380                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles         16784442                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                     46304613                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                   9393378                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches          8757565                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    51999473                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                311151                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles         2920                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles          574                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                16653927                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes               34678                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         68942985                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.687539                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.120118                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               47932678     69.53%     69.53% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                4073637      5.91%     75.43% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                7482655     10.85%     86.29% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                9454015     13.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           68942985                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.136244                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.671613                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles               13489900                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles            38176534                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                13421734                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles             3697079                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles               154818                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved             267320                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 850                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts             45065441                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1355                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles               154818                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles               14375672                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                332258                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles     35632122                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                16239646                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             2205549                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts             44671201                       # Number of instructions processed by rename
system.cpu02.rename.IQFullEvents                15979                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.SQFullEvents                  166                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands          52373774                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups           216568930                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups       52631958                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps            49985447                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                2388327                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts          2225240                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts      2225775                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 4607657                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads           14115288                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           8189744                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads         5533330                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          81553                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                 41951398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded           2281199                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                43582285                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued           41564                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       1636579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined      3517079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved        32921                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     68942985                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.632150                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.841854                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          40631826     58.94%     58.94% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1          14183579     20.57%     79.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2          12984034     18.83%     98.34% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3           1143546      1.66%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      68942985                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu            21384106     49.07%     49.07% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              14106      0.03%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.10% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead           14053797     32.25%     81.34% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           8130276     18.66%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             43582285                       # Type of FU issued
system.cpu02.iq.rate                         0.632128                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads        156149119                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes        45869983                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses     43348307                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses             43582285                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads        5455856                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       287792                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          828                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       173614                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads        29820                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles               154818                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                273675                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              770140                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts          44232622                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts           69864                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts            14115288                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts            8189744                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts          2223488                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 7208                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                  85                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          828                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect       117302                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect        38528                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts             155830                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            43455444                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts            14029388                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts          126841                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                          25                       # number of nop insts executed
system.cpu02.iew.exec_refs                   22138140                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                8679971                       # Number of branches executed
system.cpu02.iew.exec_stores                  8108752                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.630288                       # Inst execution rate
system.cpu02.iew.wb_sent                     43367066                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                    43348307                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                23487831                       # num instructions producing a value
system.cpu02.iew.wb_consumers                25860663                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.628734                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.908246                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts       1636743                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls       2248278                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts          148043                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     68647757                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.620501                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     0.961008                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     39652115     57.76%     57.76% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1     22595309     32.91%     90.68% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       394489      0.57%     91.25% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3      5597352      8.15%     99.40% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       111499      0.16%     99.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        60592      0.09%     99.66% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6        79526      0.12%     99.77% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        61437      0.09%     99.86% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        95438      0.14%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     68647757                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts           42053997                       # Number of instructions committed
system.cpu02.commit.committedOps             42596018                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                     21843626                       # Number of memory references committed
system.cpu02.commit.loads                    13827496                       # Number of loads committed
system.cpu02.commit.membars                     50573                       # Number of memory barriers committed
system.cpu02.commit.branches                  8538679                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                34312623                       # Number of committed integer instructions.
system.cpu02.commit.function_calls             109091                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu       20745294     48.70%     48.70% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult          7098      0.02%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     48.72% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead      13827496     32.46%     81.18% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      8016130     18.82%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        42596018                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               95438                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                  112705676                       # The number of ROB reads
system.cpu02.rob.rob_writes                  88760845                       # The number of ROB writes
system.cpu02.timesIdled                           217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      26788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                  42053997                       # Number of Instructions Simulated
system.cpu02.committedOps                    42596018                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.639449                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.639449                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.609961                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.609961                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads               50899033                       # number of integer regfile reads
system.cpu02.int_regfile_writes              18488058                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads               178758811                       # number of cc regfile reads
system.cpu02.cc_regfile_writes               32182226                       # number of cc regfile writes
system.cpu02.misc_regfile_reads              24830023                       # number of misc regfile reads
system.cpu02.misc_regfile_writes              4775064                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           27834                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         479.712748                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          13025808                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           28321                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          459.934607                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   479.712748                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.936939                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.936939                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        29088740                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       29088740                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      6200453                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       6200453                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      5772359                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      5772359                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data      2041524                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total      2041524                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data        13417                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        13417                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data     11972812                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       11972812                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data     11972812                       # number of overall hits
system.cpu02.dcache.overall_hits::total      11972812                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       122003                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       122003                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        51399                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        51399                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data       168842                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total       168842                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data        44880                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        44880                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       173402                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       173402                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       173402                       # number of overall misses
system.cpu02.dcache.overall_misses::total       173402                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   2784178172                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   2784178172                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   1594051428                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   1594051428                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data   2529060275                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total   2529060275                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data    498401954                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total    498401954                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data    452980758                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total    452980758                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data   4378229600                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total   4378229600                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data   4378229600                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total   4378229600                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      6322456                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      6322456                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      5823758                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      5823758                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data      2210366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total      2210366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data        58297                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        58297                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data     12146214                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     12146214                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data     12146214                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     12146214                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.019297                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.019297                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.008826                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.008826                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.076386                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.076386                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.769851                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.769851                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.014276                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.014276                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.014276                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.014276                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 22820.571396                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 22820.571396                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 31013.277068                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 31013.277068                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 14978.857601                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 14978.857601                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 11105.212879                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 11105.212879                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 25249.014429                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 25249.014429                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 25249.014429                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 25249.014429                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu02.dcache.writebacks::total             872                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        47216                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        47216                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        22086                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        22086                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data         5338                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total         5338                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        69302                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        69302                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        69302                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        69302                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        74787                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        74787                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        29313                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        29313                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data       163504                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total       163504                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data        44880                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total        44880                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       104100                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       104100                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       104100                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       104100                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   1187186740                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   1187186740                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data    829464102                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total    829464102                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data   1779234190                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total   1779234190                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data    426994546                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total    426994546                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data    391421742                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total    391421742                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   2016650842                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   2016650842                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   2016650842                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   2016650842                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.011829                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.011829                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.005033                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.005033                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.073971                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.073971                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.769851                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.769851                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.008571                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.008571                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.008571                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.008571                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 15874.239373                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 15874.239373                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 28296.800123                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 28296.800123                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 10881.900076                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10881.900076                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  9514.138725                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  9514.138725                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 19372.246321                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 19372.246321                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 19372.246321                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 19372.246321                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            1364                       # number of replacements
system.cpu02.icache.tags.tagsinuse         396.473581                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          16652063                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1765                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         9434.596601                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   396.473581                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.774362                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.774362                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        33309619                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       33309619                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst     16652063                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      16652063                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst     16652063                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       16652063                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst     16652063                       # number of overall hits
system.cpu02.icache.overall_hits::total      16652063                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1864                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1864                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1864                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1864                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1864                       # number of overall misses
system.cpu02.icache.overall_misses::total         1864                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     33461272                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     33461272                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     33461272                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     33461272                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     33461272                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     33461272                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst     16653927                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     16653927                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst     16653927                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     16653927                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst     16653927                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     16653927                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000112                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000112                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000112                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000112                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000112                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000112                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 17951.326180                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 17951.326180                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 17951.326180                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 17951.326180                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 17951.326180                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 17951.326180                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           99                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           99                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           99                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         1765                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         1765                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         1765                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         1765                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         1765                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         1765                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     26957679                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     26957679                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     26957679                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     26957679                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     26957679                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     26957679                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 15273.472521                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 15273.472521                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 15273.472521                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 15273.472521                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 15273.472521                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 15273.472521                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups               5753752                       # Number of BP lookups
system.cpu03.branchPred.condPredicted         4922993                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect          175464                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups            4899840                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits               4711856                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.163467                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                296087                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect            72225                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                       68945150                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles          9169158                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                     27966278                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                   5753752                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches          5007943                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    59587072                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                365953                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles         2916                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles          483                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                 9022353                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes               40941                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples         68942606                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.423786                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           0.909583                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               54231293     78.66%     78.66% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                5802115      8.42%     87.08% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                3312826      4.81%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                5596372      8.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           68942606                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.083454                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.405631                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                4505772                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles            54889461                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                 3995828                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles             5366466                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles               182163                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved             302881                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 931                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts             26573657                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1452                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles               182163                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                5748882                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                353822                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles     51324493                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                 8128729                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             3201601                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts             26109428                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                  14                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                13921                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                    9                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  151                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands          37022521                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups           129125574                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups       30204357                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps            34186265                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                2836256                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts          3230509                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts      3231414                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 6626970                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            5444364                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           4343858                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads          622811                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          77633                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                 22289226                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded           3293744                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                24812012                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued           46567                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       1932900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined      4175260                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved        36674                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     68942606                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.359894                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.676043                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          50656193     73.48%     73.48% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1          13048619     18.93%     92.40% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           3949989      5.73%     98.13% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3           1287805      1.87%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      68942606                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu            15152921     61.07%     61.07% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              15188      0.06%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            5369859     21.64%     82.77% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           4274044     17.23%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             24812012                       # Type of FU issued
system.cpu03.iq.rate                         0.359880                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads        118613197                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes        27516653                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses     24539362                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses             24812012                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads         535381                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       349610                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          814                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       196585                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads        32545                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles               182163                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                297186                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles             1103790                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts          25582992                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts           79503                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             5444364                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts            4343858                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts          3228340                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 5364                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                  33                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          814                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect       138410                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect        45359                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts             183769                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            24669178                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             5340471                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts          142834                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                          22                       # number of nop insts executed
system.cpu03.iew.exec_refs                    9590625                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                4913073                       # Number of branches executed
system.cpu03.iew.exec_stores                  4250154                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.357809                       # Inst execution rate
system.cpu03.iew.wb_sent                     24566206                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                    24539362                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                11159267                       # num instructions producing a value
system.cpu03.iew.wb_consumers                13896074                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.355926                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.803052                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts       1932997                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls       3257070                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts          174651                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     68593254                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.344787                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     0.713379                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     49058921     71.52%     71.52% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1     17902772     26.10%     97.62% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       463801      0.68%     98.30% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       718627      1.05%     99.35% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       124730      0.18%     99.53% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        58358      0.09%     99.61% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6        91860      0.13%     99.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        71535      0.10%     99.85% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8       102650      0.15%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     68593254                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts           23026499                       # Number of instructions committed
system.cpu03.commit.committedOps             23650070                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      9242027                       # Number of memory references committed
system.cpu03.commit.loads                     5094754                       # Number of loads committed
system.cpu03.commit.membars                     57924                       # Number of memory barriers committed
system.cpu03.commit.branches                  4747049                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                19193510                       # Number of committed integer instructions.
system.cpu03.commit.function_calls             124074                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu       14399857     60.89%     60.89% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult          8186      0.03%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.92% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       5094754     21.54%     82.46% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      4147273     17.54%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        23650070                       # Class of committed instruction
system.cpu03.commit.bw_lim_events              102650                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   93984205                       # The number of ROB reads
system.cpu03.rob.rob_writes                  51515800                       # The number of ROB writes
system.cpu03.timesIdled                           214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      27018                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                  23026499                       # Number of Instructions Simulated
system.cpu03.committedOps                    23650070                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.994166                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.994166                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.333983                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.333983                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads               28145899                       # number of integer regfile reads
system.cpu03.int_regfile_writes              11144756                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                99278506                       # number of cc regfile reads
system.cpu03.cc_regfile_writes               23878250                       # number of cc regfile writes
system.cpu03.misc_regfile_reads              12526743                       # number of misc regfile reads
system.cpu03.misc_regfile_writes              6940530                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           30875                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         494.240182                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           5315121                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           31377                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          169.395449                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   494.240182                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.965313                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.965313                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        11930323                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       11930323                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      1416962                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1416962                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       895240                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       895240                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data      2971203                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total      2971203                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data        15486                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        15486                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      2312202                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        2312202                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      2312202                       # number of overall hits
system.cpu03.dcache.overall_hits::total       2312202                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       126297                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       126297                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        58994                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        58994                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data       242596                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total       242596                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data        61494                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        61494                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       185291                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       185291                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       185291                       # number of overall misses
system.cpu03.dcache.overall_misses::total       185291                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   2826565399                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   2826565399                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   1853954525                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   1853954525                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data   3537475752                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total   3537475752                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data    563137532                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total    563137532                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data    664027704                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total    664027704                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data   4680519924                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total   4680519924                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data   4680519924                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total   4680519924                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      1543259                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1543259                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       954234                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       954234                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data      3213799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total      3213799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data        76980                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        76980                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      2497493                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2497493                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      2497493                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2497493                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.081838                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.081838                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.061823                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.061823                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.075486                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.075486                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.798831                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.798831                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.074191                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.074191                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.074191                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.074191                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 22380.305146                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 22380.305146                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 31426.153931                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 31426.153931                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 14581.756303                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 14581.756303                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  9157.601262                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  9157.601262                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 25260.373812                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 25260.373812                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 25260.373812                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 25260.373812                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     5.600000                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          988                       # number of writebacks
system.cpu03.dcache.writebacks::total             988                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        43113                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        43113                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        25343                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        25343                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data         5941                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total         5941                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        68456                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        68456                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        68456                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        68456                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        83184                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        83184                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        33651                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        33651                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data       236655                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total       236655                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data        61494                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total        61494                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       116835                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       116835                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       116835                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       116835                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   1309942358                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   1309942358                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data    980855047                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total    980855047                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data   2523194845                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total   2523194845                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data    482017468                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total    482017468                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data    562689296                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total    562689296                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   2290797405                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   2290797405                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   2290797405                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   2290797405                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.053902                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.053902                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.035265                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.035265                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.073637                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.073637                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.798831                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.798831                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.046781                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.046781                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.046781                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.046781                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 15747.527866                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 15747.527866                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 29147.872188                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 29147.872188                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 10661.912256                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10661.912256                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  7838.447133                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  7838.447133                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 19607.116061                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 19607.116061                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 19607.116061                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 19607.116061                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1174                       # number of replacements
system.cpu03.icache.tags.tagsinuse         401.364689                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           9020662                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1579                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         5712.895503                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   401.364689                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.783915                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.783915                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        18046285                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       18046285                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      9020662                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       9020662                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      9020662                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        9020662                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      9020662                       # number of overall hits
system.cpu03.icache.overall_hits::total       9020662                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1691                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1691                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1691                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1691                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1691                       # number of overall misses
system.cpu03.icache.overall_misses::total         1691                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     31015792                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     31015792                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     31015792                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     31015792                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     31015792                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     31015792                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst      9022353                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      9022353                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      9022353                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      9022353                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      9022353                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      9022353                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000187                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000187                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000187                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000187                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000187                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 18341.686576                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 18341.686576                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 18341.686576                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 18341.686576                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 18341.686576                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 18341.686576                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          112                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          112                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          112                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         1579                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         1579                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         1579                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         1579                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         1579                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         1579                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     24844160                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     24844160                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     24844160                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     24844160                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     24844160                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     24844160                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000175                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000175                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000175                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000175                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 15734.110196                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 15734.110196                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 15734.110196                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 15734.110196                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 15734.110196                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 15734.110196                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups               5981353                       # Number of BP lookups
system.cpu04.branchPred.condPredicted         5116221                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect          170659                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups            5113145                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits               4926283                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           96.345459                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                307094                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect            75486                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                       68944957                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles          9629040                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                     29145713                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                   5981353                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches          5233377                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    59130956                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                356923                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles         2888                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles          602                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                 9481492                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes               38505                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples         68941948                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.441302                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           0.927742                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               53819138     78.06%     78.06% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                5690349      8.25%     86.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                3563496      5.17%     91.49% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                5868965      8.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           68941948                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.086755                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.422739                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                5041546                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles            53868658                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                 4601934                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles             5249219                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles               177703                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved             313238                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 867                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts             27742437                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1354                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles               177703                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                6260684                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                349917                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles     50377571                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                 8642023                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             3131162                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts             27286639                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                14548                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.SQFullEvents                  173                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands          37946435                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups           134637554                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups       31613674                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps            35206912                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                2739523                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts          3160244                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts      3160847                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 6490063                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            5962125                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           4595186                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads          920741                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          78610                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                 23549266                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded           3226083                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                26039969                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued           49540                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1889302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined      4001193                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved        36163                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     68941948                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.377709                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.693128                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          50039837     72.58%     72.58% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1          13084948     18.98%     91.56% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           4496468      6.52%     98.08% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3           1320695      1.92%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      68941948                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu            15603426     59.92%     59.92% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              17318      0.07%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.99% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            5892833     22.63%     82.62% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           4526392     17.38%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             26039969                       # Type of FU issued
system.cpu04.iq.rate                         0.377692                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads        121071426                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes        28665337                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses     25774817                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses             26039969                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads         830454                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       330557                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation          710                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       207840                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads        33844                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles               177703                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                289821                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles             1082108                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts          26775374                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts           75009                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             5962125                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts            4595186                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts          3158430                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                 5793                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                  27                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents          710                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect       135633                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect        43017                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts             178650                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            25896148                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             5864642                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts          143821                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                          25                       # number of nop insts executed
system.cpu04.iew.exec_refs                   10364838                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                5167183                       # Number of branches executed
system.cpu04.iew.exec_stores                  4500196                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.375606                       # Inst execution rate
system.cpu04.iew.wb_sent                     25798004                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                    25774817                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                11943840                       # num instructions producing a value
system.cpu04.iew.wb_consumers                14724517                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.373846                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.811153                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts       1889382                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls       3189920                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts          169901                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     68601322                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.362763                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     0.740875                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     48509493     70.71%     70.71% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1     18150396     26.46%     97.17% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       461984      0.67%     97.84% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3      1014323      1.48%     99.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       126414      0.18%     99.51% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        60770      0.09%     99.59% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6        95109      0.14%     99.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        74110      0.11%     99.84% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8       108723      0.16%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     68601322                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts           24245478                       # Number of instructions committed
system.cpu04.commit.committedOps             24886047                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                     10018914                       # Number of memory references committed
system.cpu04.commit.loads                     5631568                       # Number of loads committed
system.cpu04.commit.membars                     60540                       # Number of memory barriers committed
system.cpu04.commit.branches                  5001537                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                20187395                       # Number of committed integer instructions.
system.cpu04.commit.function_calls             129348                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu       14858581     59.71%     59.71% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult          8552      0.03%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.74% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       5631568     22.63%     82.37% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      4387346     17.63%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        24886047                       # Class of committed instruction
system.cpu04.commit.bw_lim_events              108723                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   95173609                       # The number of ROB reads
system.cpu04.rob.rob_writes                  53891825                       # The number of ROB writes
system.cpu04.timesIdled                           257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          3009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      27211                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                  24245478                       # Number of Instructions Simulated
system.cpu04.committedOps                    24886047                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.843621                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.843621                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.351664                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.351664                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads               29593970                       # number of integer regfile reads
system.cpu04.int_regfile_writes              11660332                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads               104347845                       # number of cc regfile reads
system.cpu04.cc_regfile_writes               24355075                       # number of cc regfile writes
system.cpu04.misc_regfile_reads              13305109                       # number of misc regfile reads
system.cpu04.misc_regfile_writes              6790860                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           32962                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         492.970046                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           5857097                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           33465                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          175.021575                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   492.970046                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.962832                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.962832                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4           88                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        13009282                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       13009282                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      1708797                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1708797                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data      1202984                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      1202984                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data      2904991                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total      2904991                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data        16269                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        16269                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      2911781                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        2911781                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      2911781                       # number of overall hits
system.cpu04.dcache.overall_hits::total       2911781                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       134474                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       134474                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        61470                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        61470                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data       238533                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total       238533                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data        61312                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        61312                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       195944                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       195944                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       195944                       # number of overall misses
system.cpu04.dcache.overall_misses::total       195944                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   2977125752                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   2977125752                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   1960473993                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   1960473993                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data   3514876782                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total   3514876782                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data    590148937                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total    590148937                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data    648957232                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total    648957232                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data   4937599745                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total   4937599745                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data   4937599745                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total   4937599745                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1843271                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1843271                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data      1264454                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      1264454                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data      3143524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total      3143524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data        77581                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        77581                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      3107725                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      3107725                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      3107725                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      3107725                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.072954                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.072954                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.048614                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.048614                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.075881                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.075881                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.790297                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.790297                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.063051                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.063051                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.063051                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.063051                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 22139.043622                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 22139.043622                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 31893.183553                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 31893.183553                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 14735.389996                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 14735.389996                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  9625.341483                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  9625.341483                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 25199.035158                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 25199.035158                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 25199.035158                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 25199.035158                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs           56                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         1245                       # number of writebacks
system.cpu04.dcache.writebacks::total            1245                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        48000                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        48000                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        26425                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        26425                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data         6102                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total         6102                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        74425                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        74425                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        74425                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        74425                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        86474                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        86474                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        35045                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        35045                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data       232431                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total       232431                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data        61312                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total        61312                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       121519                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       121519                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       121519                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       121519                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   1343985368                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   1343985368                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   1040915057                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   1040915057                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data   2505462840                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total   2505462840                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data    505978063                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total    505978063                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data    551388768                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total    551388768                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   2384900425                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   2384900425                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   2384900425                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   2384900425                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.046913                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.046913                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.027716                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.027716                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.073940                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.073940                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.790297                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.790297                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.039102                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.039102                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.039102                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.039102                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 15542.074705                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 15542.074705                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 29702.241604                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 29702.241604                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 10779.383301                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10779.383301                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  8252.512771                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  8252.512771                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 19625.741036                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 19625.741036                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 19625.741036                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 19625.741036                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            1292                       # number of replacements
system.cpu04.icache.tags.tagsinuse         389.460580                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           9479687                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            1684                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         5629.267815                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   389.460580                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.760665                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.760665                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses        18964669                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses       18964669                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      9479687                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       9479687                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      9479687                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        9479687                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      9479687                       # number of overall hits
system.cpu04.icache.overall_hits::total       9479687                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1805                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1805                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1805                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1805                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1805                       # number of overall misses
system.cpu04.icache.overall_misses::total         1805                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     33194258                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     33194258                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     33194258                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     33194258                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     33194258                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     33194258                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst      9481492                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      9481492                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      9481492                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      9481492                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      9481492                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      9481492                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000190                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000190                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000190                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000190                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000190                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000190                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 18390.170637                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 18390.170637                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 18390.170637                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 18390.170637                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 18390.170637                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 18390.170637                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          120                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          120                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          120                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         1685                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         1685                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         1685                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         1685                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         1685                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         1685                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     26573183                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     26573183                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     26573183                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     26573183                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     26573183                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     26573183                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 15770.435015                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 15770.435015                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 15770.435015                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 15770.435015                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 15770.435015                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 15770.435015                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups               5954747                       # Number of BP lookups
system.cpu05.branchPred.condPredicted         5127859                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect          170307                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups            5136334                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits               4925495                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           95.895146                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                294725                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect            72616                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                       68944774                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles          9632056                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                     28991445                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                   5954747                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches          5220220                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    59124964                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                362887                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                        9                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles         2913                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2531                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                 9479224                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes               39170                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu05.fetch.rateDist::samples         68943917                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.438017                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           0.923889                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               53897381     78.18%     78.18% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                5681138      8.24%     86.42% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                3578737      5.19%     91.61% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                5786661      8.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           68943917                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.086370                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.420502                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                5066420                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles            53960953                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                 4474604                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles             5258451                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles               180576                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved             290939                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 957                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts             27392729                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1590                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles               180576                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                6289349                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                313034                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles     50502423                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                 8518822                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             3136800                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts             26927586                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  39                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                12148                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                   28                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands          37522536                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups           133044272                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups       31214609                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps            34949281                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                2573255                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts          3172268                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts      3172753                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 6514554                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            5930477                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           4565261                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads          941339                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          77710                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                 23195134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded           3237065                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                25739550                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued           42843                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1760069                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined      3743419                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved        39328                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     68943917                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.373340                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.685607                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          50127619     72.71%     72.71% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1          13108589     19.01%     91.72% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           4492166      6.52%     98.24% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3           1215543      1.76%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      68943917                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu            15367377     59.70%     59.70% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              14674      0.06%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.76% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5860088     22.77%     82.53% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           4497411     17.47%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             25739550                       # Type of FU issued
system.cpu05.iq.rate                         0.373336                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads        120465860                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes        28192928                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses     25481116                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses             25739550                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads         854578                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       310905                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation          698                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       188814                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads        28230                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           67                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles               180576                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                256021                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles             1085317                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts          26432266                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts           80850                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             5930477                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts            4565261                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts          3169888                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 5009                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                  30                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents          698                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect       135021                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect        42548                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts             177569                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            25602335                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5835771                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts          137215                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                          67                       # number of nop insts executed
system.cpu05.iew.exec_refs                   10309843                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                5109256                       # Number of branches executed
system.cpu05.iew.exec_stores                  4474072                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.371346                       # Inst execution rate
system.cpu05.iew.wb_sent                     25508260                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                    25481116                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                11794377                       # num instructions producing a value
system.cpu05.iew.wb_consumers                14349725                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.369587                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.821924                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts       1760210                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls       3197737                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts          169440                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     68618047                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.359557                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     0.731182                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     48580800     70.80%     70.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1     18146513     26.45%     97.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       431647      0.63%     97.87% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3      1028199      1.50%     99.37% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       116733      0.17%     99.54% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        53643      0.08%     99.62% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6        85201      0.12%     99.74% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        71115      0.10%     99.85% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8       104196      0.15%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     68618047                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts           24087789                       # Number of instructions committed
system.cpu05.commit.committedOps             24672130                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      9996019                       # Number of memory references committed
system.cpu05.commit.loads                     5619572                       # Number of loads committed
system.cpu05.commit.membars                     58507                       # Number of memory barriers committed
system.cpu05.commit.branches                  4958635                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                19987360                       # Number of committed integer instructions.
system.cpu05.commit.function_calls             114925                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu       14668480     59.45%     59.45% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult          7631      0.03%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.48% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       5619572     22.78%     82.26% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      4376447     17.74%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        24672130                       # Class of committed instruction
system.cpu05.commit.bw_lim_events              104196                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   94808105                       # The number of ROB reads
system.cpu05.rob.rob_writes                  53190620                       # The number of ROB writes
system.cpu05.timesIdled                           169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                           857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      27394                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                  24087789                       # Number of Instructions Simulated
system.cpu05.committedOps                    24672130                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.862229                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.862229                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.349378                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.349378                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads               29304247                       # number of integer regfile reads
system.cpu05.int_regfile_writes              11448624                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads               103401785                       # number of cc regfile reads
system.cpu05.cc_regfile_writes               24243021                       # number of cc regfile writes
system.cpu05.misc_regfile_reads              13234621                       # number of misc regfile reads
system.cpu05.misc_regfile_writes              6822783                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           30744                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         492.217589                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           5865599                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           31245                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          187.729205                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   492.217589                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.961362                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.961362                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        12887473                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       12887473                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      1649023                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1649023                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data      1187893                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      1187893                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data      2906662                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total      2906662                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data        12434                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total        12434                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      2836916                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        2836916                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      2836916                       # number of overall hits
system.cpu05.dcache.overall_hits::total       2836916                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       139675                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       139675                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        59174                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        59174                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data       244325                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total       244325                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data        64161                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        64161                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       198849                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       198849                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       198849                       # number of overall misses
system.cpu05.dcache.overall_misses::total       198849                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   2782898236                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   2782898236                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   1815866113                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   1815866113                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data   3517157685                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total   3517157685                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data    603185849                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total    603185849                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data    659886710                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total    659886710                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data   4598764349                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total   4598764349                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data   4598764349                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total   4598764349                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      1788698                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1788698                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data      1247067                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      1247067                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data      3150987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total      3150987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data        76595                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        76595                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      3035765                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      3035765                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      3035765                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      3035765                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.078088                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.078088                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.047451                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047451                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.077539                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.077539                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.837666                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.837666                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.065502                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.065502                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.065502                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.065502                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 19924.096911                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 19924.096911                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 30686.891422                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 30686.891422                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 14395.406467                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 14395.406467                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  9401.129175                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  9401.129175                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 23126.917153                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 23126.917153                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 23126.917153                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 23126.917153                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs          251                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              62                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     4.048387                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         1383                       # number of writebacks
system.cpu05.dcache.writebacks::total            1383                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        50433                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        50433                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        25223                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        25223                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data         6665                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total         6665                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        75656                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        75656                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        75656                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        75656                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        89242                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        89242                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        33951                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        33951                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data       237660                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total       237660                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data        64161                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total        64161                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       123193                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       123193                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       123193                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       123193                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   1249397154                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   1249397154                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data    954996462                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total    954996462                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data   2503843557                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total   2503843557                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data    512622651                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total    512622651                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data    560017790                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total    560017790                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   2204393616                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   2204393616                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   2204393616                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   2204393616                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.049892                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.049892                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.027225                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.027225                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.075424                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.075424                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.837666                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.837666                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.040581                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.040581                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.040581                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.040581                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 14000.102575                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 14000.102575                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 28128.669612                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 28128.669612                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 10535.401654                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10535.401654                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  7989.630009                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  7989.630009                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 17893.822019                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 17893.822019                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 17893.822019                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 17893.822019                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1710                       # number of replacements
system.cpu05.icache.tags.tagsinuse         397.643974                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           9476987                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            2111                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         4489.335386                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   397.643974                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.776648                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.776648                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses        18960559                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses       18960559                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      9476987                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       9476987                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      9476987                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        9476987                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      9476987                       # number of overall hits
system.cpu05.icache.overall_hits::total       9476987                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         2237                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         2237                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         2237                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         2237                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         2237                       # number of overall misses
system.cpu05.icache.overall_misses::total         2237                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     35191489                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     35191489                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     35191489                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     35191489                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     35191489                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     35191489                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst      9479224                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      9479224                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      9479224                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      9479224                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      9479224                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      9479224                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000236                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000236                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000236                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000236                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000236                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000236                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 15731.555208                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 15731.555208                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 15731.555208                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 15731.555208                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 15731.555208                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 15731.555208                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          126                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          126                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          126                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         2111                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         2111                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         2111                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         2111                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         2111                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         2111                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     27812010                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     27812010                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     27812010                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     27812010                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     27812010                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     27812010                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 13174.803411                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 13174.803411                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 13174.803411                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 13174.803411                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 13174.803411                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 13174.803411                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups               9382967                       # Number of BP lookups
system.cpu06.branchPred.condPredicted         8508919                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect          182115                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups            8512338                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits               8269158                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           97.143206                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                309625                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect            78957                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                       68944553                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles         16286198                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                     46039283                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                   9382967                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches          8578783                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    52457892                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                388387                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles         2929                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles          414                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                16125492                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes               45791                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         68941627                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.686578                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.121473                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               47964592     69.57%     69.57% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                4199719      6.09%     75.66% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                7197836     10.44%     86.10% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                9579480     13.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           68941627                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.136094                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.667773                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles               12894005                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            39071092                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                13048216                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles             3732093                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles               193292                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved             305330                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                1040                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts             44301806                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1617                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles               193292                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles               13824335                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                342972                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles     36499512                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                15857749                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             2220838                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts             43798558                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                15007                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.SQFullEvents                    2                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands          51745220                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups           212000935                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups       51373373                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps            48962037                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                2783183                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts          2255592                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts      2256276                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 4704025                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads           13456464                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           7869990                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads         5123284                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          85288                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                 40937150                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded           2325438                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                42498283                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued           44785                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1903787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined      4123061                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved        42360                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     68941627                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.616439                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.841847                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          41381387     60.02%     60.02% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1          13963513     20.25%     80.28% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2          12255411     17.78%     98.05% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3           1341316      1.95%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      68941627                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu            21310321     50.14%     50.14% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              15623      0.04%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.18% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead           13376046     31.47%     81.66% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           7796293     18.34%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             42498283                       # Type of FU issued
system.cpu06.iq.rate                         0.616412                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads        153982978                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes        45167259                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses     42223840                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses             42498283                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads        5031200                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       339218                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation          914                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       205887                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads        30014                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles               193292                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                278541                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              783796                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts          43262604                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts           84386                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts            13456464                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts            7869990                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts          2252733                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 6629                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  16                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents          914                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect       145113                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect        44278                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts             189391                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            42357360                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts            13350599                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts          140923                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                          16                       # number of nop insts executed
system.cpu06.iew.exec_refs                   21122695                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                8455892                       # Number of branches executed
system.cpu06.iew.exec_stores                  7772096                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.614368                       # Inst execution rate
system.cpu06.iew.wb_sent                     42255954                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                    42223840                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                22746885                       # num instructions producing a value
system.cpu06.iew.wb_consumers                25561138                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.612432                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.889901                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts       1903861                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls       2283078                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts          181214                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     68589628                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.602989                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     0.965303                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     40491113     59.03%     59.03% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1     21947535     32.00%     91.03% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       462583      0.67%     91.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3      5209064      7.59%     99.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       130663      0.19%     99.49% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        63164      0.09%     99.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6        91991      0.13%     99.72% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        79630      0.12%     99.83% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8       113885      0.17%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     68589628                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts           40723040                       # Number of instructions committed
system.cpu06.commit.committedOps             41358801                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                     20781349                       # Number of memory references committed
system.cpu06.commit.loads                    13117246                       # Number of loads committed
system.cpu06.commit.membars                     63641                       # Number of memory barriers committed
system.cpu06.commit.branches                  8294906                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                33360266                       # Number of committed integer instructions.
system.cpu06.commit.function_calls             124315                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu       20569099     49.73%     49.73% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult          8353      0.02%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead      13117246     31.72%     81.47% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      7664103     18.53%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        41358801                       # Class of committed instruction
system.cpu06.commit.bw_lim_events              113885                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                  111590335                       # The number of ROB reads
system.cpu06.rob.rob_writes                  86877407                       # The number of ROB writes
system.cpu06.timesIdled                           238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          2926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      27615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                  40723040                       # Number of Instructions Simulated
system.cpu06.committedOps                    41358801                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.693011                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.693011                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.590664                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.590664                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads               49337633                       # number of integer regfile reads
system.cpu06.int_regfile_writes              18244138                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads               173420693                       # number of cc regfile reads
system.cpu06.cc_regfile_writes               31502686                       # number of cc regfile writes
system.cpu06.misc_regfile_reads              23929488                       # number of misc regfile reads
system.cpu06.misc_regfile_writes              4836306                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           31857                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         489.138873                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs          12436124                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           32356                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          384.352948                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   489.138873                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.955349                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.955349                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        27878275                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       27878275                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      5886055                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       5886055                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data      5391910                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      5391910                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data      2053952                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total      2053952                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data        14207                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total        14207                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data     11277965                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total       11277965                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data     11277965                       # number of overall hits
system.cpu06.dcache.overall_hits::total      11277965                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       155036                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       155036                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        63370                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        63370                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data       178193                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total       178193                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data        53043                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        53043                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       218406                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       218406                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       218406                       # number of overall misses
system.cpu06.dcache.overall_misses::total       218406                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   3171423637                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   3171423637                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   1938407106                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   1938407106                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data   2710766679                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total   2710766679                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data    644409357                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total    644409357                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data    456973394                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total    456973394                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data   5109830743                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total   5109830743                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data   5109830743                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total   5109830743                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      6041091                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      6041091                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data      5455280                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      5455280                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data      2232145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total      2232145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data        67250                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        67250                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data     11496371                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total     11496371                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data     11496371                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total     11496371                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.025664                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.025664                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.011616                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.011616                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.079830                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.079830                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.788743                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.788743                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.018998                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.018998                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.018998                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.018998                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 20456.046576                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 20456.046576                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 30588.718731                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 30588.718731                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 15212.531800                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 15212.531800                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 12148.810531                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 12148.810531                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 23396.018163                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 23396.018163                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 23396.018163                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 23396.018163                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs          382                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              81                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     4.716049                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         1526                       # number of writebacks
system.cpu06.dcache.writebacks::total            1526                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        59955                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        59955                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        26929                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        26929                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data         7193                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total         7193                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        86884                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        86884                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        86884                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        86884                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        95081                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        95081                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        36441                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        36441                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data       171000                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total       171000                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data        53043                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total        53043                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       131522                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       131522                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       131522                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       131522                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   1356132261                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   1356132261                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   1011980499                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   1011980499                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data   1889137023                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total   1889137023                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data    547750643                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total    547750643                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data    396941106                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total    396941106                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   2368112760                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   2368112760                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   2368112760                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   2368112760                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.015739                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.015739                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.006680                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.006680                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.076608                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.076608                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.788743                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.788743                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.011440                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.011440                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.011440                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.011440                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 14262.915419                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 14262.915419                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 27770.382234                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 27770.382234                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 11047.584930                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11047.584930                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 10326.539657                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 10326.539657                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 18005.449735                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 18005.449735                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 18005.449735                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 18005.449735                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            1849                       # number of replacements
system.cpu06.icache.tags.tagsinuse         412.487152                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          16123059                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            2264                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         7121.492491                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   412.487152                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.805639                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.805639                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses        32253275                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses       32253275                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst     16123059                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total      16123059                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst     16123059                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total       16123059                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst     16123059                       # number of overall hits
system.cpu06.icache.overall_hits::total      16123059                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         2433                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         2433                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         2433                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         2433                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         2433                       # number of overall misses
system.cpu06.icache.overall_misses::total         2433                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     42510267                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     42510267                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     42510267                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     42510267                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     42510267                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     42510267                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst     16125492                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total     16125492                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst     16125492                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total     16125492                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst     16125492                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total     16125492                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000151                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000151                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 17472.366215                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 17472.366215                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 17472.366215                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 17472.366215                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 17472.366215                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 17472.366215                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          142                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          142                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          142                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         2291                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         2291                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         2291                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         2291                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         2291                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         2291                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     33865175                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     33865175                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     33865175                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     33865175                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     33865175                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     33865175                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 14781.831078                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 14781.831078                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 14781.831078                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 14781.831078                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 14781.831078                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 14781.831078                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups               6182983                       # Number of BP lookups
system.cpu07.branchPred.condPredicted         5271280                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect          196124                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups            5310350                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits               5050085                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           95.098911                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                322824                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect            80438                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                       68944356                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles          9796407                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                     29983568                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                   6182983                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches          5372909                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    58933590                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                417965                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles         2914                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         1974                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                 9630646                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes               51430                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples         68943869                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.454538                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           0.941453                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               53498515     77.60%     77.60% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                5667687      8.22%     85.82% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                3663060      5.31%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                6114607      8.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           68943869                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.089681                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.434895                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                5251938                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            53427957                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                 4869201                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles             5183812                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles               208047                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved             327222                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                1055                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts             28215043                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1747                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles               208047                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                6486074                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                348376                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles     49980662                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                 8828688                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             3089108                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts             27670684                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                14994                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands          38227419                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups           136211787                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups       31968880                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps            35223179                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                3004240                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts          3129373                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts      3130219                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 6458213                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            6067624                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           4625962                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          978360                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          78920                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                 23891888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded           3200310                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                26257454                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued           46246                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       2078589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined      4510842                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved        45590                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     68943869                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.380853                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.697157                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          49967682     72.48%     72.48% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1          13039342     18.91%     91.39% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           4592423      6.66%     98.05% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3           1344422      1.95%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      68943869                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu            15719843     59.87%     59.87% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              15617      0.06%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.93% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            5976571     22.76%     82.69% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           4545423     17.31%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             26257454                       # Type of FU issued
system.cpu07.iq.rate                         0.380850                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads        121505023                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes        29171519                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses     25952896                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses             26257454                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads         882709                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       371495                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation          770                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       236626                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads        32364                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles               208047                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                285807                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles             1072605                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts          27092243                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts           93181                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             6067624                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts            4625962                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts          3125864                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 5288                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents          770                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect       156023                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect        47658                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts             203681                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            26103127                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             5950209                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts          154327                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                          45                       # number of nop insts executed
system.cpu07.iew.exec_refs                   10468262                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                5212635                       # Number of branches executed
system.cpu07.iew.exec_stores                  4518053                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.378612                       # Inst execution rate
system.cpu07.iew.wb_sent                     25987287                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                    25952896                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                12052020                       # num instructions producing a value
system.cpu07.iew.wb_consumers                14854372                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.376432                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.811345                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts       2078659                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls       3154720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts          195189                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     68560298                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.364841                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     0.747087                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     48502919     70.74%     70.74% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1     18033299     26.30%     97.05% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       476769      0.70%     97.74% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3      1082396      1.58%     99.32% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       125814      0.18%     99.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        60165      0.09%     99.59% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6        90455      0.13%     99.73% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        75075      0.11%     99.83% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8       113406      0.17%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     68560298                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts           24371817                       # Number of instructions committed
system.cpu07.commit.committedOps             25013609                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                     10085465                       # Number of memory references committed
system.cpu07.commit.loads                     5696129                       # Number of loads committed
system.cpu07.commit.membars                     64615                       # Number of memory barriers committed
system.cpu07.commit.branches                  5033092                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                20281174                       # Number of committed integer instructions.
system.cpu07.commit.function_calls             125907                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu       14919860     59.65%     59.65% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult          8284      0.03%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.68% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       5696129     22.77%     82.45% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      4389336     17.55%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        25013609                       # Class of committed instruction
system.cpu07.commit.bw_lim_events              113406                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   95379520                       # The number of ROB reads
system.cpu07.rob.rob_writes                  54569110                       # The number of ROB writes
system.cpu07.timesIdled                           168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                           487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      27812                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                  24371817                       # Number of Instructions Simulated
system.cpu07.committedOps                    25013609                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.828856                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.828856                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.353500                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.353500                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads               29763674                       # number of integer regfile reads
system.cpu07.int_regfile_writes              11749319                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads               105017003                       # number of cc regfile reads
system.cpu07.cc_regfile_writes               24316270                       # number of cc regfile writes
system.cpu07.misc_regfile_reads              13421024                       # number of misc regfile reads
system.cpu07.misc_regfile_writes              6722773                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           34207                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         488.256712                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           5991038                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           34704                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          172.632492                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   488.256712                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.953626                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.953626                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        13183640                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       13183640                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      1768518                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1768518                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data      1248061                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      1248061                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data      2857375                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total      2857375                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data        14003                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total        14003                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      3016579                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        3016579                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      3016579                       # number of overall hits
system.cpu07.dcache.overall_hits::total       3016579                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       147557                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       147557                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        62646                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        62646                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data       244780                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total       244780                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data        64899                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        64899                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       210203                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       210203                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       210203                       # number of overall misses
system.cpu07.dcache.overall_misses::total       210203                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   2933234143                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   2933234143                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   1892209682                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   1892209682                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data   3614949256                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total   3614949256                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data    632201266                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total    632201266                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data    648550544                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total    648550544                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data   4825443825                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total   4825443825                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data   4825443825                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total   4825443825                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      1916075                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1916075                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data      1310707                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      1310707                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data      3102155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total      3102155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data        78902                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        78902                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      3226782                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      3226782                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      3226782                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      3226782                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.077010                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.077010                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.047796                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.047796                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.078906                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.078906                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.822527                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.822527                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.065143                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.065143                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.065143                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.065143                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 19878.651253                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 19878.651253                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 30204.796507                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 30204.796507                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 14768.156124                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 14768.156124                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  9741.309820                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  9741.309820                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 22956.113019                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 22956.113019                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 22956.113019                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 22956.113019                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs          322                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              80                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     4.025000                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         1170                       # number of writebacks
system.cpu07.dcache.writebacks::total            1170                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        49789                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        49789                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        26660                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        26660                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data         7312                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total         7312                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        76449                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        76449                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        76449                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        76449                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        97768                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        97768                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        35986                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        35986                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data       237468                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total       237468                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data        64899                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total        64899                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       133754                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       133754                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       133754                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       133754                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   1394726372                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   1394726372                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data    993467963                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total    993467963                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data   2570541929                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total   2570541929                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data    535700234                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total    535700234                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data    552473456                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total    552473456                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   2388194335                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   2388194335                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   2388194335                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   2388194335                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.051025                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.051025                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.027455                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.027455                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.076549                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.076549                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.822527                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.822527                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.041451                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.041451                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.041451                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.041451                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 14265.673554                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 14265.673554                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 27607.068388                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 27607.068388                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 10824.792936                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10824.792936                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  8254.368080                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  8254.368080                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 17855.124594                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 17855.124594                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 17855.124594                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 17855.124594                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            1686                       # number of replacements
system.cpu07.icache.tags.tagsinuse         395.755485                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           9628375                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            2084                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         4620.141555                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   395.755485                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.772960                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.772960                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses        19263399                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses       19263399                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      9628422                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       9628422                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      9628422                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        9628422                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      9628422                       # number of overall hits
system.cpu07.icache.overall_hits::total       9628422                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         2224                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         2224                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         2224                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         2224                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         2224                       # number of overall misses
system.cpu07.icache.overall_misses::total         2224                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     34198493                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     34198493                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     34198493                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     34198493                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     34198493                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     34198493                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst      9630646                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      9630646                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      9630646                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      9630646                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      9630646                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      9630646                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000231                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000231                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000231                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000231                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000231                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000231                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 15377.020234                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 15377.020234                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 15377.020234                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 15377.020234                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 15377.020234                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 15377.020234                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          117                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          117                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          117                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         2107                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         2107                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         2107                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         2107                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         2107                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         2107                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     27101507                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     27101507                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     27101507                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     27101507                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     27101507                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     27101507                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 12862.604177                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 12862.604177                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 12862.604177                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 12862.604177                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 12862.604177                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 12862.604177                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups               9322784                       # Number of BP lookups
system.cpu08.branchPred.condPredicted         8470277                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect          181916                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups            8466440                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits               8251900                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           97.465995                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                306617                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect            74654                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                       68944173                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles         16267629                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                     45711438                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                   9322784                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches          8558517                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    52476723                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                387523                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles         2925                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2675                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                16109851                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes               46354                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples         68943714                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.681351                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.117949                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               48091241     69.75%     69.75% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                4206635      6.10%     75.86% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                7169254     10.40%     86.25% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                9476584     13.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           68943714                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.135222                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.663021                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles               12875898                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            39189613                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                12922711                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles             3759704                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles               192863                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved             300343                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                1074                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts             44040019                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1608                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles               192863                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles               13808939                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                324020                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles     36619625                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                15756598                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             2238744                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts             43542055                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                  18                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                15031                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.SQFullEvents                   60                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands          51465595                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups           210881250                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups       51094267                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps            48704274                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                2761321                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts          2272435                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts      2273045                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 4731729                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads           13426239                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           7854145                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads         5123374                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          86816                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                 40673342                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded           2339306                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                42255783                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued           41688                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1885740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined      4086592                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved        42446                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     68943714                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.612903                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.837554                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          41438287     60.10%     60.10% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1          14008053     20.32%     80.42% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2          12244392     17.76%     98.18% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3           1252982      1.82%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      68943714                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu            21116512     49.97%     49.97% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              14143      0.03%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.01% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead           13345221     31.58%     81.59% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           7779907     18.41%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             42255783                       # Type of FU issued
system.cpu08.iq.rate                         0.612899                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads        153496968                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes        44899216                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses     41976626                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses             42255783                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads        5031699                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       343252                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation          868                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       196329                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads        29796                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           60                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles               192863                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                262254                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              787288                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts          43012720                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts           88363                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts            13426239                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts            7854145                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts          2269865                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 6382                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                  22                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents          868                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect       144469                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect        45030                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts             189499                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            42112813                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts            13320167                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts          142970                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                          72                       # number of nop insts executed
system.cpu08.iew.exec_refs                   21076105                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                8415304                       # Number of branches executed
system.cpu08.iew.exec_stores                  7755938                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.610825                       # Inst execution rate
system.cpu08.iew.wb_sent                     42008947                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                    41976626                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                22577442                       # num instructions producing a value
system.cpu08.iew.wb_consumers                25193378                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.608850                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.896166                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts       1885847                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls       2296860                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts          181018                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     68593746                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.599572                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     0.956341                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     40520549     59.07%     59.07% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1     21980663     32.04%     91.12% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       446282      0.65%     91.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3      5199834      7.58%     99.35% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       123520      0.18%     99.53% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        60765      0.09%     99.62% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6        84569      0.12%     99.74% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        71652      0.10%     99.85% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8       105912      0.15%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     68593746                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts           40533048                       # Number of instructions committed
system.cpu08.commit.committedOps             41126908                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                     20740803                       # Number of memory references committed
system.cpu08.commit.loads                    13082987                       # Number of loads committed
system.cpu08.commit.membars                     60154                       # Number of memory barriers committed
system.cpu08.commit.branches                  8252828                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                33154132                       # Number of committed integer instructions.
system.cpu08.commit.function_calls             117355                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu       20378317     49.55%     49.55% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          7788      0.02%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.57% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead      13082987     31.81%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      7657816     18.62%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        41126908                       # Class of committed instruction
system.cpu08.commit.bw_lim_events              105912                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                  111355379                       # The number of ROB reads
system.cpu08.rob.rob_writes                  86375902                       # The number of ROB writes
system.cpu08.timesIdled                           164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                           459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      27995                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                  40533048                       # Number of Instructions Simulated
system.cpu08.committedOps                    41126908                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.700937                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.700937                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.587911                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.587911                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads               49102172                       # number of integer regfile reads
system.cpu08.int_regfile_writes              18076178                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads               172640062                       # number of cc regfile reads
system.cpu08.cc_regfile_writes               31414248                       # number of cc regfile writes
system.cpu08.misc_regfile_reads              23838258                       # number of misc regfile reads
system.cpu08.misc_regfile_writes              4873700                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           31333                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         487.707567                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs          13315734                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           31830                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          418.339114                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   487.707567                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.952554                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.952554                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        27764527                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       27764527                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      5844319                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       5844319                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data      5372918                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      5372918                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data      2069585                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total      2069585                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data        13456                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total        13456                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data     11217237                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total       11217237                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data     11217237                       # number of overall hits
system.cpu08.dcache.overall_hits::total      11217237                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       148839                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       148839                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        58538                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        58538                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data       179734                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total       179734                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data        51857                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        51857                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       207377                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       207377                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       207377                       # number of overall misses
system.cpu08.dcache.overall_misses::total       207377                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   3006329044                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   3006329044                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   1777228161                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   1777228161                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data   2695473378                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total   2695473378                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data    593901789                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total    593901789                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data    462709290                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total    462709290                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data   4783557205                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total   4783557205                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data   4783557205                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total   4783557205                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      5993158                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      5993158                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data      5431456                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      5431456                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data      2249319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total      2249319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data        65313                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        65313                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data     11424614                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total     11424614                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data     11424614                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total     11424614                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.024835                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.024835                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.010778                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.010778                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.079906                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.079906                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.793977                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.793977                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.018152                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.018152                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.018152                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.018152                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 20198.530251                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 20198.530251                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 30360.247378                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 30360.247378                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 14997.014355                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 14997.014355                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 11452.683129                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 11452.683129                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 23066.961163                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 23066.961163                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 23066.961163                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 23066.961163                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs          234                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              61                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     3.836066                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         1502                       # number of writebacks
system.cpu08.dcache.writebacks::total            1502                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        57008                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        57008                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        24849                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        24849                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data         7015                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total         7015                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        81857                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        81857                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        81857                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        81857                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        91831                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        91831                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        33689                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        33689                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data       172719                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total       172719                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data        51857                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total        51857                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       125520                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       125520                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       125520                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       125520                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   1306416907                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   1306416907                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data    931546989                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total    931546989                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data   1880694613                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total   1880694613                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data    502788211                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total    502788211                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data    400256710                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total    400256710                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   2237963896                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   2237963896                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   2237963896                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   2237963896                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.015323                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.015323                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.006203                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.006203                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.076787                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.076787                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.793977                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.793977                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.010987                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.010987                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.010987                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.010987                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 14226.316897                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 14226.316897                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 27651.369557                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 27651.369557                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 10888.753484                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10888.753484                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  9695.667142                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  9695.667142                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 17829.540280                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 17829.540280                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 17829.540280                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 17829.540280                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            1757                       # number of replacements
system.cpu08.icache.tags.tagsinuse         415.652297                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          16107541                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            2175                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         7405.765977                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   415.652297                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.811821                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.811821                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses        32221877                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses       32221877                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst     16107541                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total      16107541                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst     16107541                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total       16107541                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst     16107541                       # number of overall hits
system.cpu08.icache.overall_hits::total      16107541                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         2310                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2310                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         2310                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2310                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         2310                       # number of overall misses
system.cpu08.icache.overall_misses::total         2310                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     36867492                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     36867492                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     36867492                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     36867492                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     36867492                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     36867492                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst     16109851                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total     16109851                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst     16109851                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total     16109851                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst     16109851                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total     16109851                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000143                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000143                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 15959.953247                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 15959.953247                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 15959.953247                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 15959.953247                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 15959.953247                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 15959.953247                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          135                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          135                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          135                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         2175                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         2175                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         2175                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         2175                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         2175                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         2175                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     29220009                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     29220009                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     29220009                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     29220009                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     29220009                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     29220009                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000135                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000135                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000135                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000135                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 13434.486897                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 13434.486897                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 13434.486897                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 13434.486897                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 13434.486897                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 13434.486897                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups              10752423                       # Number of BP lookups
system.cpu09.branchPred.condPredicted         9824439                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect          195314                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups            9835097                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits               9575324                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           97.358714                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                331742                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect            81917                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                       68943952                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles         18878916                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                     52820178                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                  10752423                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches          9907066                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    49852073                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                415567                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles         2928                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         1807                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                18711398                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes               49226                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         68943509                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.785876                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.177189                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               45607627     66.15%     66.15% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                3614961      5.24%     71.40% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                8596705     12.47%     83.86% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3               11124216     16.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           68943509                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.155959                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.766132                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles               15949360                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            33215086                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                16438025                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles             3131271                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles               206839                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved             328881                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                1094                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts             51003956                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1700                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles               206839                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles               16771089                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                396064                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles     30950242                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                18754411                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             1861936                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts             50466418                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   1                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                20738                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                    9                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands          57395933                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups           243087526                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups       59294652                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps            54372187                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                3023746                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts          1892614                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts      1893230                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 4000099                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads           16381921                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           9148938                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads         6736231                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          98964                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                 47928002                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded           1964916                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                49052699                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued           48086                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       2071947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined      4506777                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved        45850                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     68943509                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.711491                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.878125                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          37981722     55.09%     55.09% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1          14285196     20.72%     75.81% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2          15262270     22.14%     97.95% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3           1414321      2.05%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      68943509                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu            23675377     48.27%     48.27% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              15589      0.03%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     48.30% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead           16293342     33.22%     81.51% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           9068391     18.49%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             49052699                       # Type of FU issued
system.cpu09.iq.rate                         0.711487                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads        167096993                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes        51965798                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses     48756078                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses             49052699                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads        6640486                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       371834                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation          972                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       222186                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads        33225                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles               206839                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                321935                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              666453                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts          49892964                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts           91681                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts            16381921                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts            9148938                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts          1889202                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 8667                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                  47                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents          972                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect       156733                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect        46304                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts             203037                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            48902643                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts            16265675                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts          150056                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                          46                       # number of nop insts executed
system.cpu09.iew.exec_refs                   25309469                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                9766580                       # Number of branches executed
system.cpu09.iew.exec_stores                  9043794                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.709310                       # Inst execution rate
system.cpu09.iew.wb_sent                     48790828                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                    48756078                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                27005696                       # num instructions producing a value
system.cpu09.iew.wb_consumers                29977742                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.707184                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.900858                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts       2072054                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls       1919066                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts          194370                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     68561819                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.697487                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.028030                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     37372765     54.51%     54.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1     23375495     34.09%     88.60% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       486517      0.71%     89.31% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3      6823701      9.95%     99.27% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       137021      0.20%     99.47% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        68736      0.10%     99.57% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6        94615      0.14%     99.70% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        81867      0.12%     99.82% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8       121102      0.18%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     68561819                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts           47155386                       # Number of instructions committed
system.cpu09.commit.committedOps             47820971                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                     24936839                       # Number of memory references committed
system.cpu09.commit.loads                    16010087                       # Number of loads committed
system.cpu09.commit.membars                     66011                       # Number of memory barriers committed
system.cpu09.commit.branches                  9589755                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                38542792                       # Number of committed integer instructions.
system.cpu09.commit.function_calls             131086                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu       22875422     47.84%     47.84% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          8710      0.02%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.85% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead      16010087     33.48%     81.33% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      8926752     18.67%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        47820971                       # Class of committed instruction
system.cpu09.commit.bw_lim_events              121102                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                  118181135                       # The number of ROB reads
system.cpu09.rob.rob_writes                 100168288                       # The number of ROB writes
system.cpu09.timesIdled                           159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                           443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      28216                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                  47155386                       # Number of Instructions Simulated
system.cpu09.committedOps                    47820971                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.462059                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.462059                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.683967                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.683967                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads               57123558                       # number of integer regfile reads
system.cpu09.int_regfile_writes              20923403                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads               200664754                       # number of cc regfile reads
system.cpu09.cc_regfile_writes               34302942                       # number of cc regfile writes
system.cpu09.misc_regfile_reads              28011237                       # number of misc regfile reads
system.cpu09.misc_regfile_writes              4046647                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           34412                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         496.211376                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs          16302446                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           34917                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          466.891371                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   496.211376                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.969163                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.969163                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        33708264                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       33708264                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      7540440                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       7540440                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data      7018143                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      7018143                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data      1714627                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total      1714627                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data        14840                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total        14840                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data     14558583                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total       14558583                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data     14558583                       # number of overall hits
system.cpu09.dcache.overall_hits::total      14558583                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       166085                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       166085                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        66499                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        66499                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data       152474                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total       152474                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data        50089                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        50089                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       232584                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       232584                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       232584                       # number of overall misses
system.cpu09.dcache.overall_misses::total       232584                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   3389920786                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   3389920786                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   2005174497                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   2005174497                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data   2416409139                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total   2416409139                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data    666478435                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total    666478435                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data    387532440                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total    387532440                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data   5395095283                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total   5395095283                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data   5395095283                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total   5395095283                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      7706525                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      7706525                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data      7084642                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      7084642                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data      1867101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total      1867101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data        64929                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        64929                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data     14791167                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total     14791167                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data     14791167                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total     14791167                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.021551                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.021551                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.009386                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.009386                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.081663                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.081663                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.771443                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.771443                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.015725                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.015725                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.015725                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.015725                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 20410.758262                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 20410.758262                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 30153.453390                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 30153.453390                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 15848.007785                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 15848.007785                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 13305.884226                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 13305.884226                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 23196.330285                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 23196.330285                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 23196.330285                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 23196.330285                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs          350                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              82                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     4.268293                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1387                       # number of writebacks
system.cpu09.dcache.writebacks::total            1387                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        65988                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        65988                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data        28401                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total        28401                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data         7332                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total         7332                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        94389                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        94389                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        94389                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        94389                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       100097                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       100097                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        38098                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        38098                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data       145142                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total       145142                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data        50089                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total        50089                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       138195                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       138195                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       138195                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       138195                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   1433314937                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   1433314937                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   1030532048                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   1030532048                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data   1671010574                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total   1671010574                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data    566244065                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total    566244065                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data    340143060                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total    340143060                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   2463846985                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   2463846985                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   2463846985                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   2463846985                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.012989                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.012989                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.005378                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.005378                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.077737                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.077737                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.771443                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.771443                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.009343                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.009343                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.009343                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.009343                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 14319.259688                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 14319.259688                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 27049.505171                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 27049.505171                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 11512.936118                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11512.936118                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 11304.758829                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 11304.758829                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 17828.770831                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 17828.770831                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 17828.770831                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 17828.770831                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1733                       # number of replacements
system.cpu09.icache.tags.tagsinuse         400.574102                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          18709139                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            2136                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         8758.960206                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   400.574102                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.782371                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.782371                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses        37424932                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses       37424932                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst     18709139                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total      18709139                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst     18709139                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total       18709139                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst     18709139                       # number of overall hits
system.cpu09.icache.overall_hits::total      18709139                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         2259                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         2259                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         2259                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         2259                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         2259                       # number of overall misses
system.cpu09.icache.overall_misses::total         2259                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     34999987                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     34999987                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     34999987                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     34999987                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     34999987                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     34999987                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst     18711398                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total     18711398                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst     18711398                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total     18711398                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst     18711398                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total     18711398                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000121                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000121                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000121                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000121                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000121                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 15493.575476                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 15493.575476                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 15493.575476                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 15493.575476                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 15493.575476                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 15493.575476                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          123                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          123                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          123                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         2136                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         2136                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         2136                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         2136                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         2136                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         2136                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     27754507                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     27754507                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     27754507                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     27754507                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     27754507                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     27754507                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000114                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000114                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000114                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000114                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 12993.683052                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 12993.683052                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 12993.683052                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 12993.683052                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 12993.683052                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 12993.683052                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups               6106002                       # Number of BP lookups
system.cpu10.branchPred.condPredicted         5218838                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect          188945                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups            5254288                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits               5009235                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           95.336133                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                312432                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect            79451                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                       68943759                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles          9725995                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                     29673641                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                   6106002                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches          5321667                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    59011752                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                402293                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles         2899                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles          507                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                 9561902                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes               46702                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples         68942300                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.449226                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           0.935804                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               53619535     77.77%     77.77% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                5685443      8.25%     86.02% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                3626739      5.26%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                6010583      8.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           68942300                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.088565                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.430404                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                5168032                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            53637691                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                 4733377                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles             5200036                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles               200265                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved             314134                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 933                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts             27904719                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1642                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles               200265                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                6397477                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                320894                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles     50208342                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                 8714224                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             3098199                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts             27384013                       # Number of instructions processed by rename
system.cpu10.rename.IQFullEvents                12410                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                   75                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands          37966511                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups           134941565                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups       31659620                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps            35102820                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                2863691                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts          3140901                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts      3141661                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 6467803                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            5994475                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           4585886                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          947199                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          99791                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                 23619956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded           3211366                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                26056685                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued           44720                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       1961491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined      4195191                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved        44728                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     68942300                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.377949                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.693930                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          50054337     72.60%     72.60% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1          13045420     18.92%     91.53% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           4516364      6.55%     98.08% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3           1326179      1.92%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      68942300                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu            15618817     59.94%     59.94% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              16137      0.06%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.00% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            5913529     22.69%     82.70% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           4508202     17.30%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             26056685                       # Type of FU issued
system.cpu10.iq.rate                         0.377941                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads        121100390                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes        28793604                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses     25767352                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses             26056685                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads         853081                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       351425                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation          829                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       215126                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads        30744                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           74                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles               200265                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                261924                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles             1075467                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts          26831341                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts           91805                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             5994475                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts            4585886                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts          3137747                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                 5207                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                  27                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents          829                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect       151991                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect        44924                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts             196915                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            25906533                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             5886716                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts          150152                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                          19                       # number of nop insts executed
system.cpu10.iew.exec_refs                   10370045                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                5169694                       # Number of branches executed
system.cpu10.iew.exec_stores                  4483329                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.375763                       # Inst execution rate
system.cpu10.iew.wb_sent                     25798186                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                    25767352                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                11960261                       # num instructions producing a value
system.cpu10.iew.wb_consumers                14737721                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.373745                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.811541                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts       1961559                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls       3166638                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts          188064                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     68579962                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.362640                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     0.745688                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     48588753     70.85%     70.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1     18020406     26.28%     97.13% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       464242      0.68%     97.80% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3      1039921      1.52%     99.32% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       125253      0.18%     99.50% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        57966      0.08%     99.59% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6        89714      0.13%     99.72% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        77604      0.11%     99.83% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8       116103      0.17%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     68579962                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts           24236636                       # Number of instructions committed
system.cpu10.commit.committedOps             24869831                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                     10013810                       # Number of memory references committed
system.cpu10.commit.loads                     5643050                       # Number of loads committed
system.cpu10.commit.membars                     64063                       # Number of memory barriers committed
system.cpu10.commit.branches                  5002485                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                20165726                       # Number of committed integer instructions.
system.cpu10.commit.function_calls             125110                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu       14847681     59.70%     59.70% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          8340      0.03%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.74% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       5643050     22.69%     82.43% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      4370760     17.57%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        24869831                       # Class of committed instruction
system.cpu10.commit.bw_lim_events              116103                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   95144345                       # The number of ROB reads
system.cpu10.rob.rob_writes                  54025448                       # The number of ROB writes
system.cpu10.timesIdled                           193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      28409                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                  24236636                       # Number of Instructions Simulated
system.cpu10.committedOps                    24869831                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.844609                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.844609                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.351542                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.351542                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads               29551005                       # number of integer regfile reads
system.cpu10.int_regfile_writes              11666575                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads               104308278                       # number of cc regfile reads
system.cpu10.cc_regfile_writes               24251296                       # number of cc regfile writes
system.cpu10.misc_regfile_reads              13318757                       # number of misc regfile reads
system.cpu10.misc_regfile_writes              6749596                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           34643                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         493.115999                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           5854101                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           35145                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          166.569953                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   493.115999                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.963117                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.963117                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4           73                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        13059715                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       13059715                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      1719727                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1719727                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data      1212991                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      1212991                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data      2871877                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total      2871877                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data        13273                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total        13273                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      2932718                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        2932718                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      2932718                       # number of overall hits
system.cpu10.dcache.overall_hits::total       2932718                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       151638                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       151638                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        66020                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        66020                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data       244270                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total       244270                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data        66073                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        66073                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       217658                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       217658                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       217658                       # number of overall misses
system.cpu10.dcache.overall_misses::total       217658                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   3010136690                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   3010136690                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   2039680005                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   2039680005                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data   3576741925                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   3576741925                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data    667719262                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    667719262                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data    651459180                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total    651459180                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data   5049816695                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total   5049816695                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data   5049816695                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total   5049816695                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1871365                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1871365                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data      1279011                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      1279011                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data      3116147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      3116147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data        79346                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        79346                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      3150376                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      3150376                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      3150376                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      3150376                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.081031                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.081031                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.051618                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.051618                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.078388                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.078388                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.832720                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.832720                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.069090                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.069090                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.069090                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.069090                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 19850.807120                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 19850.807120                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 30894.880415                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 30894.880415                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 14642.575531                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 14642.575531                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 10105.780909                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 10105.780909                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 23200.694185                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 23200.694185                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 23200.694185                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 23200.694185                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs          292                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              69                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     4.231884                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         1535                       # number of writebacks
system.cpu10.dcache.writebacks::total            1535                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        53871                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        53871                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        28367                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        28367                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data         7196                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total         7196                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        82238                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        82238                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        82238                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        82238                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        97767                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        97767                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        37653                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        37653                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data       237074                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total       237074                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data        66073                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        66073                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       135420                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       135420                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       135420                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       135420                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   1361071612                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   1361071612                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   1069890060                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   1069890060                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data   2542077752                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total   2542077752                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data    568750738                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    568750738                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data    554645820                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total    554645820                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   2430961672                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   2430961672                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   2430961672                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   2430961672                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.052244                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.052244                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.029439                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.029439                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.076079                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.076079                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.832720                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.832720                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.042985                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.042985                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.042985                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.042985                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 13921.585116                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 13921.585116                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 28414.470560                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 28414.470560                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 10722.718442                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10722.718442                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  8607.914549                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  8607.914549                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 17951.275085                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 17951.275085                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 17951.275085                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 17951.275085                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            1744                       # number of replacements
system.cpu10.icache.tags.tagsinuse         392.630232                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           9559619                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            2139                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         4469.200094                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   392.630232                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.766856                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.766856                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses        19125950                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses       19125950                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      9559638                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       9559638                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      9559638                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        9559638                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      9559638                       # number of overall hits
system.cpu10.icache.overall_hits::total       9559638                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         2264                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         2264                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         2264                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         2264                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         2264                       # number of overall misses
system.cpu10.icache.overall_misses::total         2264                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     37661911                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     37661911                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     37661911                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     37661911                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     37661911                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     37661911                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst      9561902                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      9561902                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      9561902                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      9561902                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      9561902                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      9561902                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000237                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000237                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000237                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000237                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000237                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000237                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 16635.119700                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 16635.119700                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 16635.119700                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 16635.119700                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 16635.119700                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 16635.119700                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          118                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          118                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          118                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         2146                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         2146                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         2146                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         2146                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         2146                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         2146                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     30077576                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     30077576                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     30077576                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     30077576                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     30077576                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     30077576                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 14015.645853                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 14015.645853                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 14015.645853                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 14015.645853                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 14015.645853                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 14015.645853                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups               7688993                       # Number of BP lookups
system.cpu11.branchPred.condPredicted         6785196                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect          190175                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups            6818010                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits               6592142                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.687186                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                319968                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect            78018                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                       68943530                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles         12930612                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                     37580278                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                   7688993                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches          6912110                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    55805888                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                404085                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles         2912                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         1619                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                12762758                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes               44523                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples         68943074                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.564522                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.036978                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               50872903     73.79%     73.79% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                4964459      7.20%     80.99% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                5361745      7.78%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                7743967     11.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           68943074                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.111526                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.545088                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                8945682                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            46526730                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                 8777391                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles             4489173                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles               201186                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved             321882                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 961                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts             35868265                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1545                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles               201186                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles               10033073                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                347191                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles     43495879                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                12188012                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             2674821                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts             35352031                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                14932                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                    3                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands          44611659                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups           172360492                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups       41238187                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps            41762371                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                2849288                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts          2710874                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts      2711508                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 5612161                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            9620427                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           6188151                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads         2979274                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores         101182                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                 32011832                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded           2780914                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                34031949                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued           41924                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1961082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined      4180177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved        43537                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     68943074                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.493624                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.777779                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          45831988     66.48%     66.48% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1          13506097     19.59%     86.07% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           8289115     12.02%     98.09% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3           1315874      1.91%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      68943074                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu            18359085     53.95%     53.95% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              16772      0.05%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.00% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            9545512     28.05%     82.04% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           6110580     17.96%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             34031949                       # Type of FU issued
system.cpu11.iq.rate                         0.493621                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads        137048896                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes        36754685                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses     33732148                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses             34031949                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads        2887536                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       348846                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation          883                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       214131                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads        32162                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           71                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles               201186                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                282992                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              934203                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts          34792788                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts           93935                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             9620427                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts            6188151                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts          2708519                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                 6164                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                  27                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents          883                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect       149953                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect        48192                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts             198145                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            33872194                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             9515263                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts          159755                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                          42                       # number of nop insts executed
system.cpu11.iew.exec_refs                   15598389                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                6767576                       # Number of branches executed
system.cpu11.iew.exec_stores                  6083126                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.491303                       # Inst execution rate
system.cpu11.iew.wb_sent                     33761050                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                    33732148                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                17160568                       # num instructions producing a value
system.cpu11.iew.wb_consumers                19900596                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.489272                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.862314                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts       1961173                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls       2737377                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts          189319                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     68581017                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.478728                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     0.864842                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     44656329     65.11%     65.11% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1     19924449     29.05%     94.17% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       470811      0.69%     94.85% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3      3065778      4.47%     99.32% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       125363      0.18%     99.51% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        61700      0.09%     99.60% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6        89495      0.13%     99.73% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        75399      0.11%     99.84% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8       111693      0.16%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     68581017                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts           32204291                       # Number of instructions committed
system.cpu11.commit.committedOps             32831664                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                     15245601                       # Number of memory references committed
system.cpu11.commit.loads                     9271581                       # Number of loads committed
system.cpu11.commit.membars                     62775                       # Number of memory barriers committed
system.cpu11.commit.branches                  6594881                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                26533145                       # Number of committed integer instructions.
system.cpu11.commit.function_calls             124713                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu       17577762     53.54%     53.54% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          8301      0.03%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.56% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       9271581     28.24%     81.80% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      5974020     18.20%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        32831664                       # Class of committed instruction
system.cpu11.commit.bw_lim_events              111693                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                  103116782                       # The number of ROB reads
system.cpu11.rob.rob_writes                  69948054                       # The number of ROB writes
system.cpu11.timesIdled                           182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                           456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      28638                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                  32204291                       # Number of Instructions Simulated
system.cpu11.committedOps                    32831664                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.140818                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.140818                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.467111                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.467111                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads               39143032                       # number of integer regfile reads
system.cpu11.int_regfile_writes              14844680                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads               137807675                       # number of cc regfile reads
system.cpu11.cc_regfile_writes               27736080                       # number of cc regfile writes
system.cpu11.misc_regfile_reads              18461575                       # number of misc regfile reads
system.cpu11.misc_regfile_writes              5819522                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           33865                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         491.490578                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           8266638                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           34365                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          240.553994                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   491.490578                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.959943                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.959943                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        20256117                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       20256117                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      3738827                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       3738827                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data      3246593                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      3246593                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data      2477318                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total      2477318                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data        14050                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total        14050                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      6985420                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        6985420                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      6985420                       # number of overall hits
system.cpu11.dcache.overall_hits::total       6985420                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       154719                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       154719                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        63227                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        63227                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data       211082                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total       211082                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data        58694                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        58694                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       217946                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       217946                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       217946                       # number of overall misses
system.cpu11.dcache.overall_misses::total       217946                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   3167897910                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   3167897910                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   1916754092                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   1916754092                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data   3128036253                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   3128036253                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data    633268202                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    633268202                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data    558126995                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total    558126995                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data   5084652002                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total   5084652002                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data   5084652002                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total   5084652002                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      3893546                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      3893546                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data      3309820                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      3309820                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data      2688400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      2688400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data        72744                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        72744                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      7203366                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      7203366                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      7203366                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      7203366                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.039737                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.039737                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.019103                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.019103                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.078516                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.078516                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.806857                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.806857                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.030256                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.030256                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.030256                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.030256                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 20475.170535                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 20475.170535                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 30315.436317                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 30315.436317                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 14819.057300                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 14819.057300                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 10789.317511                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 10789.317511                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 23329.870711                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 23329.870711                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 23329.870711                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 23329.870711                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs          264                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           28                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              66                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           28                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         1703                       # number of writebacks
system.cpu11.dcache.writebacks::total            1703                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        58156                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        58156                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        27033                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        27033                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data         7251                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total         7251                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        85189                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        85189                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        85189                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        85189                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        96563                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        96563                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        36194                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        36194                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data       203831                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total       203831                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data        58694                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        58694                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       132757                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       132757                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       132757                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       132757                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   1397492827                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   1397492827                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data    994022493                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total    994022493                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data   2198749430                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total   2198749430                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data    537526298                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    537526298                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data    479921005                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total    479921005                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   2391515320                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   2391515320                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   2391515320                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   2391515320                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.024801                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.024801                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.010935                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.010935                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.075819                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.075819                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.806857                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.806857                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.018430                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.018430                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.018430                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.018430                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 14472.342688                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 14472.342688                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 27463.736890                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 27463.736890                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 10787.119869                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10787.119869                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  9158.113231                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  9158.113231                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 18014.231415                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 18014.231415                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 18014.231415                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 18014.231415                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            1765                       # number of replacements
system.cpu11.icache.tags.tagsinuse         410.439151                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          12760457                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            2178                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         5858.795684                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   410.439151                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.801639                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.801639                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses        25527694                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses       25527694                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst     12760457                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total      12760457                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst     12760457                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total       12760457                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst     12760457                       # number of overall hits
system.cpu11.icache.overall_hits::total      12760457                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         2301                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         2301                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         2301                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         2301                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         2301                       # number of overall misses
system.cpu11.icache.overall_misses::total         2301                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     35207998                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     35207998                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     35207998                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     35207998                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     35207998                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     35207998                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst     12762758                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total     12762758                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst     12762758                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total     12762758                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst     12762758                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total     12762758                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000180                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000180                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000180                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000180                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000180                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000180                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 15301.172534                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 15301.172534                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 15301.172534                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 15301.172534                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 15301.172534                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 15301.172534                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          123                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          123                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          123                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         2178                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         2178                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         2178                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         2178                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         2178                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         2178                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     27887002                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     27887002                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     27887002                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     27887002                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     27887002                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     27887002                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 12803.949495                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 12803.949495                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 12803.949495                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 12803.949495                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 12803.949495                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 12803.949495                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups               5711264                       # Number of BP lookups
system.cpu12.branchPred.condPredicted         4747854                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect          204900                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups            4771549                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits               4529436                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           94.925904                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                341794                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect            82238                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                       68943339                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles          8771057                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                     27609069                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                   5711264                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches          4871230                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    59950857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                434301                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles         2903                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles          961                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                 8595177                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes               49912                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples         68942929                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.421012                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           0.908230                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               54299736     78.76%     78.76% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                5910143      8.57%     87.33% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                3083527      4.47%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                5649523      8.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           68942929                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.082840                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.400460                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                4042181                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            55639360                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                 3632276                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles             5409908                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles               216301                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved             346410                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 952                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts             25809768                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1521                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles               216301                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                5324912                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                372459                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles     52032543                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                 7769519                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             3224292                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts             25259211                       # Number of instructions processed by rename
system.cpu12.rename.IQFullEvents                15032                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.SQFullEvents                   60                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands          36284750                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups           124789194                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups       29026183                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps            33132041                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                3152709                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts          3263988                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts      3264597                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 6726013                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            4890650                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           4095330                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          299316                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          79171                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                 21312954                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded           3338229                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                23795405                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued           48254                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       2165761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined      4637207                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved        46259                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     68942929                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.345146                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.666559                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          51287212     74.39%     74.39% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1          12900791     18.71%     93.10% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           3370164      4.89%     97.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3           1384762      2.01%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      68942929                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu            14961703     62.88%     62.88% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              16952      0.07%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.95% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            4803470     20.19%     83.13% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           4013280     16.87%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             23795405                       # Type of FU issued
system.cpu12.iq.rate                         0.345144                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads        116581993                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes        26817859                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses     23476951                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses             23795405                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads         202112                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       385165                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation          945                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       230112                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads        35014                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked           85                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles               216301                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                306702                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles             1119087                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts          24651208                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts          102497                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             4890650                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts            4095330                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts          3261280                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 6150                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                  21                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents          945                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect       162955                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect        51154                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts             214109                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            23626410                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             4771443                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts          168995                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                          25                       # number of nop insts executed
system.cpu12.iew.exec_refs                    8757113                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                4717510                       # Number of branches executed
system.cpu12.iew.exec_stores                  3985670                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.342693                       # Inst execution rate
system.cpu12.iew.wb_sent                     23509116                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                    23476951                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                10412339                       # num instructions producing a value
system.cpu12.iew.wb_consumers                13320527                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.340525                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.781676                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts       2165912                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls       3291970                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts          204051                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     68545802                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.328035                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     0.702977                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     49760619     72.59%     72.59% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1     17392844     25.37%     97.97% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       504643      0.74%     98.70% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       409367      0.60%     99.30% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       130297      0.19%     99.49% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        59495      0.09%     99.58% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6        96016      0.14%     99.72% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        79736      0.12%     99.84% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8       112785      0.16%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     68545802                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts           21820482                       # Number of instructions committed
system.cpu12.commit.committedOps             22485422                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      8370703                       # Number of memory references committed
system.cpu12.commit.loads                     4505485                       # Number of loads committed
system.cpu12.commit.membars                     66505                       # Number of memory barriers committed
system.cpu12.commit.branches                  4528800                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                18273212                       # Number of committed integer instructions.
system.cpu12.commit.function_calls             133474                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu       14105901     62.73%     62.73% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          8818      0.04%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.77% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       4505485     20.04%     82.81% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      3865218     17.19%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        22485422                       # Class of committed instruction
system.cpu12.commit.bw_lim_events              112785                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   92935085                       # The number of ROB reads
system.cpu12.rob.rob_writes                  49700829                       # The number of ROB writes
system.cpu12.timesIdled                           154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                           410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      28829                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                  21820482                       # Number of Instructions Simulated
system.cpu12.committedOps                    22485422                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             3.159570                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       3.159570                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.316499                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.316499                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads               26732141                       # number of integer regfile reads
system.cpu12.int_regfile_writes              10833887                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                94468230                       # number of cc regfile reads
system.cpu12.cc_regfile_writes               23214931                       # number of cc regfile writes
system.cpu12.misc_regfile_reads              11753751                       # number of misc regfile reads
system.cpu12.misc_regfile_writes              7011510                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           36859                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         494.446085                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           3282165                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           37362                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           87.847679                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   494.446085                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.965715                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.965715                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        10885413                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       10885413                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      1127671                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1127671                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data       586502                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       586502                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data      2987083                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total      2987083                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data        16177                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total        16177                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1714173                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1714173                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1714173                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1714173                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       150856                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       150856                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        63952                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        63952                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data       252575                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total       252575                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data        68039                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        68039                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       214808                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       214808                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       214808                       # number of overall misses
system.cpu12.dcache.overall_misses::total       214808                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   2992839277                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   2992839277                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   1980266139                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   1980266139                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data   3677665960                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   3677665960                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data    643735983                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    643735983                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data    677035378                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total    677035378                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data   4973105416                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total   4973105416                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data   4973105416                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total   4973105416                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      1278527                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1278527                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       650454                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       650454                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data      3239658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      3239658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data        84216                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        84216                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1928981                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1928981                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1928981                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1928981                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.117992                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.117992                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.098319                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.098319                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.077963                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.077963                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.807911                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.807911                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.111358                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.111358                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.111358                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.111358                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 19839.047018                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 19839.047018                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 30964.882083                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 30964.882083                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 14560.688746                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 14560.688746                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  9461.279310                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  9461.279310                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 23151.397602                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 23151.397602                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 23151.397602                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 23151.397602                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs          319                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              77                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     4.142857                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         1602                       # number of writebacks
system.cpu12.dcache.writebacks::total            1602                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        51976                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        51976                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        27218                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        27218                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data         7194                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total         7194                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        79194                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        79194                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        79194                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        79194                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        98880                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        98880                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        36734                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        36734                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data       245381                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total       245381                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data        68039                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        68039                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       135614                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       135614                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       135614                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       135614                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   1409599118                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   1409599118                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   1051352953                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   1051352953                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data   2616605733                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total   2616605733                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data    546108017                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    546108017                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data    572930622                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total    572930622                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   2460952071                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   2460952071                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   2460952071                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   2460952071                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.077339                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.077339                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.056474                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.056474                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.075743                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.075743                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.807911                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.807911                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.070303                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.070303                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.070303                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.070303                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 14255.654511                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 14255.654511                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 28620.704334                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 28620.704334                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 10663.440662                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10663.440662                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  8026.396875                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  8026.396875                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 18146.740536                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 18146.740536                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 18146.740536                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 18146.740536                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            1780                       # number of replacements
system.cpu12.icache.tags.tagsinuse         400.347269                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           8592866                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            2183                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         3936.264773                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   400.347269                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.781928                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.781928                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses        17192537                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses       17192537                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      8592866                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       8592866                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      8592866                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        8592866                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      8592866                       # number of overall hits
system.cpu12.icache.overall_hits::total       8592866                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         2311                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         2311                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         2311                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         2311                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         2311                       # number of overall misses
system.cpu12.icache.overall_misses::total         2311                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     35392986                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     35392986                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     35392986                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     35392986                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     35392986                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     35392986                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst      8595177                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      8595177                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      8595177                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      8595177                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      8595177                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      8595177                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000269                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000269                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000269                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000269                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000269                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000269                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 15315.009087                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 15315.009087                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 15315.009087                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 15315.009087                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 15315.009087                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 15315.009087                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          128                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          128                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          128                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         2183                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         2183                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         2183                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         2183                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         2183                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         2183                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     27972010                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     27972010                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     27972010                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     27972010                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     27972010                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     27972010                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000254                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000254                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000254                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000254                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 12813.563903                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 12813.563903                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 12813.563903                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 12813.563903                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 12813.563903                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 12813.563903                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups               6645900                       # Number of BP lookups
system.cpu13.branchPred.condPredicted         5833199                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect          171046                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups            5853459                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits               5656155                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.629275                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                287613                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect            72061                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                       68943156                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles         11065274                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                     32497858                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                   6645900                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches          5943768                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    57694129                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                358989                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles         2909                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles          597                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                10920712                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes               41932                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         68942404                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.489227                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           0.972797                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               52671531     76.40%     76.40% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                5363117      7.78%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                4357903      6.32%     90.50% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                6549853      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           68942404                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.096397                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.471372                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                6766614                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            50718474                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                 6343109                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles             4932581                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles               178717                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved             293979                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 906                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts             31097908                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1372                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles               178717                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                7922211                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                304647                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles     47463259                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                10129202                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             2941459                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts             30641034                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                11994                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.SQFullEvents                   11                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands          40666642                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups           150490537                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups       35688572                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps            38033686                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                2632956                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts          2973609                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts      2974094                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 6112220                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            7586062                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           5298332                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads         1849654                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          82307                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                 27091613                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded           3036377                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                29420297                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued           41786                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       1802064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined      3873230                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved        36824                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     68942404                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.426737                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.729715                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          48201649     69.92%     69.92% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1          13304273     19.30%     89.21% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           6193422      8.98%     98.20% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3           1243060      1.80%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      68942404                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu            16656565     56.62%     56.62% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              15195      0.05%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.67% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            7518424     25.56%     82.22% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           5230113     17.78%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             29420297                       # Type of FU issued
system.cpu13.iq.rate                         0.426733                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads        127824784                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes        31930784                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses     29153259                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses             29420297                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads        1765646                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       320868                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation          765                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       191488                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads        29605                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles               178717                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                249433                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles             1017360                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts          30128010                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts           80856                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             7586062                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts            5298332                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts          2971527                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 5077                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                  63                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents          765                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect       135958                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect        42667                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts             178625                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            29278781                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             7491266                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts          141516                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                          20                       # number of nop insts executed
system.cpu13.iew.exec_refs                   12697195                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                5838946                       # Number of branches executed
system.cpu13.iew.exec_stores                  5205929                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.424680                       # Inst execution rate
system.cpu13.iew.wb_sent                     29179050                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                    29153259                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                14182586                       # num instructions producing a value
system.cpu13.iew.wb_consumers                16785719                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.422859                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.844920                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts       1802173                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls       2999553                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts          170269                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     68613460                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.412833                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     0.791771                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     46768508     68.16%     68.16% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1     19027058     27.73%     95.89% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       443818      0.65%     96.54% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3      1935986      2.82%     99.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       120213      0.18%     99.54% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        58324      0.09%     99.62% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6        86467      0.13%     99.75% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        72688      0.11%     99.85% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8       100398      0.15%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     68613460                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts           27723168                       # Number of instructions committed
system.cpu13.commit.committedOps             28325926                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                     12372038                       # Number of memory references committed
system.cpu13.commit.loads                     7265194                       # Number of loads committed
system.cpu13.commit.membars                     57558                       # Number of memory barriers committed
system.cpu13.commit.branches                  5685609                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                22921010                       # Number of committed integer instructions.
system.cpu13.commit.function_calls             119135                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu       15945937     56.29%     56.29% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          7951      0.03%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.32% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       7265194     25.65%     81.97% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      5106844     18.03%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        28325926                       # Class of committed instruction
system.cpu13.commit.bw_lim_events              100398                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   98538890                       # The number of ROB reads
system.cpu13.rob.rob_writes                  60585065                       # The number of ROB writes
system.cpu13.timesIdled                           200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                           752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      29012                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                  27723168                       # Number of Instructions Simulated
system.cpu13.committedOps                    28325926                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.486843                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.486843                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.402116                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.402116                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads               33735263                       # number of integer regfile reads
system.cpu13.int_regfile_writes              12934223                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads               118799133                       # number of cc regfile reads
system.cpu13.cc_regfile_writes               25854988                       # number of cc regfile writes
system.cpu13.misc_regfile_reads              15567699                       # number of misc regfile reads
system.cpu13.misc_regfile_writes              6388368                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           29886                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         487.052544                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           6150399                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           30383                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          202.428957                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   487.052544                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.951274                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.951274                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        16185732                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       16185732                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      2595042                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       2595042                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data      2111516                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      2111516                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data      2730403                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total      2730403                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data        13686                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        13686                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      4706558                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        4706558                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      4706558                       # number of overall hits
system.cpu13.dcache.overall_hits::total       4706558                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       131498                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       131498                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        60434                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        60434                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data       225537                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       225537                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data        58072                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        58072                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       191932                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       191932                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       191932                       # number of overall misses
system.cpu13.dcache.overall_misses::total       191932                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   2784603704                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   2784603704                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   1853446478                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   1853446478                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data   3344682530                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   3344682530                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data    586691151                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    586691151                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data    612944904                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total    612944904                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data   4638050182                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total   4638050182                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data   4638050182                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total   4638050182                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      2726540                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      2726540                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data      2171950                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      2171950                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data      2955940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total      2955940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data        71758                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        71758                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      4898490                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      4898490                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      4898490                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      4898490                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.048229                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.048229                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.027825                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.027825                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.076300                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.076300                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.809276                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.809276                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.039182                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.039182                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.039182                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.039182                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 21176.015635                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 21176.015635                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 30668.935996                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 30668.935996                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 14829.861752                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 14829.861752                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 10102.823237                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 10102.823237                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 24165.069827                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 24165.069827                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 24165.069827                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 24165.069827                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs              18                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     8.611111                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         1183                       # number of writebacks
system.cpu13.dcache.writebacks::total            1183                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        47190                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        47190                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        25718                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        25718                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data         6281                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total         6281                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        72908                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        72908                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        72908                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        72908                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        84308                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        84308                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        34716                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        34716                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data       219256                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total       219256                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data        58072                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        58072                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       119024                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       119024                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       119024                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       119024                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   1239774832                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   1239774832                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data    976256078                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total    976256078                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data   2377356769                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total   2377356769                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data    502691349                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    502691349                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data    524627096                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total    524627096                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   2216030910                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   2216030910                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   2216030910                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   2216030910                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.030921                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.030921                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.015984                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.015984                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.074175                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.074175                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.809276                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.809276                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.024298                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.024298                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.024298                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.024298                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 14705.304740                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 14705.304740                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 28121.214368                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 28121.214368                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 10842.835630                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10842.835630                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  8656.346415                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  8656.346415                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 18618.353525                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 18618.353525                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 18618.353525                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 18618.353525                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            1332                       # number of replacements
system.cpu13.icache.tags.tagsinuse         387.664065                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          10918901                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1723                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         6337.145096                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   387.664065                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.757156                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.757156                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        21843147                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       21843147                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst     10918901                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total      10918901                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst     10918901                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total       10918901                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst     10918901                       # number of overall hits
system.cpu13.icache.overall_hits::total      10918901                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1811                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1811                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1811                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1811                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1811                       # number of overall misses
system.cpu13.icache.overall_misses::total         1811                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     28690904                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     28690904                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     28690904                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     28690904                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     28690904                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     28690904                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst     10920712                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total     10920712                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst     10920712                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total     10920712                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst     10920712                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total     10920712                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000166                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000166                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000166                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000166                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000166                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000166                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 15842.575373                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 15842.575373                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 15842.575373                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 15842.575373                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 15842.575373                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 15842.575373                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           88                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           88                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           88                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1723                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1723                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1723                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1723                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1723                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1723                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     22798579                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     22798579                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     22798579                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     22798579                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     22798579                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     22798579                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000158                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000158                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000158                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000158                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000158                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000158                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 13231.908880                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 13231.908880                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 13231.908880                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 13231.908880                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 13231.908880                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 13231.908880                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups               6675759                       # Number of BP lookups
system.cpu14.branchPred.condPredicted         5827547                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect          175491                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups            5828738                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits               5635215                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           96.679847                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                301721                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect            74216                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                       68942940                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles         11021247                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                     32583966                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                   6675759                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches          5936936                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    57733416                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                367869                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles         2901                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles          597                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                10870147                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes               40621                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         68942096                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.491199                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           0.975135                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               52628461     76.34%     76.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                5375357      7.80%     84.13% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                4325906      6.27%     90.41% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                6612372      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           68942096                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.096830                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.472622                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                6696609                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            50768432                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                 6356159                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles             4934864                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles               183131                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved             308001                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 910                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts             31169790                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1430                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles               183131                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                7856697                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                345600                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles     47471005                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                10139659                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             2943103                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts             30700381                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   1                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                14112                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands          40806863                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups           150640687                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       35707863                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps            38029437                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                2777426                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts          2972421                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts      2972967                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 6116870                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            7528794                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           5266668                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads         1798888                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          84299                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                 27142414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded           3036985                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                29428119                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued           46892                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1906327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined      4086257                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved        36922                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     68942096                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.426853                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.732070                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          48244727     69.98%     69.98% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1          13276488     19.26%     89.24% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           6111012      8.86%     98.10% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3           1309869      1.90%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      68942096                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu            16756341     56.94%     56.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              16157      0.05%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.99% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            7458601     25.35%     82.34% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           5197020     17.66%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             29428119                       # Type of FU issued
system.cpu14.iq.rate                         0.426847                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads        127845226                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes        32086460                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses     29155887                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses             29428119                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads        1710056                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       337844                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation          767                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       199556                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads        32762                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles               183131                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                285783                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles             1018609                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts          30179418                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts           79891                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             7528794                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts            5266668                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts          2970332                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                 5853                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents          767                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect       139561                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect        44072                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts             183633                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            29282889                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             7429384                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts          145230                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                          19                       # number of nop insts executed
system.cpu14.iew.exec_refs                   12601187                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                5840993                       # Number of branches executed
system.cpu14.iew.exec_stores                  5171803                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.424741                       # Inst execution rate
system.cpu14.iew.wb_sent                     29182283                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                    29155887                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                14179325                       # num instructions producing a value
system.cpu14.iew.wb_consumers                16940295                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.422899                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.837018                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts       1906391                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls       3000063                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts          174688                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     68595891                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.412169                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     0.796321                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     46839645     68.28%     68.28% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1     18945097     27.62%     95.90% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       463468      0.68%     96.58% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3      1888124      2.75%     99.33% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       124211      0.18%     99.51% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        62135      0.09%     99.60% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6        90768      0.13%     99.73% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        75004      0.11%     99.84% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8       107439      0.16%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     68595891                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts           27643047                       # Number of instructions committed
system.cpu14.commit.committedOps             28273072                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                     12258062                       # Number of memory references committed
system.cpu14.commit.loads                     7190950                       # Number of loads committed
system.cpu14.commit.membars                     59333                       # Number of memory barriers committed
system.cpu14.commit.branches                  5675048                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                22892278                       # Number of committed integer instructions.
system.cpu14.commit.function_calls             125348                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu       16006731     56.61%     56.61% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          8279      0.03%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.64% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       7190950     25.43%     82.08% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      5067112     17.92%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        28273072                       # Class of committed instruction
system.cpu14.commit.bw_lim_events              107439                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   98565566                       # The number of ROB reads
system.cpu14.rob.rob_writes                  60705484                       # The number of ROB writes
system.cpu14.timesIdled                           188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                           844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      29228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                  27643047                       # Number of Instructions Simulated
system.cpu14.committedOps                    28273072                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.494043                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.494043                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.400955                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.400955                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads               33677122                       # number of integer regfile reads
system.cpu14.int_regfile_writes              13000387                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads               118619238                       # number of cc regfile reads
system.cpu14.cc_regfile_writes               25843952                       # number of cc regfile writes
system.cpu14.misc_regfile_reads              15488474                       # number of misc regfile reads
system.cpu14.misc_regfile_writes              6384824                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           33384                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         496.037270                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           6189513                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           33888                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          182.646158                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   496.037270                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.968823                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.968823                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          310                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        16095479                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       16095479                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      2578429                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       2578429                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      2071140                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      2071140                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data      2730049                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total      2730049                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data        14411                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total        14411                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      4649569                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        4649569                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      4649569                       # number of overall hits
system.cpu14.dcache.overall_hits::total       4649569                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       138931                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       138931                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        62355                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        62355                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data       224992                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       224992                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data        58868                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        58868                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       201286                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       201286                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       201286                       # number of overall misses
system.cpu14.dcache.overall_misses::total       201286                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   2967094566                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   2967094566                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   1920916050                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   1920916050                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data   3334660419                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   3334660419                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data    608584274                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    608584274                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data    610492988                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total    610492988                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data   4888010616                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total   4888010616                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data   4888010616                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total   4888010616                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      2717360                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      2717360                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      2133495                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      2133495                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data      2955041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      2955041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data        73279                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        73279                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      4850855                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      4850855                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      4850855                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      4850855                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.051127                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.051127                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.029227                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.029227                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.076138                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.076138                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.803341                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.803341                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.041495                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.041495                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.041495                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.041495                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 21356.605552                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 21356.605552                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 30806.127015                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 30806.127015                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 14821.239951                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 14821.239951                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 10338.117042                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 10338.117042                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 24283.907554                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 24283.907554                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 24283.907554                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 24283.907554                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs           61                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           27                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     5.545455                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           27                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         1361                       # number of writebacks
system.cpu14.dcache.writebacks::total            1361                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        50082                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        50082                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        26607                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        26607                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data         6307                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total         6307                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        76689                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        76689                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        76689                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        76689                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        88849                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        88849                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        35748                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        35748                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data       218685                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total       218685                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data        58868                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        58868                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       124597                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       124597                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       124597                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       124597                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   1319279457                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   1319279457                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   1008351078                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   1008351078                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data   2367079254                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total   2367079254                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data    521918226                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    521918226                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data    522707512                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total    522707512                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   2327630535                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   2327630535                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   2327630535                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   2327630535                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.032697                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.032697                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.016756                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.016756                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074004                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074004                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.803341                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.803341                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.025686                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.025686                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.025686                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.025686                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 14848.557181                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 14848.557181                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 28207.202585                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 28207.202585                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 10824.150051                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10824.150051                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  8865.907216                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  8865.907216                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 18681.272703                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 18681.272703                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 18681.272703                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 18681.272703                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            1386                       # number of replacements
system.cpu14.icache.tags.tagsinuse         390.961153                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          10868262                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1780                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         6105.765169                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   390.961153                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.763596                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.763596                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses        21742076                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses       21742076                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst     10868262                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total      10868262                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst     10868262                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total       10868262                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst     10868262                       # number of overall hits
system.cpu14.icache.overall_hits::total      10868262                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1885                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1885                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1885                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1885                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1885                       # number of overall misses
system.cpu14.icache.overall_misses::total         1885                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     29554933                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     29554933                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     29554933                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     29554933                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     29554933                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     29554933                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst     10870147                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total     10870147                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst     10870147                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total     10870147                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst     10870147                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total     10870147                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000173                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000173                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000173                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000173                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000173                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000173                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 15679.009549                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 15679.009549                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 15679.009549                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 15679.009549                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 15679.009549                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 15679.009549                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          103                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          103                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          103                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1782                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1782                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1782                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1782                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1782                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1782                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     23408555                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     23408555                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     23408555                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     23408555                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     23408555                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     23408555                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000164                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000164                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000164                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000164                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 13136.113917                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 13136.113917                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 13136.113917                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 13136.113917                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 13136.113917                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 13136.113917                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups               7689070                       # Number of BP lookups
system.cpu15.branchPred.condPredicted         6838912                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect          174990                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups            6832004                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits               6640827                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           97.201743                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                302234                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect            76218                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                       68942756                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles         13044925                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                     37726008                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                   7689070                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches          6943061                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    55709965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                367711                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles         2881                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles          692                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                12897093                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes               43340                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples         68942319                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.565973                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.037886                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               50842945     73.75%     73.75% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                4924003      7.14%     80.89% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                5430644      7.88%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                7744727     11.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           68942319                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.111528                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.547208                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                9092115                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            46240702                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                 8954911                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles             4468701                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles               183009                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved             301530                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 959                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts             36264981                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1520                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles               183009                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles               10160557                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                317648                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles     43250362                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                12365281                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             2662581                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts             35790882                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                12744                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                   60                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands          45060845                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups           174540600                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       41814856                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps            42370441                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                2690404                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts          2696458                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts      2697173                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 5566303                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            9829757                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           6283059                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads         3085764                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          90296                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                 32507308                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded           2763127                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                34544267                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued           40453                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1851401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined      3970644                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved        39207                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     68942319                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.501060                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.782816                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          45567451     66.10%     66.10% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1          13542268     19.64%     85.74% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           8495801     12.32%     98.06% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3           1336799      1.94%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      68942319                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu            18554188     53.71%     53.71% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              16069      0.05%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     53.76% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            9761269     28.26%     82.02% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           6212741     17.98%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             34544267                       # Type of FU issued
system.cpu15.iq.rate                         0.501057                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads        138071306                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes        37122630                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses     34272610                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses             34544267                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads        2998123                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       324750                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation          822                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       199016                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads        30385                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles               183009                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                259101                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              925618                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts          35270454                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts           81697                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             9829757                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts            6283059                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts          2694653                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 5497                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                  24                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents          822                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect       140312                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect        42422                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts             182734                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            34398908                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             9733295                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts          145359                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                          19                       # number of nop insts executed
system.cpu15.iew.exec_refs                   15921023                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                6855310                       # Number of branches executed
system.cpu15.iew.exec_stores                  6187728                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.498949                       # Inst execution rate
system.cpu15.iew.wb_sent                     34298483                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                    34272610                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                17536162                       # num instructions producing a value
system.cpu15.iew.wb_consumers                20349828                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.497117                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.861735                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts       1851489                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls       2723920                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts          174144                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     68605123                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.487122                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     0.872760                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     44353203     64.65%     64.65% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1     20140256     29.36%     94.01% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       463168      0.68%     94.68% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3      3173245      4.63%     99.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       129301      0.19%     99.50% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        62569      0.09%     99.59% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        90332      0.13%     99.72% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        83726      0.12%     99.84% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8       109323      0.16%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     68605123                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts           32776279                       # Number of instructions committed
system.cpu15.commit.committedOps             33419034                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                     15589050                       # Number of memory references committed
system.cpu15.commit.loads                     9505007                       # Number of loads committed
system.cpu15.commit.membars                     60864                       # Number of memory barriers committed
system.cpu15.commit.branches                  6699795                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                27015908                       # Number of committed integer instructions.
system.cpu15.commit.function_calls             125982                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu       17821499     53.33%     53.33% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          8485      0.03%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.35% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       9505007     28.44%     81.79% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      6084043     18.21%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        33419034                       # Class of committed instruction
system.cpu15.commit.bw_lim_events              109323                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                  103659411                       # The number of ROB reads
system.cpu15.rob.rob_writes                  70877755                       # The number of ROB writes
system.cpu15.timesIdled                           143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                           437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      29412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                  32776279                       # Number of Instructions Simulated
system.cpu15.committedOps                    33419034                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.103434                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.103434                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.475413                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.475413                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads               39816014                       # number of integer regfile reads
system.cpu15.int_regfile_writes              15060714                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads               140044970                       # number of cc regfile reads
system.cpu15.cc_regfile_writes               28081665                       # number of cc regfile writes
system.cpu15.misc_regfile_reads              18799285                       # number of misc regfile reads
system.cpu15.misc_regfile_writes              5784389                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           31229                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         493.519375                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           9727455                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           31731                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          306.559989                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   493.519375                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.963905                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.963905                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        20692700                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       20692700                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      3870677                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       3870677                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      3364091                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      3364091                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data      2473144                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total      2473144                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data        14612                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total        14612                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      7234768                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        7234768                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      7234768                       # number of overall hits
system.cpu15.dcache.overall_hits::total       7234768                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       142721                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       142721                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        64286                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        64286                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data       204638                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total       204638                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data        55772                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        55772                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       207007                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       207007                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       207007                       # number of overall misses
system.cpu15.dcache.overall_misses::total       207007                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   2995468144                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   2995468144                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   1979357888                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   1979357888                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data   3084827674                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   3084827674                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data    620780370                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    620780370                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data    544412392                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total    544412392                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data   4974826032                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total   4974826032                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data   4974826032                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total   4974826032                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      4013398                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      4013398                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      3428377                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      3428377                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data      2677782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      2677782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data        70384                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        70384                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      7441775                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      7441775                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      7441775                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      7441775                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.035561                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.035561                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.018751                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.018751                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.076421                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.076421                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.792396                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.792396                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.027817                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.027817                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.027817                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.027817                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 20988.278838                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 20988.278838                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 30789.874747                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 30789.874747                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 15074.559339                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 15074.559339                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 11130.681525                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 11130.681525                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 24032.163318                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 24032.163318                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 24032.163318                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 24032.163318                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     7.444444                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         1767                       # number of writebacks
system.cpu15.dcache.writebacks::total            1767                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        53469                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        53469                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        27444                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        27444                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data         6658                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total         6658                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        80913                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        80913                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        80913                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        80913                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        89252                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        89252                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        36842                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        36842                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data       197980                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total       197980                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data        55772                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        55772                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       126094                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       126094                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       126094                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       126094                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   1308403970                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   1308403970                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   1039709644                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   1039709644                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data   2170462687                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total   2170462687                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data    531453630                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    531453630                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data    468674608                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total    468674608                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   2348113614                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   2348113614                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   2348113614                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   2348113614                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.022239                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.022239                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.010746                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.010746                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.073934                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.073934                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.792396                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.792396                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.016944                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.016944                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.016944                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.016944                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 14659.659952                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 14659.659952                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 28220.770968                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 28220.770968                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 10963.040140                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10963.040140                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  9529.040199                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  9529.040199                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 18621.929783                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 18621.929783                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 18621.929783                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 18621.929783                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            1301                       # number of replacements
system.cpu15.icache.tags.tagsinuse         402.165648                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          12895286                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1707                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         7554.356180                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   402.165648                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.785480                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.785480                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses        25795893                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses       25795893                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst     12895286                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total      12895286                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst     12895286                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total       12895286                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst     12895286                       # number of overall hits
system.cpu15.icache.overall_hits::total      12895286                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1807                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1807                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1807                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1807                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1807                       # number of overall misses
system.cpu15.icache.overall_misses::total         1807                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     27671996                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     27671996                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     27671996                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     27671996                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     27671996                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     27671996                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst     12897093                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total     12897093                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst     12897093                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total     12897093                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst     12897093                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total     12897093                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000140                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000140                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000140                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000140                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000140                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000140                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 15313.777532                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 15313.777532                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 15313.777532                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 15313.777532                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 15313.777532                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 15313.777532                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          100                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          100                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          100                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1707                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1707                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1707                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1707                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1707                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1707                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     21960004                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     21960004                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     21960004                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     21960004                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     21960004                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     21960004                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000132                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000132                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000132                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000132                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 12864.677211                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 12864.677211                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 12864.677211                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 12864.677211                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 12864.677211                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 12864.677211                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups               5747544                       # Number of BP lookups
system.cpu16.branchPred.condPredicted         4889565                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect          178053                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups            4905001                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits               4697317                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           95.765872                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS                309908                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect            74958                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                       68942573                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles          9152902                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                     27921621                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                   5747544                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches          5007225                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                    59594420                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles                379935                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.NoActiveThreadStallCycles         2903                       # Number of stall cycles due to no active thread to fetch from
system.cpu16.fetch.PendingTrapStallCycles         1985                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                 8993083                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes               40397                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples         68942178                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            0.423741                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           0.909751                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0               54239550     78.67%     78.67% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                5793178      8.40%     87.08% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                3307880      4.80%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                5601570      8.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total           68942178                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.083367                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      0.404998                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                4487120                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles            55007190                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                 3899555                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles             5356348                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles               189062                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved             300992                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                1033                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts             26268895                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                1638                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles               189062                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles                5734052                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles                326012                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles     51478033                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                 8018295                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles             3193821                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts             25782000                       # Number of instructions processed by rename
system.cpu16.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu16.rename.IQFullEvents                16194                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.SQFullEvents                   30                       # Number of times rename has blocked due to SQ full
system.cpu16.rename.RenamedOperands          36536780                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups           127550200                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups       29790211                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps            33755095                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                2781685                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts          3225240                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts      3225558                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                 6641668                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads            5366432                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores           4308555                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads          614930                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores         419072                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                 21985689                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded           3291721                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                24384231                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued           99532                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined       1956477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined      4538395                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved        42578                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples     68942178                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       0.353691                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.636192                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0          49972684     72.48%     72.48% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1          14211972     20.61%     93.10% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2           4100307      5.95%     99.05% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3            657215      0.95%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total      68942178                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                769104     36.73%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    1      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%     36.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead              1024349     48.92%     85.65% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite              300524     14.35%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu            14898503     61.10%     61.10% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult              15045      0.06%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.16% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead            5255458     21.55%     82.71% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite           4215225     17.29%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total             24384231                       # Type of FU issued
system.cpu16.iq.rate                         0.353689                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                   2093978                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.085874                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads        119904150                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes        27234505                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses     24135374                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses             26478209                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads         525485                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads       349538                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation          621                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores       208613                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads        18383                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked           62                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles               189062                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                265452                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles             1101790                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts          25277456                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts           72834                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts             5366432                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts            4308555                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts          3222685                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                 4768                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                   5                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents          621                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect       142144                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect        43989                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts             186133                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts            24240147                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts             5221877                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts          144084                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                          46                       # number of nop insts executed
system.cpu16.iew.exec_refs                    9423046                       # number of memory reference insts executed
system.cpu16.iew.exec_branches                4842946                       # Number of branches executed
system.cpu16.iew.exec_stores                  4201169                       # Number of stores executed
system.cpu16.iew.exec_rate                   0.351599                       # Inst execution rate
system.cpu16.iew.wb_sent                     24165677                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                    24135374                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                10994628                       # num instructions producing a value
system.cpu16.iew.wb_consumers                13722439                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     0.350079                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.801215                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts       1956570                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls       3249143                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts          177148                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples     68586866                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     0.340020                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     0.674463                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0     48874874     71.26%     71.26% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1     18069286     26.35%     97.60% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2       820437      1.20%     98.80% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3       271555      0.40%     99.20% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4       297503      0.43%     99.63% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5        95052      0.14%     99.77% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6        46391      0.07%     99.84% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7        41654      0.06%     99.90% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8        70114      0.10%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total     68586866                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts           22729654                       # Number of instructions committed
system.cpu16.commit.committedOps             23320933                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                      9116836                       # Number of memory references committed
system.cpu16.commit.loads                     5016894                       # Number of loads committed
system.cpu16.commit.membars                     59759                       # Number of memory barriers committed
system.cpu16.commit.branches                  4688959                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                18907372                       # Number of committed integer instructions.
system.cpu16.commit.function_calls             115139                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu       14196413     60.87%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult          7684      0.03%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead       5016894     21.51%     82.42% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite      4099942     17.58%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total        23320933                       # Class of committed instruction
system.cpu16.commit.bw_lim_events               70114                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                   93647069                       # The number of ROB reads
system.cpu16.rob.rob_writes                  50910298                       # The number of ROB writes
system.cpu16.timesIdled                           143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                           395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                      29595                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                  22729654                       # Number of Instructions Simulated
system.cpu16.committedOps                    23320933                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             3.033155                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       3.033155                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             0.329690                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       0.329690                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads               27653952                       # number of integer regfile reads
system.cpu16.int_regfile_writes              10929278                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads                97673684                       # number of cc regfile reads
system.cpu16.cc_regfile_writes               23531093                       # number of cc regfile writes
system.cpu16.misc_regfile_reads              12381168                       # number of misc regfile reads
system.cpu16.misc_regfile_writes              6931856                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements           31137                       # number of replacements
system.cpu16.dcache.tags.tagsinuse         492.122339                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs           3765417                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs           31639                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs          119.011884                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data   492.122339                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.961176                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.961176                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses        11691961                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses       11691961                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data      1322916                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total       1322916                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data       860834                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total       860834                       # number of WriteReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data      2950860                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total      2950860                       # number of LoadLockedReq hits
system.cpu16.dcache.StoreCondReq_hits::cpu16.data        12522                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total        12522                       # number of StoreCondReq hits
system.cpu16.dcache.demand_hits::cpu16.data      2183750                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total        2183750                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data      2183750                       # number of overall hits
system.cpu16.dcache.overall_hits::total       2183750                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data       140099                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total       140099                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data        60295                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total        60295                       # number of WriteReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data       249180                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total       249180                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data        65291                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        65291                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data       200394                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total       200394                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data       200394                       # number of overall misses
system.cpu16.dcache.overall_misses::total       200394                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data   2755324192                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total   2755324192                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data   1853162336                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total   1853162336                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data   3590847025                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   3590847025                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data    605229956                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    605229956                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data    667958778                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total    667958778                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data   4608486528                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total   4608486528                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data   4608486528                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total   4608486528                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data      1463015                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total      1463015                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data       921129                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total       921129                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data      3200040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total      3200040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data        77813                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total        77813                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data      2384144                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total      2384144                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data      2384144                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total      2384144                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.095760                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.095760                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.065458                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.065458                       # miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.077868                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.077868                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data     0.839076                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.839076                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.084053                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.084053                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.084053                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.084053                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 19666.979721                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 19666.979721                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 30734.925549                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 30734.925549                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data 14410.655049                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 14410.655049                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data  9269.730223                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  9269.730223                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 22997.128297                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 22997.128297                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 22997.128297                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 22997.128297                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs              69                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs     3.217391                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks         1429                       # number of writebacks
system.cpu16.dcache.writebacks::total            1429                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data        49903                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total        49903                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data        25754                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total        25754                       # number of WriteReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::cpu16.data         6408                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total         6408                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data        75657                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total        75657                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data        75657                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total        75657                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data        90196                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total        90196                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data        34541                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total        34541                       # number of WriteReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data       242772                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total       242772                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data        65291                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        65291                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data       124737                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total       124737                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data       124737                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total       124737                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data   1257085844                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total   1257085844                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data   1006227796                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total   1006227796                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data   2573762259                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total   2573762259                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data    513767544                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    513767544                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data    565697222                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total    565697222                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data   2263313640                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total   2263313640                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data   2263313640                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total   2263313640                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.061651                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.061651                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.037499                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.037499                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.075865                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.075865                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data     0.839076                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.839076                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.052319                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.052319                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.052319                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.052319                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 13937.268216                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 13937.268216                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 29131.403144                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 29131.403144                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data 10601.561379                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10601.561379                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data  7868.887657                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total  7868.887657                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 18144.685538                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 18144.685538                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 18144.685538                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 18144.685538                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements            1781                       # number of replacements
system.cpu16.icache.tags.tagsinuse         409.175180                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs           8990749                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs            2193                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs         4099.748746                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst   409.175180                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.799170                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.799170                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses        17988359                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses       17988359                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst      8990749                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total       8990749                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst      8990749                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total        8990749                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst      8990749                       # number of overall hits
system.cpu16.icache.overall_hits::total       8990749                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst         2334                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total         2334                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst         2334                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total         2334                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst         2334                       # number of overall misses
system.cpu16.icache.overall_misses::total         2334                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst     36360493                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     36360493                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst     36360493                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     36360493                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst     36360493                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     36360493                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst      8993083                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total      8993083                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst      8993083                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total      8993083                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst      8993083                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total      8993083                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.000260                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.000260                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 15578.617395                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 15578.617395                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 15578.617395                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 15578.617395                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 15578.617395                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 15578.617395                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst          141                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst          141                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst          141                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst         2193                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total         2193                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst         2193                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total         2193                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst         2193                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total         2193                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst     28813007                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total     28813007                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst     28813007                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total     28813007                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst     28813007                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total     28813007                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.000244                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000244                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.000244                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000244                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.000244                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000244                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 13138.626083                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 13138.626083                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 13138.626083                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 13138.626083                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 13138.626083                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 13138.626083                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     64819                       # number of replacements
system.l2.tags.tagsinuse                  3882.049930                       # Cycle average of tags in use
system.l2.tags.total_refs                      433940                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68835                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.304060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2091.906203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      321.941767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       76.059498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       48.888514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data       66.127428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst       31.592152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data       63.026431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst       43.921219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data       62.872010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       52.396948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       61.759492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst       23.953384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       55.971230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst       58.937434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data       61.937332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst       13.917310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data       56.142717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst       39.895786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       54.651568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst       18.806631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       60.797006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst       51.887135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       57.820980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        9.958603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       59.704452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        9.934970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       56.984753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        8.911381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       53.509136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        5.908099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       59.039586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        5.979348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       54.702269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.inst       27.807271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.data       54.399884                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.031920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.004912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.001161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.001009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.inst       0.000424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.data       0.000830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.059235                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4016                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3664                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.061279                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    950173                       # Number of tag accesses
system.l2.tags.data_accesses                   950173                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                 35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst               1755                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data              25207                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst               1648                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data              20429                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst               1455                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data              21826                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst               1553                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data              24017                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst               2084                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data              23330                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst               2139                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data              23648                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst               2065                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data              25485                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst               2133                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data              23899                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst               2116                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data              25318                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst               2062                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data              26172                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst               2168                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data              25415                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst               2171                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data              26996                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst               1697                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data              22606                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst               1757                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data              24112                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst               1699                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data              23822                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst               2165                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data              23188                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  416218                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            22064                       # number of Writeback hits
system.l2.Writeback_hits::total                 22064                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu16.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   25                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu16.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 17                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu01.data                6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               34                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               36                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu16.data              276                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   826                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                  35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                1755                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               25213                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                1648                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               20429                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                1455                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               21826                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                1553                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               24051                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                2084                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               23334                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                2139                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               23651                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                2065                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               25500                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                2133                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               23911                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                2116                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               25441                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                2062                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               26347                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                2168                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               25451                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                2171                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               27133                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1697                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               22607                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                1757                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               24114                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1699                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               23824                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                2165                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data               23464                       # number of demand (read+write) hits
system.l2.demand_hits::total                   417044                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                 35                       # number of overall hits
system.l2.overall_hits::cpu00.data                 46                       # number of overall hits
system.l2.overall_hits::cpu01.inst               1755                       # number of overall hits
system.l2.overall_hits::cpu01.data              25213                       # number of overall hits
system.l2.overall_hits::cpu02.inst               1648                       # number of overall hits
system.l2.overall_hits::cpu02.data              20429                       # number of overall hits
system.l2.overall_hits::cpu03.inst               1455                       # number of overall hits
system.l2.overall_hits::cpu03.data              21826                       # number of overall hits
system.l2.overall_hits::cpu04.inst               1553                       # number of overall hits
system.l2.overall_hits::cpu04.data              24051                       # number of overall hits
system.l2.overall_hits::cpu05.inst               2084                       # number of overall hits
system.l2.overall_hits::cpu05.data              23334                       # number of overall hits
system.l2.overall_hits::cpu06.inst               2139                       # number of overall hits
system.l2.overall_hits::cpu06.data              23651                       # number of overall hits
system.l2.overall_hits::cpu07.inst               2065                       # number of overall hits
system.l2.overall_hits::cpu07.data              25500                       # number of overall hits
system.l2.overall_hits::cpu08.inst               2133                       # number of overall hits
system.l2.overall_hits::cpu08.data              23911                       # number of overall hits
system.l2.overall_hits::cpu09.inst               2116                       # number of overall hits
system.l2.overall_hits::cpu09.data              25441                       # number of overall hits
system.l2.overall_hits::cpu10.inst               2062                       # number of overall hits
system.l2.overall_hits::cpu10.data              26347                       # number of overall hits
system.l2.overall_hits::cpu11.inst               2168                       # number of overall hits
system.l2.overall_hits::cpu11.data              25451                       # number of overall hits
system.l2.overall_hits::cpu12.inst               2171                       # number of overall hits
system.l2.overall_hits::cpu12.data              27133                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1697                       # number of overall hits
system.l2.overall_hits::cpu13.data              22607                       # number of overall hits
system.l2.overall_hits::cpu14.inst               1757                       # number of overall hits
system.l2.overall_hits::cpu14.data              24114                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1699                       # number of overall hits
system.l2.overall_hits::cpu15.data              23824                       # number of overall hits
system.l2.overall_hits::cpu16.inst               2165                       # number of overall hits
system.l2.overall_hits::cpu16.data              23464                       # number of overall hits
system.l2.overall_hits::total                  417044                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              353                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               50                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data             5027                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst              117                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data             4440                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst              124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data             5407                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst              130                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data             5264                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data             3622                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst              124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data             3608                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst               18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data             3804                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               42                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data             3211                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data             4062                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst               77                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data             3610                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data             4094                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.data             4543                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst               26                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data             3200                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst               23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data             4308                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data             3386                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.inst               28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.data             3248                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 66124                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data         15383                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data         12951                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data         15538                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data         16560                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data         14966                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data         15787                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data         15480                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data         14493                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data         15966                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data         16731                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data         15545                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data         16612                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data         15228                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data         15782                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data         16297                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu16.data         15527                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             248847                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data         7780                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data         6209                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data         6999                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data         7373                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data         7310                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data         7832                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data         7578                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data         7116                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data         8089                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data         8156                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data         7650                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data         7758                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data         7303                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data         7600                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data         7727                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu16.data         7311                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           119791                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            214                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data            201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data            187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data            206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data            195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data            181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data            196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data            187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data            169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data            194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data            197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data            186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data            181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data            213                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data            186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data            177                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data            178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3248                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data               315                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                50                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              5228                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               117                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              4627                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst               124                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              5613                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst               130                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              5459                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              3803                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst               124                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              3804                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              3991                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data              3380                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              4256                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              3807                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              4280                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              4724                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              3413                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              4494                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              3563                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.inst                28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data              3426                       # number of demand (read+write) misses
system.l2.demand_misses::total                  69372                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              353                       # number of overall misses
system.l2.overall_misses::cpu00.data              315                       # number of overall misses
system.l2.overall_misses::cpu01.inst               50                       # number of overall misses
system.l2.overall_misses::cpu01.data             5228                       # number of overall misses
system.l2.overall_misses::cpu02.inst              117                       # number of overall misses
system.l2.overall_misses::cpu02.data             4627                       # number of overall misses
system.l2.overall_misses::cpu03.inst              124                       # number of overall misses
system.l2.overall_misses::cpu03.data             5613                       # number of overall misses
system.l2.overall_misses::cpu04.inst              130                       # number of overall misses
system.l2.overall_misses::cpu04.data             5459                       # number of overall misses
system.l2.overall_misses::cpu05.inst               27                       # number of overall misses
system.l2.overall_misses::cpu05.data             3803                       # number of overall misses
system.l2.overall_misses::cpu06.inst              124                       # number of overall misses
system.l2.overall_misses::cpu06.data             3804                       # number of overall misses
system.l2.overall_misses::cpu07.inst               18                       # number of overall misses
system.l2.overall_misses::cpu07.data             3991                       # number of overall misses
system.l2.overall_misses::cpu08.inst               42                       # number of overall misses
system.l2.overall_misses::cpu08.data             3380                       # number of overall misses
system.l2.overall_misses::cpu09.inst               20                       # number of overall misses
system.l2.overall_misses::cpu09.data             4256                       # number of overall misses
system.l2.overall_misses::cpu10.inst               77                       # number of overall misses
system.l2.overall_misses::cpu10.data             3807                       # number of overall misses
system.l2.overall_misses::cpu11.inst               10                       # number of overall misses
system.l2.overall_misses::cpu11.data             4280                       # number of overall misses
system.l2.overall_misses::cpu12.inst               12                       # number of overall misses
system.l2.overall_misses::cpu12.data             4724                       # number of overall misses
system.l2.overall_misses::cpu13.inst               26                       # number of overall misses
system.l2.overall_misses::cpu13.data             3413                       # number of overall misses
system.l2.overall_misses::cpu14.inst               23                       # number of overall misses
system.l2.overall_misses::cpu14.data             4494                       # number of overall misses
system.l2.overall_misses::cpu15.inst                8                       # number of overall misses
system.l2.overall_misses::cpu15.data             3563                       # number of overall misses
system.l2.overall_misses::cpu16.inst               28                       # number of overall misses
system.l2.overall_misses::cpu16.data             3426                       # number of overall misses
system.l2.overall_misses::total                 69372                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     18865500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      5455500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      2673500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data    266303000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      5836500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data    235282000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      6181000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data    286410500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      6566500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data    278888500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst      1482500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data    191858500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      6408500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data    191170000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       921500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data    201526500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst      2206500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data    170085500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst      1029000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data    215127000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst      3893500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data    191248500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       534000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data    216878000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       611500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.data    240640000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst      1261500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data    169536500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst      1172500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data    228254000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst       402500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data    179403500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.inst      1489000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.data    172018500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3501621500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu00.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data       371000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data       318000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data       582000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu16.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1589000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data       424000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data       265000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data       847500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1695500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data     11434000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     10803999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     10116500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11118000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10588500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9730500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10546500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     10056998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      9138999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     10464000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     10497000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      9973000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9703000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11475000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     10026998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      9567499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data      9552000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     174792493                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     18865500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     16889500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      2673500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data    277106999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      5836500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data    245398500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      6181000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data    297528500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      6566500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data    289477000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      1482500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data    201589000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      6408500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data    201716500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data    211583498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      2206500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data    179224499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      1029000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data    225591000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      3893500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data    201745500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       534000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data    226851000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       611500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data    250343000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      1261500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data    181011500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      1172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data    238280998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst       402500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data    188970999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.inst      1489000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data    181570500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3676413993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     18865500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     16889500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      2673500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data    277106999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      5836500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data    245398500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      6181000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data    297528500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      6566500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data    289477000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      1482500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data    201589000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      6408500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data    201716500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       921500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data    211583498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      2206500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data    179224499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      1029000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data    225591000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      3893500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data    201745500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       534000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data    226851000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       611500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data    250343000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      1261500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data    181011500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      1172500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data    238280998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst       402500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data    188970999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.inst      1489000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data    181570500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3676413993                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            147                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst           1805                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data          30234                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst           1765                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data          24869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst           1579                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data          27233                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst           1683                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data          29281                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst           2111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data          26952                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst           2263                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data          27256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst           2083                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data          29289                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst           2175                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data          27110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst           2136                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data          29380                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst           2139                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data          29782                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst           2178                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data          29509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst           2183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data          31539                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst           1723                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data          25806                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst           1780                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data          28420                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst           1707                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data          27208                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst           2193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data          26436                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              482342                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        22064                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             22064                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data        15383                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data        12954                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data        15538                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data        16560                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data        14967                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data        15789                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data        15480                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data        14495                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data        15967                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data        16737                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data        15545                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data        16612                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data        15229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data        15785                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data        16299                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu16.data        15530                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           248872                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data         7783                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data         6211                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data         7001                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data         7373                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data         7310                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data         7833                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data         7579                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data         7116                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data         8091                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data         8156                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data         7650                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data         7758                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data         7303                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data         7605                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data         7727                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu16.data         7312                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         119808                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data          214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          199                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          372                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data          454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4074                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             388                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data             361                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1805                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           30441                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            1765                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           25056                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            1579                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           27439                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            1683                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           29510                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            2111                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           27137                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            2263                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           27455                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            2083                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           29491                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            2175                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           27291                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            2136                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           29697                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            2139                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           30154                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            2178                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           29731                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            2183                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           31857                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1723                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           26020                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1780                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           28608                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1707                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           27387                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst            2193                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data           26890                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               486416                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            388                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data            361                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1805                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          30441                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           1765                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          25056                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           1579                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          27439                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           1683                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          29510                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           2111                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          27137                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           2263                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          27455                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           2083                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          29491                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           2175                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          27291                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           2136                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          29697                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           2139                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          30154                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           2178                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          29731                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           2183                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          31857                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1723                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          26020                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1780                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          28608                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1707                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          27387                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst           2193                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data          26890                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              486416                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.909794                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.687075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.027701                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.166270                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.066289                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.178536                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.078531                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.198546                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.077243                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.179775                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.012790                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.134387                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.054795                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.132375                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.008641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.129878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.019310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.118443                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.009363                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.138257                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.035998                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.121214                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.004591                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.138737                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.005497                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.data      0.144044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.015090                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.124002                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.012921                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.151583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.004687                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.124449                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.inst      0.012768                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.data      0.122863                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.137089                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.999768                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.999933                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.999873                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.999862                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.999937                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.999642                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.999934                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.999810                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.999877                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu16.data     0.999807                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999900                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.999615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.999678                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.999714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.999872                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.999868                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.999753                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.999343                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu16.data     0.999863                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999858                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.971014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.851528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.978378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.984925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.925743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.933702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.611987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.529570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.837838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.569182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.995327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.989362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.988827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data     0.392070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.797251                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.909794                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.872576                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.027701                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.171742                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.066289                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.184666                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.078531                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.204563                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.077243                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.184988                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.012790                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.140141                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.054795                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.138554                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.008641                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.135329                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.019310                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.123850                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.009363                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.143314                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.035998                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.126252                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.004591                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.143957                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.005497                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.148288                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.015090                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.131168                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.012921                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.157089                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.004687                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.130098                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.inst       0.012768                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.127408                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142619                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.909794                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.872576                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.027701                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.171742                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.066289                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.184666                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.078531                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.204563                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.077243                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.184988                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.012790                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.140141                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.054795                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.138554                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.008641                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.135329                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.019310                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.123850                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.009363                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.143314                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.035998                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.126252                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.004591                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.143957                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.005497                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.148288                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.015090                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.131168                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.012921                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.157089                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.004687                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.130098                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.inst      0.012768                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.127408                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142619                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 53443.342776                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 54014.851485                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst        53470                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 52974.537498                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 49884.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data 52991.441441                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 49846.774194                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data 52970.316257                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 50511.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data 52980.338146                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 54907.407407                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data 52970.320265                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 51681.451613                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data 52985.033259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 51194.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data 52977.523659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 52535.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data 52969.635628                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst        51450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data 52960.856721                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 50564.935065                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data 52977.423823                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst        53400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data 52974.596971                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 50958.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.data 52969.403478                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 48519.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data 52980.156250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst 50978.260870                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data 52983.751161                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst 50312.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data 52983.904312                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.inst 53178.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.data 52961.360837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52955.379287                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        53000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data    24.117532                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data    24.554088                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data     3.357193                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data     3.656938                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data    36.452461                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data     3.358256                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data     3.252132                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu16.data     3.413409                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     6.385450                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data    54.498715                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data    42.679981                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data    13.534219                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data     7.448004                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data   104.771912                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    14.153818                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 53429.906542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 53751.238806                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 54098.930481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 53970.873786                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data        54300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 53759.668508                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 53808.673469                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 53780.737968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 54076.917160                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 53938.144330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 53284.263959                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 53618.279570                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 53607.734807                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 53873.239437                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 53908.591398                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 54053.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data 53662.921348                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53815.422722                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 53443.342776                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 53617.460317                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst        53470                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 53004.399197                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 49884.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 53036.200562                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 49846.774194                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 53007.037235                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 50511.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 53027.477560                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 54907.407407                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 53007.888509                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 51681.451613                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 53027.471083                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 51194.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 53015.158607                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 52535.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 53024.999704                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst        51450                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 53005.404135                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 50564.935065                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 52993.301812                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst        53400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 53002.570093                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 50958.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 52993.861135                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 48519.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 53035.892177                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 50978.260870                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 53022.028927                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 50312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 53037.047151                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.inst 53178.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data 52997.810858                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52995.646558                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 53443.342776                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 53617.460317                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst        53470                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 53004.399197                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 49884.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 53036.200562                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 49846.774194                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 53007.037235                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 50511.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 53027.477560                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 54907.407407                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 53007.888509                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 51681.451613                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 53027.471083                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 51194.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 53015.158607                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 52535.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 53024.999704                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst        51450                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 53005.404135                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 50564.935065                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 52993.301812                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst        53400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 53002.570093                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 50958.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 52993.861135                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 48519.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 53035.892177                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 50978.260870                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 53022.028927                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 50312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 53037.047151                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.inst 53178.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data 52997.810858                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52995.646558                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                177                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        26                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       6.807692                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  813                       # number of writebacks
system.l2.writebacks::total                       813                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            85                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            80                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            77                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.data             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            65                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst            25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst            17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst            17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                414                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 414                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                414                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          351                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           49                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data         5027                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data         4435                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data         5399                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst           53                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data         5260                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.data         3621                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.inst           59                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.data         3605                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data         3803                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data         3211                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data         4062                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.inst           52                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.data         3610                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data         4094                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.data         4543                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data         3199                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.data         4306                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data         3386                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.data         3248                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            65710                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data        15383                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data        12951                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data        15538                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data        16560                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data        14966                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data        15787                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data        15480                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data        14493                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data        15966                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data        16731                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data        15545                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data        16612                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data        15228                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data        15782                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data        16297                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu16.data        15527                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        248847                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data         7780                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data         6209                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data         6999                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data         7373                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data         7310                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data         7832                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data         7578                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data         7116                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data         8089                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data         8156                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data         7650                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data         7758                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data         7303                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data         7600                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data         7727                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu16.data         7311                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       119791                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data          201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data          187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data          206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data          195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data          181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data          196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data          187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data          169                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data          194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data          197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data          186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data          181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data          213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data          186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data          177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data          178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3248                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data          309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         5228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         4622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         5605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         5455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         3802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           59                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         3801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         3990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data         3380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         4256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         3807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         4280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         4724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         3412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         4492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         3563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data         3426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             68958                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data          309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         5228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         4622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         5605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         5455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         3802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           59                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         3801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         3990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data         3380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         4256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         3807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         4280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         4724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         3412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         4492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         3563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data         3426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            68958                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     14405000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      4007000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      2019500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data    203686500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst      1311500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data    179724500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst      1809500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data    218715500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst      2150500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data    213132500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst      1043000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.data    146710500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.inst      2451000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.data    146123000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst       575000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data    154114000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst      1627000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data    130115500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst       770500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data    164561500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.inst      2115000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.data    146281000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst       409500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data    165899500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       425500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.data    184039000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst       364500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data    129660500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.inst       243000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.data    174521000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst       243000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data    137216500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.inst      1143500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.data    131593500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2663208000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data    623976954                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data    525361124                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data    630193770                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data    671613691                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data    606986845                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data    640380741                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data    627879300                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data    587875296                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data    647640103                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data    678660076                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data    630472811                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data    673701850                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data    617762591                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data    640206631                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data    661069476                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu16.data    630076649                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  10093898408                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data    315235787                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data    251566812                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data    283579310                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data    298711338                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data    296205740                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data    317330780                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data    307077212                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data    288370754                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data    327742734                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data    330485744                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data    309966242                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data    314346252                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data    295892292                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data    307943796                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data    313058832                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu16.data    296247760                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   4853761385                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data      8773000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      8313999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      7799000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      8559500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      8170000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      7494500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      8126500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      7753498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      7050499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      8068000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      8066000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      7676500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      7475000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      8835000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      7716998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      7367499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data      7352500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    134597993                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     14405000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     12780000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      2019500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data    212000499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      1311500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data    187523500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      1809500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data    227275000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      2150500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data    221302500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1043000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data    154205000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      2451000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data    154249500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       575000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data    161867498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      1627000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data    137165999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       770500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data    172629500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      2115000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data    154347000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       409500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data    173576000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       425500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data    191514000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       364500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data    138495500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       243000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data    182237998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst       243000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data    144583999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.inst      1143500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data    138946000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2797805993                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     14405000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     12780000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      2019500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data    212000499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      1311500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data    187523500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      1809500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data    227275000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      2150500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data    221302500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1043000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data    154205000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      2451000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data    154249500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       575000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data    161867498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      1627000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data    137165999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       770500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data    172629500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      2115000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data    154347000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       409500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data    173576000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       425500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data    191514000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       364500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data    138495500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       243000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data    182237998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst       243000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data    144583999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.inst      1143500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data    138946000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2797805993                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.904639                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.646259                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.027147                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.166270                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.018130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.178334                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.027866                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.198252                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.031491                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.179639                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.011369                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.data     0.134350                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.inst     0.026072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.data     0.132264                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.006721                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.129844                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.018391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.118443                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.008895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.138257                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.inst     0.024310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.data     0.121214                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.004591                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.138737                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.004581                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.data     0.144044                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.005223                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.123963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.inst     0.003371                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.data     0.151513                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.003515                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.124449                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.inst     0.012768                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.data     0.122863                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.136231                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.999768                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.999933                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.999873                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.999862                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.999937                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.999642                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.999934                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.999810                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.999877                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu16.data     0.999807                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999900                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.999615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.999678                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.999714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.999872                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.999868                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.999753                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.999343                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu16.data     0.999863                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999858                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.971014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.851528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.978378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.984925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.925743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.933702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.611987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.529570                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.837838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.569182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.995327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.989362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.988827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data     0.392070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.797251                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.904639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.855956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.027147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.171742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.018130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.184467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.027866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.204271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.031491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.184853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.011369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.140104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.026072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.138445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.006721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.135296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.018391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.123850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.008895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.143314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.024310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.126252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.004591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.143957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.004581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.148288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.005223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.131130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.003371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.157019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.003515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.130098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.inst     0.012768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.127408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.141768                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.904639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.855956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.027147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.171742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.018130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.184467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.027866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.204271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.031491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.184853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.011369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.140104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.026072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.138445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.006721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.135296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.018391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.123850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.008895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.143314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.024310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.126252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.004591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.143957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.004581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.148288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.005223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.131130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.003371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.157019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.003515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.130098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.inst     0.012768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.127408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.141768                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 41039.886040                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 42178.947368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 41214.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data 40518.500099                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst 40984.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data 40524.126268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst        41125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data 40510.372291                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst 40575.471698                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data 40519.486692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst 43458.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.data 40516.570008                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.inst 41542.372881                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.data 40533.425798                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst 41071.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data 40524.322903                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst        40675                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data 40521.800062                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst 40552.631579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data 40512.432299                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.inst 40673.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.data 40521.052632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst        40950                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data 40522.594040                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst        42550                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.data 40510.455646                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data 40531.572366                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.data 40529.725964                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data 40524.660366                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.inst 40839.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.data 40515.240148                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40529.721504                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        40500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 40562.761100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 40565.294109                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 40558.229502                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 40556.382307                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 40557.720500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 40563.801926                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 40560.678295                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 40562.705858                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 40563.704309                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 40563.031259                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 40557.916436                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 40555.131832                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 40567.546034                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 40565.621024                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 40563.875314                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu16.data 40579.419656                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40562.668660                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 40518.738689                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 40516.478016                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 40517.118160                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 40514.219178                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 40520.621067                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 40517.208887                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 40522.197414                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 40524.276841                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 40517.089133                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 40520.566945                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 40518.463007                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 40518.980665                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 40516.540052                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 40518.920526                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 40514.925844                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu16.data 40520.826152                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40518.581404                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 40995.327103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 41363.179104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 41705.882353                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 41550.970874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 41897.435897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 41406.077348                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 41461.734694                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 41462.556150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 41718.928994                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 41587.628866                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 40944.162437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 41271.505376                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 41298.342541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 41478.873239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 41489.236559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 41624.288136                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data 41306.179775                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41440.268781                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 41039.886040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 41359.223301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 41214.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 40550.975325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 40984.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 40571.938555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst        41125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 40548.617306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 40575.471698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 40568.744271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 43458.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 40558.916360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 41542.372881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 40581.294396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 41071.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 40568.295238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst        40675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 40581.656509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 40552.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 40561.442669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 40673.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 40542.947203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst        40950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 40555.140187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst        42550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 40540.643522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 40590.709261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 40569.456367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 40579.286837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.inst 40839.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data 40556.333917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40572.609313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 41039.886040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 41359.223301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 41214.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 40550.975325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 40984.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 40571.938555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst        41125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 40548.617306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 40575.471698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 40568.744271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 43458.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 40558.916360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 41542.372881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 40581.294396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 41071.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 40568.295238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst        40675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 40581.656509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 40552.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 40561.442669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 40673.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 40542.947203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst        40950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 40555.140187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst        42550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 40540.643522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 40590.709261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 40569.456367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 40579.286837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.inst 40839.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data 40556.333917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40572.609313                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               65710                       # Transaction distribution
system.membus.trans_dist::ReadResp              65710                       # Transaction distribution
system.membus.trans_dist::Writeback               813                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           570800                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         498779                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          368664                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          238                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3572                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      1577508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1577508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      4463680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4463680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           701503                       # Total snoops (count)
system.membus.snoop_fanout::samples           1140870                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1140870    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1140870                       # Request fanout histogram
system.membus.reqLayer0.occupancy           649443693                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          918968086                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            4797475                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4759532                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        37943                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            22064                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          570799                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        498796                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1069595                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       430580                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       430580                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11433                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side          771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         3610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       377899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         3530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       358512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         3158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       466888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         3368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       470950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         4222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       476936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         4554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       409342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         4190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       491048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         4350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       401636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         4272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       389804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         4285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       496424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         4356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       451039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         4366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       507956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         3446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       447122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         3562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       456581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         3414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       434103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side         4386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side       485387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7186243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        24832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        24704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       115520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      2036928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       112960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      1659392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       101056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      1819328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       107712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      1968320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       135104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      1825280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       144832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1854784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       133312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      1962304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       139200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      1842752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       136704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      1989376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       136896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      2028096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       139392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      2011776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       139712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      2141376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       110272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      1740992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       113920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      1918016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       109248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      1865856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side       140352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side      1812416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               32542720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5453987                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6331172                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  33                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33               6331172    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6331172                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3201813243                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            582998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            573494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2708496                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         438964453                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2692321                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         444716680                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2409840                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        605013986                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2567817                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        601808904                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3169990                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        616659386                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          3473325                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        493614468                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          3163993                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        627700546                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          3264991                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        490831070                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy          3206493                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        453817816                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy          3233424                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy        629287018                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          3268498                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        559070447                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy          3278490                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy        648867557                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy          2595921                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy        570222876                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy          2683945                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy        576951473                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy          2562996                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy        536257961                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy          3290993                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy        628750335                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
