
hal_uart_transmit_and_receive_it_00.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023b0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002470  08002470  00003470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080024a8  080024a8  00004010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080024a8  080024a8  00004010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080024a8  080024a8  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080024a8  080024a8  000034a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080024ac  080024ac  000034ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080024b0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  20000010  080024c0  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  080024c0  000040fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000085d9  00000000  00000000  00004038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000177e  00000000  00000000  0000c611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000690  00000000  00000000  0000dd90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000050b  00000000  00000000  0000e420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011585  00000000  00000000  0000e92b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009339  00000000  00000000  0001feb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006838a  00000000  00000000  000291e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00091573  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001608  00000000  00000000  000915b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00092bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002458 	.word	0x08002458

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08002458 	.word	0x08002458

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <main>:
uint8_t rx_byte; // Anlık gelen karakter
volatile uint8_t tx_mesgul = 0; // 0: Boş, 1: Meşgul

static void MX_USART1_Init(void);

int main(void){
 8000230:	b5b0      	push	{r4, r5, r7, lr}
 8000232:	af00      	add	r7, sp, #0
    HAL_Init();
 8000234:	f000 f9ae 	bl	8000594 <HAL_Init>
    MX_USART1_Init();
 8000238:	f000 f8a2 	bl	8000380 <MX_USART1_Init>

    HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 800023c:	490a      	ldr	r1, [pc, #40]	@ (8000268 <main+0x38>)
 800023e:	4b0b      	ldr	r3, [pc, #44]	@ (800026c <main+0x3c>)
 8000240:	2201      	movs	r2, #1
 8000242:	0018      	movs	r0, r3
 8000244:	f000 feb0 	bl	8000fa8 <HAL_UART_Receive_IT>
    HAL_UART_Transmit(&huart1, (uint8_t*)mesaj, strlen(mesaj), 100);
 8000248:	4b09      	ldr	r3, [pc, #36]	@ (8000270 <main+0x40>)
 800024a:	681c      	ldr	r4, [r3, #0]
 800024c:	4b08      	ldr	r3, [pc, #32]	@ (8000270 <main+0x40>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	0018      	movs	r0, r3
 8000252:	f7ff ff59 	bl	8000108 <strlen>
 8000256:	0003      	movs	r3, r0
 8000258:	b29a      	uxth	r2, r3
 800025a:	4804      	ldr	r0, [pc, #16]	@ (800026c <main+0x3c>)
 800025c:	2364      	movs	r3, #100	@ 0x64
 800025e:	0021      	movs	r1, r4
 8000260:	f000 fd92 	bl	8000d88 <HAL_UART_Transmit>

    while (1){
 8000264:	46c0      	nop			@ (mov r8, r8)
 8000266:	e7fd      	b.n	8000264 <main+0x34>
 8000268:	200000f6 	.word	0x200000f6
 800026c:	2000002c 	.word	0x2000002c
 8000270:	20000000 	.word	0x20000000

08000274 <HAL_UART_RxCpltCallback>:

    }
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1){
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	4a19      	ldr	r2, [pc, #100]	@ (80002e8 <HAL_UART_RxCpltCallback+0x74>)
 8000282:	4293      	cmp	r3, r2
 8000284:	d12c      	bne.n	80002e0 <HAL_UART_RxCpltCallback+0x6c>

        if(head < BUFFER_SIZE){
 8000286:	4b19      	ldr	r3, [pc, #100]	@ (80002ec <HAL_UART_RxCpltCallback+0x78>)
 8000288:	781b      	ldrb	r3, [r3, #0]
 800028a:	b2db      	uxtb	r3, r3
 800028c:	2b3f      	cmp	r3, #63	@ 0x3f
 800028e:	d821      	bhi.n	80002d4 <HAL_UART_RxCpltCallback+0x60>
            tx_buffer[head] = rx_byte;
 8000290:	4b16      	ldr	r3, [pc, #88]	@ (80002ec <HAL_UART_RxCpltCallback+0x78>)
 8000292:	781b      	ldrb	r3, [r3, #0]
 8000294:	b2db      	uxtb	r3, r3
 8000296:	001a      	movs	r2, r3
 8000298:	4b15      	ldr	r3, [pc, #84]	@ (80002f0 <HAL_UART_RxCpltCallback+0x7c>)
 800029a:	7819      	ldrb	r1, [r3, #0]
 800029c:	4b15      	ldr	r3, [pc, #84]	@ (80002f4 <HAL_UART_RxCpltCallback+0x80>)
 800029e:	5499      	strb	r1, [r3, r2]
            head++;
 80002a0:	4b12      	ldr	r3, [pc, #72]	@ (80002ec <HAL_UART_RxCpltCallback+0x78>)
 80002a2:	781b      	ldrb	r3, [r3, #0]
 80002a4:	b2db      	uxtb	r3, r3
 80002a6:	3301      	adds	r3, #1
 80002a8:	b2da      	uxtb	r2, r3
 80002aa:	4b10      	ldr	r3, [pc, #64]	@ (80002ec <HAL_UART_RxCpltCallback+0x78>)
 80002ac:	701a      	strb	r2, [r3, #0]

            if(tx_mesgul == 0){
 80002ae:	4b12      	ldr	r3, [pc, #72]	@ (80002f8 <HAL_UART_RxCpltCallback+0x84>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	b2db      	uxtb	r3, r3
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d10d      	bne.n	80002d4 <HAL_UART_RxCpltCallback+0x60>
                tx_mesgul = 1;
 80002b8:	4b0f      	ldr	r3, [pc, #60]	@ (80002f8 <HAL_UART_RxCpltCallback+0x84>)
 80002ba:	2201      	movs	r2, #1
 80002bc:	701a      	strb	r2, [r3, #0]
                HAL_UART_Transmit_IT(&huart1, &tx_buffer[tail], 1);
 80002be:	4b0f      	ldr	r3, [pc, #60]	@ (80002fc <HAL_UART_RxCpltCallback+0x88>)
 80002c0:	781b      	ldrb	r3, [r3, #0]
 80002c2:	b2db      	uxtb	r3, r3
 80002c4:	001a      	movs	r2, r3
 80002c6:	4b0b      	ldr	r3, [pc, #44]	@ (80002f4 <HAL_UART_RxCpltCallback+0x80>)
 80002c8:	18d1      	adds	r1, r2, r3
 80002ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000300 <HAL_UART_RxCpltCallback+0x8c>)
 80002cc:	2201      	movs	r2, #1
 80002ce:	0018      	movs	r0, r3
 80002d0:	f000 fdfa 	bl	8000ec8 <HAL_UART_Transmit_IT>
            }
        }
        HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80002d4:	4906      	ldr	r1, [pc, #24]	@ (80002f0 <HAL_UART_RxCpltCallback+0x7c>)
 80002d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000300 <HAL_UART_RxCpltCallback+0x8c>)
 80002d8:	2201      	movs	r2, #1
 80002da:	0018      	movs	r0, r3
 80002dc:	f000 fe64 	bl	8000fa8 <HAL_UART_Receive_IT>
    }
}
 80002e0:	46c0      	nop			@ (mov r8, r8)
 80002e2:	46bd      	mov	sp, r7
 80002e4:	b002      	add	sp, #8
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	40013800 	.word	0x40013800
 80002ec:	200000f4 	.word	0x200000f4
 80002f0:	200000f6 	.word	0x200000f6
 80002f4:	200000b4 	.word	0x200000b4
 80002f8:	200000f7 	.word	0x200000f7
 80002fc:	200000f5 	.word	0x200000f5
 8000300:	2000002c 	.word	0x2000002c

08000304 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000304:	b580      	push	{r7, lr}
 8000306:	b082      	sub	sp, #8
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1){
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	4a15      	ldr	r2, [pc, #84]	@ (8000368 <HAL_UART_TxCpltCallback+0x64>)
 8000312:	4293      	cmp	r3, r2
 8000314:	d123      	bne.n	800035e <HAL_UART_TxCpltCallback+0x5a>

        tail++;
 8000316:	4b15      	ldr	r3, [pc, #84]	@ (800036c <HAL_UART_TxCpltCallback+0x68>)
 8000318:	781b      	ldrb	r3, [r3, #0]
 800031a:	b2db      	uxtb	r3, r3
 800031c:	3301      	adds	r3, #1
 800031e:	b2da      	uxtb	r2, r3
 8000320:	4b12      	ldr	r3, [pc, #72]	@ (800036c <HAL_UART_TxCpltCallback+0x68>)
 8000322:	701a      	strb	r2, [r3, #0]
        if(tail < head){
 8000324:	4b11      	ldr	r3, [pc, #68]	@ (800036c <HAL_UART_TxCpltCallback+0x68>)
 8000326:	781b      	ldrb	r3, [r3, #0]
 8000328:	b2da      	uxtb	r2, r3
 800032a:	4b11      	ldr	r3, [pc, #68]	@ (8000370 <HAL_UART_TxCpltCallback+0x6c>)
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	b2db      	uxtb	r3, r3
 8000330:	429a      	cmp	r2, r3
 8000332:	d20b      	bcs.n	800034c <HAL_UART_TxCpltCallback+0x48>
            HAL_UART_Transmit_IT(&huart1, &tx_buffer[tail], 1);
 8000334:	4b0d      	ldr	r3, [pc, #52]	@ (800036c <HAL_UART_TxCpltCallback+0x68>)
 8000336:	781b      	ldrb	r3, [r3, #0]
 8000338:	b2db      	uxtb	r3, r3
 800033a:	001a      	movs	r2, r3
 800033c:	4b0d      	ldr	r3, [pc, #52]	@ (8000374 <HAL_UART_TxCpltCallback+0x70>)
 800033e:	18d1      	adds	r1, r2, r3
 8000340:	4b0d      	ldr	r3, [pc, #52]	@ (8000378 <HAL_UART_TxCpltCallback+0x74>)
 8000342:	2201      	movs	r2, #1
 8000344:	0018      	movs	r0, r3
 8000346:	f000 fdbf 	bl	8000ec8 <HAL_UART_Transmit_IT>
            head = 0;
            tail = 0;
            tx_mesgul = 0;
        }
    }
}
 800034a:	e008      	b.n	800035e <HAL_UART_TxCpltCallback+0x5a>
            head = 0;
 800034c:	4b08      	ldr	r3, [pc, #32]	@ (8000370 <HAL_UART_TxCpltCallback+0x6c>)
 800034e:	2200      	movs	r2, #0
 8000350:	701a      	strb	r2, [r3, #0]
            tail = 0;
 8000352:	4b06      	ldr	r3, [pc, #24]	@ (800036c <HAL_UART_TxCpltCallback+0x68>)
 8000354:	2200      	movs	r2, #0
 8000356:	701a      	strb	r2, [r3, #0]
            tx_mesgul = 0;
 8000358:	4b08      	ldr	r3, [pc, #32]	@ (800037c <HAL_UART_TxCpltCallback+0x78>)
 800035a:	2200      	movs	r2, #0
 800035c:	701a      	strb	r2, [r3, #0]
}
 800035e:	46c0      	nop			@ (mov r8, r8)
 8000360:	46bd      	mov	sp, r7
 8000362:	b002      	add	sp, #8
 8000364:	bd80      	pop	{r7, pc}
 8000366:	46c0      	nop			@ (mov r8, r8)
 8000368:	40013800 	.word	0x40013800
 800036c:	200000f5 	.word	0x200000f5
 8000370:	200000f4 	.word	0x200000f4
 8000374:	200000b4 	.word	0x200000b4
 8000378:	2000002c 	.word	0x2000002c
 800037c:	200000f7 	.word	0x200000f7

08000380 <MX_USART1_Init>:

/* --- AYARLAR --- */
static void MX_USART1_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
    huart1.Instance = USART1;
 8000384:	4b16      	ldr	r3, [pc, #88]	@ (80003e0 <MX_USART1_Init+0x60>)
 8000386:	4a17      	ldr	r2, [pc, #92]	@ (80003e4 <MX_USART1_Init+0x64>)
 8000388:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200; // Hızı yüksek tutuyoruz
 800038a:	4b15      	ldr	r3, [pc, #84]	@ (80003e0 <MX_USART1_Init+0x60>)
 800038c:	22e1      	movs	r2, #225	@ 0xe1
 800038e:	0252      	lsls	r2, r2, #9
 8000390:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000392:	4b13      	ldr	r3, [pc, #76]	@ (80003e0 <MX_USART1_Init+0x60>)
 8000394:	2200      	movs	r2, #0
 8000396:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8000398:	4b11      	ldr	r3, [pc, #68]	@ (80003e0 <MX_USART1_Init+0x60>)
 800039a:	2200      	movs	r2, #0
 800039c:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 800039e:	4b10      	ldr	r3, [pc, #64]	@ (80003e0 <MX_USART1_Init+0x60>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 80003a4:	4b0e      	ldr	r3, [pc, #56]	@ (80003e0 <MX_USART1_Init+0x60>)
 80003a6:	220c      	movs	r2, #12
 80003a8:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003aa:	4b0d      	ldr	r3, [pc, #52]	@ (80003e0 <MX_USART1_Init+0x60>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003b0:	4b0b      	ldr	r3, [pc, #44]	@ (80003e0 <MX_USART1_Init+0x60>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	61da      	str	r2, [r3, #28]
    huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003b6:	4b0a      	ldr	r3, [pc, #40]	@ (80003e0 <MX_USART1_Init+0x60>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	621a      	str	r2, [r3, #32]
    huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003bc:	4b08      	ldr	r3, [pc, #32]	@ (80003e0 <MX_USART1_Init+0x60>)
 80003be:	2200      	movs	r2, #0
 80003c0:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_UART_Init(&huart1) != HAL_OK)
 80003c2:	4b07      	ldr	r3, [pc, #28]	@ (80003e0 <MX_USART1_Init+0x60>)
 80003c4:	0018      	movs	r0, r3
 80003c6:	f000 fc8b 	bl	8000ce0 <HAL_UART_Init>
 80003ca:	1e03      	subs	r3, r0, #0
 80003cc:	d001      	beq.n	80003d2 <MX_USART1_Init+0x52>
    {
        Error_Handler();
 80003ce:	f000 f80b 	bl	80003e8 <Error_Handler>
    }

    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80003d2:	201b      	movs	r0, #27
 80003d4:	f000 fa03 	bl	80007de <HAL_NVIC_EnableIRQ>
}
 80003d8:	46c0      	nop			@ (mov r8, r8)
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	46c0      	nop			@ (mov r8, r8)
 80003e0:	2000002c 	.word	0x2000002c
 80003e4:	40013800 	.word	0x40013800

080003e8 <Error_Handler>:

void Error_Handler(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003ec:	b672      	cpsid	i
}
 80003ee:	46c0      	nop			@ (mov r8, r8)
    __disable_irq();
    while (1)
 80003f0:	46c0      	nop			@ (mov r8, r8)
 80003f2:	e7fd      	b.n	80003f0 <Error_Handler+0x8>

080003f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b082      	sub	sp, #8
 80003f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000438 <HAL_MspInit+0x44>)
 80003fc:	699a      	ldr	r2, [r3, #24]
 80003fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000438 <HAL_MspInit+0x44>)
 8000400:	2101      	movs	r1, #1
 8000402:	430a      	orrs	r2, r1
 8000404:	619a      	str	r2, [r3, #24]
 8000406:	4b0c      	ldr	r3, [pc, #48]	@ (8000438 <HAL_MspInit+0x44>)
 8000408:	699b      	ldr	r3, [r3, #24]
 800040a:	2201      	movs	r2, #1
 800040c:	4013      	ands	r3, r2
 800040e:	607b      	str	r3, [r7, #4]
 8000410:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000412:	4b09      	ldr	r3, [pc, #36]	@ (8000438 <HAL_MspInit+0x44>)
 8000414:	69da      	ldr	r2, [r3, #28]
 8000416:	4b08      	ldr	r3, [pc, #32]	@ (8000438 <HAL_MspInit+0x44>)
 8000418:	2180      	movs	r1, #128	@ 0x80
 800041a:	0549      	lsls	r1, r1, #21
 800041c:	430a      	orrs	r2, r1
 800041e:	61da      	str	r2, [r3, #28]
 8000420:	4b05      	ldr	r3, [pc, #20]	@ (8000438 <HAL_MspInit+0x44>)
 8000422:	69da      	ldr	r2, [r3, #28]
 8000424:	2380      	movs	r3, #128	@ 0x80
 8000426:	055b      	lsls	r3, r3, #21
 8000428:	4013      	ands	r3, r2
 800042a:	603b      	str	r3, [r7, #0]
 800042c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800042e:	46c0      	nop			@ (mov r8, r8)
 8000430:	46bd      	mov	sp, r7
 8000432:	b002      	add	sp, #8
 8000434:	bd80      	pop	{r7, pc}
 8000436:	46c0      	nop			@ (mov r8, r8)
 8000438:	40021000 	.word	0x40021000

0800043c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800043c:	b590      	push	{r4, r7, lr}
 800043e:	b08b      	sub	sp, #44	@ 0x2c
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000444:	2414      	movs	r4, #20
 8000446:	193b      	adds	r3, r7, r4
 8000448:	0018      	movs	r0, r3
 800044a:	2314      	movs	r3, #20
 800044c:	001a      	movs	r2, r3
 800044e:	2100      	movs	r1, #0
 8000450:	f001 ffd6 	bl	8002400 <memset>
  if(huart->Instance==USART1)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a21      	ldr	r2, [pc, #132]	@ (80004e0 <HAL_UART_MspInit+0xa4>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d13b      	bne.n	80004d6 <HAL_UART_MspInit+0x9a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800045e:	4b21      	ldr	r3, [pc, #132]	@ (80004e4 <HAL_UART_MspInit+0xa8>)
 8000460:	699a      	ldr	r2, [r3, #24]
 8000462:	4b20      	ldr	r3, [pc, #128]	@ (80004e4 <HAL_UART_MspInit+0xa8>)
 8000464:	2180      	movs	r1, #128	@ 0x80
 8000466:	01c9      	lsls	r1, r1, #7
 8000468:	430a      	orrs	r2, r1
 800046a:	619a      	str	r2, [r3, #24]
 800046c:	4b1d      	ldr	r3, [pc, #116]	@ (80004e4 <HAL_UART_MspInit+0xa8>)
 800046e:	699a      	ldr	r2, [r3, #24]
 8000470:	2380      	movs	r3, #128	@ 0x80
 8000472:	01db      	lsls	r3, r3, #7
 8000474:	4013      	ands	r3, r2
 8000476:	613b      	str	r3, [r7, #16]
 8000478:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800047a:	4b1a      	ldr	r3, [pc, #104]	@ (80004e4 <HAL_UART_MspInit+0xa8>)
 800047c:	695a      	ldr	r2, [r3, #20]
 800047e:	4b19      	ldr	r3, [pc, #100]	@ (80004e4 <HAL_UART_MspInit+0xa8>)
 8000480:	2180      	movs	r1, #128	@ 0x80
 8000482:	0289      	lsls	r1, r1, #10
 8000484:	430a      	orrs	r2, r1
 8000486:	615a      	str	r2, [r3, #20]
 8000488:	4b16      	ldr	r3, [pc, #88]	@ (80004e4 <HAL_UART_MspInit+0xa8>)
 800048a:	695a      	ldr	r2, [r3, #20]
 800048c:	2380      	movs	r3, #128	@ 0x80
 800048e:	029b      	lsls	r3, r3, #10
 8000490:	4013      	ands	r3, r2
 8000492:	60fb      	str	r3, [r7, #12]
 8000494:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000496:	193b      	adds	r3, r7, r4
 8000498:	22c0      	movs	r2, #192	@ 0xc0
 800049a:	00d2      	lsls	r2, r2, #3
 800049c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800049e:	0021      	movs	r1, r4
 80004a0:	187b      	adds	r3, r7, r1
 80004a2:	2202      	movs	r2, #2
 80004a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a6:	187b      	adds	r3, r7, r1
 80004a8:	2200      	movs	r2, #0
 80004aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004ac:	187b      	adds	r3, r7, r1
 80004ae:	2203      	movs	r2, #3
 80004b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80004b2:	187b      	adds	r3, r7, r1
 80004b4:	2201      	movs	r2, #1
 80004b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b8:	187a      	adds	r2, r7, r1
 80004ba:	2390      	movs	r3, #144	@ 0x90
 80004bc:	05db      	lsls	r3, r3, #23
 80004be:	0011      	movs	r1, r2
 80004c0:	0018      	movs	r0, r3
 80004c2:	f000 fa27 	bl	8000914 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80004c6:	2200      	movs	r2, #0
 80004c8:	2100      	movs	r1, #0
 80004ca:	201b      	movs	r0, #27
 80004cc:	f000 f972 	bl	80007b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80004d0:	201b      	movs	r0, #27
 80004d2:	f000 f984 	bl	80007de <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80004d6:	46c0      	nop			@ (mov r8, r8)
 80004d8:	46bd      	mov	sp, r7
 80004da:	b00b      	add	sp, #44	@ 0x2c
 80004dc:	bd90      	pop	{r4, r7, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)
 80004e0:	40013800 	.word	0x40013800
 80004e4:	40021000 	.word	0x40021000

080004e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004ec:	46c0      	nop			@ (mov r8, r8)
 80004ee:	e7fd      	b.n	80004ec <NMI_Handler+0x4>

080004f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004f4:	46c0      	nop			@ (mov r8, r8)
 80004f6:	e7fd      	b.n	80004f4 <HardFault_Handler+0x4>

080004f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80004fc:	46c0      	nop			@ (mov r8, r8)
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}

08000502 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000502:	b580      	push	{r7, lr}
 8000504:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000506:	46c0      	nop			@ (mov r8, r8)
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}

0800050c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000510:	f000 f888 	bl	8000624 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000514:	46c0      	nop			@ (mov r8, r8)
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
	...

0800051c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000520:	4b03      	ldr	r3, [pc, #12]	@ (8000530 <USART1_IRQHandler+0x14>)
 8000522:	0018      	movs	r0, r3
 8000524:	f000 fd98 	bl	8001058 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000528:	46c0      	nop			@ (mov r8, r8)
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)
 8000530:	2000002c 	.word	0x2000002c

08000534 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000538:	46c0      	nop			@ (mov r8, r8)
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
	...

08000540 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000540:	480d      	ldr	r0, [pc, #52]	@ (8000578 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000542:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8000544:	f7ff fff6 	bl	8000534 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000548:	480c      	ldr	r0, [pc, #48]	@ (800057c <LoopForever+0x6>)
  ldr r1, =_edata
 800054a:	490d      	ldr	r1, [pc, #52]	@ (8000580 <LoopForever+0xa>)
  ldr r2, =_sidata
 800054c:	4a0d      	ldr	r2, [pc, #52]	@ (8000584 <LoopForever+0xe>)
  movs r3, #0
 800054e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000550:	e002      	b.n	8000558 <LoopCopyDataInit>

08000552 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000552:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000554:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000556:	3304      	adds	r3, #4

08000558 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000558:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800055a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800055c:	d3f9      	bcc.n	8000552 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800055e:	4a0a      	ldr	r2, [pc, #40]	@ (8000588 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000560:	4c0a      	ldr	r4, [pc, #40]	@ (800058c <LoopForever+0x16>)
  movs r3, #0
 8000562:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000564:	e001      	b.n	800056a <LoopFillZerobss>

08000566 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000566:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000568:	3204      	adds	r2, #4

0800056a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800056a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800056c:	d3fb      	bcc.n	8000566 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800056e:	f001 ff4f 	bl	8002410 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000572:	f7ff fe5d 	bl	8000230 <main>

08000576 <LoopForever>:

LoopForever:
    b LoopForever
 8000576:	e7fe      	b.n	8000576 <LoopForever>
  ldr   r0, =_estack
 8000578:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800057c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000580:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000584:	080024b0 	.word	0x080024b0
  ldr r2, =_sbss
 8000588:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800058c:	200000fc 	.word	0x200000fc

08000590 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000590:	e7fe      	b.n	8000590 <ADC1_COMP_IRQHandler>
	...

08000594 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000598:	4b07      	ldr	r3, [pc, #28]	@ (80005b8 <HAL_Init+0x24>)
 800059a:	681a      	ldr	r2, [r3, #0]
 800059c:	4b06      	ldr	r3, [pc, #24]	@ (80005b8 <HAL_Init+0x24>)
 800059e:	2110      	movs	r1, #16
 80005a0:	430a      	orrs	r2, r1
 80005a2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80005a4:	2000      	movs	r0, #0
 80005a6:	f000 f809 	bl	80005bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005aa:	f7ff ff23 	bl	80003f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005ae:	2300      	movs	r3, #0
}
 80005b0:	0018      	movs	r0, r3
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	46c0      	nop			@ (mov r8, r8)
 80005b8:	40022000 	.word	0x40022000

080005bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005bc:	b590      	push	{r4, r7, lr}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005c4:	4b14      	ldr	r3, [pc, #80]	@ (8000618 <HAL_InitTick+0x5c>)
 80005c6:	681c      	ldr	r4, [r3, #0]
 80005c8:	4b14      	ldr	r3, [pc, #80]	@ (800061c <HAL_InitTick+0x60>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	0019      	movs	r1, r3
 80005ce:	23fa      	movs	r3, #250	@ 0xfa
 80005d0:	0098      	lsls	r0, r3, #2
 80005d2:	f7ff fda1 	bl	8000118 <__udivsi3>
 80005d6:	0003      	movs	r3, r0
 80005d8:	0019      	movs	r1, r3
 80005da:	0020      	movs	r0, r4
 80005dc:	f7ff fd9c 	bl	8000118 <__udivsi3>
 80005e0:	0003      	movs	r3, r0
 80005e2:	0018      	movs	r0, r3
 80005e4:	f000 f90b 	bl	80007fe <HAL_SYSTICK_Config>
 80005e8:	1e03      	subs	r3, r0, #0
 80005ea:	d001      	beq.n	80005f0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80005ec:	2301      	movs	r3, #1
 80005ee:	e00f      	b.n	8000610 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2b03      	cmp	r3, #3
 80005f4:	d80b      	bhi.n	800060e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005f6:	6879      	ldr	r1, [r7, #4]
 80005f8:	2301      	movs	r3, #1
 80005fa:	425b      	negs	r3, r3
 80005fc:	2200      	movs	r2, #0
 80005fe:	0018      	movs	r0, r3
 8000600:	f000 f8d8 	bl	80007b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000604:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <HAL_InitTick+0x64>)
 8000606:	687a      	ldr	r2, [r7, #4]
 8000608:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800060a:	2300      	movs	r3, #0
 800060c:	e000      	b.n	8000610 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800060e:	2301      	movs	r3, #1
}
 8000610:	0018      	movs	r0, r3
 8000612:	46bd      	mov	sp, r7
 8000614:	b003      	add	sp, #12
 8000616:	bd90      	pop	{r4, r7, pc}
 8000618:	20000004 	.word	0x20000004
 800061c:	2000000c 	.word	0x2000000c
 8000620:	20000008 	.word	0x20000008

08000624 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000628:	4b05      	ldr	r3, [pc, #20]	@ (8000640 <HAL_IncTick+0x1c>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	001a      	movs	r2, r3
 800062e:	4b05      	ldr	r3, [pc, #20]	@ (8000644 <HAL_IncTick+0x20>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	18d2      	adds	r2, r2, r3
 8000634:	4b03      	ldr	r3, [pc, #12]	@ (8000644 <HAL_IncTick+0x20>)
 8000636:	601a      	str	r2, [r3, #0]
}
 8000638:	46c0      	nop			@ (mov r8, r8)
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	46c0      	nop			@ (mov r8, r8)
 8000640:	2000000c 	.word	0x2000000c
 8000644:	200000f8 	.word	0x200000f8

08000648 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  return uwTick;
 800064c:	4b02      	ldr	r3, [pc, #8]	@ (8000658 <HAL_GetTick+0x10>)
 800064e:	681b      	ldr	r3, [r3, #0]
}
 8000650:	0018      	movs	r0, r3
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			@ (mov r8, r8)
 8000658:	200000f8 	.word	0x200000f8

0800065c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	0002      	movs	r2, r0
 8000664:	1dfb      	adds	r3, r7, #7
 8000666:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000668:	1dfb      	adds	r3, r7, #7
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b7f      	cmp	r3, #127	@ 0x7f
 800066e:	d809      	bhi.n	8000684 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000670:	1dfb      	adds	r3, r7, #7
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	001a      	movs	r2, r3
 8000676:	231f      	movs	r3, #31
 8000678:	401a      	ands	r2, r3
 800067a:	4b04      	ldr	r3, [pc, #16]	@ (800068c <__NVIC_EnableIRQ+0x30>)
 800067c:	2101      	movs	r1, #1
 800067e:	4091      	lsls	r1, r2
 8000680:	000a      	movs	r2, r1
 8000682:	601a      	str	r2, [r3, #0]
  }
}
 8000684:	46c0      	nop			@ (mov r8, r8)
 8000686:	46bd      	mov	sp, r7
 8000688:	b002      	add	sp, #8
 800068a:	bd80      	pop	{r7, pc}
 800068c:	e000e100 	.word	0xe000e100

08000690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000690:	b590      	push	{r4, r7, lr}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	0002      	movs	r2, r0
 8000698:	6039      	str	r1, [r7, #0]
 800069a:	1dfb      	adds	r3, r7, #7
 800069c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800069e:	1dfb      	adds	r3, r7, #7
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80006a4:	d828      	bhi.n	80006f8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006a6:	4a2f      	ldr	r2, [pc, #188]	@ (8000764 <__NVIC_SetPriority+0xd4>)
 80006a8:	1dfb      	adds	r3, r7, #7
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	b25b      	sxtb	r3, r3
 80006ae:	089b      	lsrs	r3, r3, #2
 80006b0:	33c0      	adds	r3, #192	@ 0xc0
 80006b2:	009b      	lsls	r3, r3, #2
 80006b4:	589b      	ldr	r3, [r3, r2]
 80006b6:	1dfa      	adds	r2, r7, #7
 80006b8:	7812      	ldrb	r2, [r2, #0]
 80006ba:	0011      	movs	r1, r2
 80006bc:	2203      	movs	r2, #3
 80006be:	400a      	ands	r2, r1
 80006c0:	00d2      	lsls	r2, r2, #3
 80006c2:	21ff      	movs	r1, #255	@ 0xff
 80006c4:	4091      	lsls	r1, r2
 80006c6:	000a      	movs	r2, r1
 80006c8:	43d2      	mvns	r2, r2
 80006ca:	401a      	ands	r2, r3
 80006cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	019b      	lsls	r3, r3, #6
 80006d2:	22ff      	movs	r2, #255	@ 0xff
 80006d4:	401a      	ands	r2, r3
 80006d6:	1dfb      	adds	r3, r7, #7
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	0018      	movs	r0, r3
 80006dc:	2303      	movs	r3, #3
 80006de:	4003      	ands	r3, r0
 80006e0:	00db      	lsls	r3, r3, #3
 80006e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006e4:	481f      	ldr	r0, [pc, #124]	@ (8000764 <__NVIC_SetPriority+0xd4>)
 80006e6:	1dfb      	adds	r3, r7, #7
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	b25b      	sxtb	r3, r3
 80006ec:	089b      	lsrs	r3, r3, #2
 80006ee:	430a      	orrs	r2, r1
 80006f0:	33c0      	adds	r3, #192	@ 0xc0
 80006f2:	009b      	lsls	r3, r3, #2
 80006f4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80006f6:	e031      	b.n	800075c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006f8:	4a1b      	ldr	r2, [pc, #108]	@ (8000768 <__NVIC_SetPriority+0xd8>)
 80006fa:	1dfb      	adds	r3, r7, #7
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	0019      	movs	r1, r3
 8000700:	230f      	movs	r3, #15
 8000702:	400b      	ands	r3, r1
 8000704:	3b08      	subs	r3, #8
 8000706:	089b      	lsrs	r3, r3, #2
 8000708:	3306      	adds	r3, #6
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	18d3      	adds	r3, r2, r3
 800070e:	3304      	adds	r3, #4
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	1dfa      	adds	r2, r7, #7
 8000714:	7812      	ldrb	r2, [r2, #0]
 8000716:	0011      	movs	r1, r2
 8000718:	2203      	movs	r2, #3
 800071a:	400a      	ands	r2, r1
 800071c:	00d2      	lsls	r2, r2, #3
 800071e:	21ff      	movs	r1, #255	@ 0xff
 8000720:	4091      	lsls	r1, r2
 8000722:	000a      	movs	r2, r1
 8000724:	43d2      	mvns	r2, r2
 8000726:	401a      	ands	r2, r3
 8000728:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	019b      	lsls	r3, r3, #6
 800072e:	22ff      	movs	r2, #255	@ 0xff
 8000730:	401a      	ands	r2, r3
 8000732:	1dfb      	adds	r3, r7, #7
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	0018      	movs	r0, r3
 8000738:	2303      	movs	r3, #3
 800073a:	4003      	ands	r3, r0
 800073c:	00db      	lsls	r3, r3, #3
 800073e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000740:	4809      	ldr	r0, [pc, #36]	@ (8000768 <__NVIC_SetPriority+0xd8>)
 8000742:	1dfb      	adds	r3, r7, #7
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	001c      	movs	r4, r3
 8000748:	230f      	movs	r3, #15
 800074a:	4023      	ands	r3, r4
 800074c:	3b08      	subs	r3, #8
 800074e:	089b      	lsrs	r3, r3, #2
 8000750:	430a      	orrs	r2, r1
 8000752:	3306      	adds	r3, #6
 8000754:	009b      	lsls	r3, r3, #2
 8000756:	18c3      	adds	r3, r0, r3
 8000758:	3304      	adds	r3, #4
 800075a:	601a      	str	r2, [r3, #0]
}
 800075c:	46c0      	nop			@ (mov r8, r8)
 800075e:	46bd      	mov	sp, r7
 8000760:	b003      	add	sp, #12
 8000762:	bd90      	pop	{r4, r7, pc}
 8000764:	e000e100 	.word	0xe000e100
 8000768:	e000ed00 	.word	0xe000ed00

0800076c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	1e5a      	subs	r2, r3, #1
 8000778:	2380      	movs	r3, #128	@ 0x80
 800077a:	045b      	lsls	r3, r3, #17
 800077c:	429a      	cmp	r2, r3
 800077e:	d301      	bcc.n	8000784 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000780:	2301      	movs	r3, #1
 8000782:	e010      	b.n	80007a6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000784:	4b0a      	ldr	r3, [pc, #40]	@ (80007b0 <SysTick_Config+0x44>)
 8000786:	687a      	ldr	r2, [r7, #4]
 8000788:	3a01      	subs	r2, #1
 800078a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800078c:	2301      	movs	r3, #1
 800078e:	425b      	negs	r3, r3
 8000790:	2103      	movs	r1, #3
 8000792:	0018      	movs	r0, r3
 8000794:	f7ff ff7c 	bl	8000690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000798:	4b05      	ldr	r3, [pc, #20]	@ (80007b0 <SysTick_Config+0x44>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800079e:	4b04      	ldr	r3, [pc, #16]	@ (80007b0 <SysTick_Config+0x44>)
 80007a0:	2207      	movs	r2, #7
 80007a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007a4:	2300      	movs	r3, #0
}
 80007a6:	0018      	movs	r0, r3
 80007a8:	46bd      	mov	sp, r7
 80007aa:	b002      	add	sp, #8
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	46c0      	nop			@ (mov r8, r8)
 80007b0:	e000e010 	.word	0xe000e010

080007b4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b084      	sub	sp, #16
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	60b9      	str	r1, [r7, #8]
 80007bc:	607a      	str	r2, [r7, #4]
 80007be:	210f      	movs	r1, #15
 80007c0:	187b      	adds	r3, r7, r1
 80007c2:	1c02      	adds	r2, r0, #0
 80007c4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80007c6:	68ba      	ldr	r2, [r7, #8]
 80007c8:	187b      	adds	r3, r7, r1
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	b25b      	sxtb	r3, r3
 80007ce:	0011      	movs	r1, r2
 80007d0:	0018      	movs	r0, r3
 80007d2:	f7ff ff5d 	bl	8000690 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80007d6:	46c0      	nop			@ (mov r8, r8)
 80007d8:	46bd      	mov	sp, r7
 80007da:	b004      	add	sp, #16
 80007dc:	bd80      	pop	{r7, pc}

080007de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	b082      	sub	sp, #8
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	0002      	movs	r2, r0
 80007e6:	1dfb      	adds	r3, r7, #7
 80007e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007ea:	1dfb      	adds	r3, r7, #7
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	b25b      	sxtb	r3, r3
 80007f0:	0018      	movs	r0, r3
 80007f2:	f7ff ff33 	bl	800065c <__NVIC_EnableIRQ>
}
 80007f6:	46c0      	nop			@ (mov r8, r8)
 80007f8:	46bd      	mov	sp, r7
 80007fa:	b002      	add	sp, #8
 80007fc:	bd80      	pop	{r7, pc}

080007fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007fe:	b580      	push	{r7, lr}
 8000800:	b082      	sub	sp, #8
 8000802:	af00      	add	r7, sp, #0
 8000804:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	0018      	movs	r0, r3
 800080a:	f7ff ffaf 	bl	800076c <SysTick_Config>
 800080e:	0003      	movs	r3, r0
}
 8000810:	0018      	movs	r0, r3
 8000812:	46bd      	mov	sp, r7
 8000814:	b002      	add	sp, #8
 8000816:	bd80      	pop	{r7, pc}

08000818 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2221      	movs	r2, #33	@ 0x21
 8000824:	5c9b      	ldrb	r3, [r3, r2]
 8000826:	b2db      	uxtb	r3, r3
 8000828:	2b02      	cmp	r3, #2
 800082a:	d008      	beq.n	800083e <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2204      	movs	r2, #4
 8000830:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2220      	movs	r2, #32
 8000836:	2100      	movs	r1, #0
 8000838:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800083a:	2301      	movs	r3, #1
 800083c:	e020      	b.n	8000880 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	210e      	movs	r1, #14
 800084a:	438a      	bics	r2, r1
 800084c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	681a      	ldr	r2, [r3, #0]
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2101      	movs	r1, #1
 800085a:	438a      	bics	r2, r1
 800085c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000866:	2101      	movs	r1, #1
 8000868:	4091      	lsls	r1, r2
 800086a:	000a      	movs	r2, r1
 800086c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2221      	movs	r2, #33	@ 0x21
 8000872:	2101      	movs	r1, #1
 8000874:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	2220      	movs	r2, #32
 800087a:	2100      	movs	r1, #0
 800087c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800087e:	2300      	movs	r3, #0
}
 8000880:	0018      	movs	r0, r3
 8000882:	46bd      	mov	sp, r7
 8000884:	b002      	add	sp, #8
 8000886:	bd80      	pop	{r7, pc}

08000888 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000890:	210f      	movs	r1, #15
 8000892:	187b      	adds	r3, r7, r1
 8000894:	2200      	movs	r2, #0
 8000896:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2221      	movs	r2, #33	@ 0x21
 800089c:	5c9b      	ldrb	r3, [r3, r2]
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	2b02      	cmp	r3, #2
 80008a2:	d006      	beq.n	80008b2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	2204      	movs	r2, #4
 80008a8:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	2201      	movs	r2, #1
 80008ae:	701a      	strb	r2, [r3, #0]
 80008b0:	e028      	b.n	8000904 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	681a      	ldr	r2, [r3, #0]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	210e      	movs	r1, #14
 80008be:	438a      	bics	r2, r1
 80008c0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	681a      	ldr	r2, [r3, #0]
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	2101      	movs	r1, #1
 80008ce:	438a      	bics	r2, r1
 80008d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80008da:	2101      	movs	r1, #1
 80008dc:	4091      	lsls	r1, r2
 80008de:	000a      	movs	r2, r1
 80008e0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2221      	movs	r2, #33	@ 0x21
 80008e6:	2101      	movs	r1, #1
 80008e8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	2220      	movs	r2, #32
 80008ee:	2100      	movs	r1, #0
 80008f0:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d004      	beq.n	8000904 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	0010      	movs	r0, r2
 8000902:	4798      	blx	r3
    }
  }
  return status;
 8000904:	230f      	movs	r3, #15
 8000906:	18fb      	adds	r3, r7, r3
 8000908:	781b      	ldrb	r3, [r3, #0]
}
 800090a:	0018      	movs	r0, r3
 800090c:	46bd      	mov	sp, r7
 800090e:	b004      	add	sp, #16
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b086      	sub	sp, #24
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800091e:	2300      	movs	r3, #0
 8000920:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000922:	e14f      	b.n	8000bc4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2101      	movs	r1, #1
 800092a:	697a      	ldr	r2, [r7, #20]
 800092c:	4091      	lsls	r1, r2
 800092e:	000a      	movs	r2, r1
 8000930:	4013      	ands	r3, r2
 8000932:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d100      	bne.n	800093c <HAL_GPIO_Init+0x28>
 800093a:	e140      	b.n	8000bbe <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	2203      	movs	r2, #3
 8000942:	4013      	ands	r3, r2
 8000944:	2b01      	cmp	r3, #1
 8000946:	d005      	beq.n	8000954 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	2203      	movs	r2, #3
 800094e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000950:	2b02      	cmp	r3, #2
 8000952:	d130      	bne.n	80009b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	689b      	ldr	r3, [r3, #8]
 8000958:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	2203      	movs	r2, #3
 8000960:	409a      	lsls	r2, r3
 8000962:	0013      	movs	r3, r2
 8000964:	43da      	mvns	r2, r3
 8000966:	693b      	ldr	r3, [r7, #16]
 8000968:	4013      	ands	r3, r2
 800096a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	68da      	ldr	r2, [r3, #12]
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	005b      	lsls	r3, r3, #1
 8000974:	409a      	lsls	r2, r3
 8000976:	0013      	movs	r3, r2
 8000978:	693a      	ldr	r2, [r7, #16]
 800097a:	4313      	orrs	r3, r2
 800097c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	693a      	ldr	r2, [r7, #16]
 8000982:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	685b      	ldr	r3, [r3, #4]
 8000988:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800098a:	2201      	movs	r2, #1
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	409a      	lsls	r2, r3
 8000990:	0013      	movs	r3, r2
 8000992:	43da      	mvns	r2, r3
 8000994:	693b      	ldr	r3, [r7, #16]
 8000996:	4013      	ands	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	091b      	lsrs	r3, r3, #4
 80009a0:	2201      	movs	r2, #1
 80009a2:	401a      	ands	r2, r3
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	409a      	lsls	r2, r3
 80009a8:	0013      	movs	r3, r2
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	2203      	movs	r2, #3
 80009bc:	4013      	ands	r3, r2
 80009be:	2b03      	cmp	r3, #3
 80009c0:	d017      	beq.n	80009f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	68db      	ldr	r3, [r3, #12]
 80009c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	2203      	movs	r2, #3
 80009ce:	409a      	lsls	r2, r3
 80009d0:	0013      	movs	r3, r2
 80009d2:	43da      	mvns	r2, r3
 80009d4:	693b      	ldr	r3, [r7, #16]
 80009d6:	4013      	ands	r3, r2
 80009d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	689a      	ldr	r2, [r3, #8]
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	409a      	lsls	r2, r3
 80009e4:	0013      	movs	r3, r2
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	4313      	orrs	r3, r2
 80009ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	2203      	movs	r2, #3
 80009f8:	4013      	ands	r3, r2
 80009fa:	2b02      	cmp	r3, #2
 80009fc:	d123      	bne.n	8000a46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	08da      	lsrs	r2, r3, #3
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	3208      	adds	r2, #8
 8000a06:	0092      	lsls	r2, r2, #2
 8000a08:	58d3      	ldr	r3, [r2, r3]
 8000a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	2207      	movs	r2, #7
 8000a10:	4013      	ands	r3, r2
 8000a12:	009b      	lsls	r3, r3, #2
 8000a14:	220f      	movs	r2, #15
 8000a16:	409a      	lsls	r2, r3
 8000a18:	0013      	movs	r3, r2
 8000a1a:	43da      	mvns	r2, r3
 8000a1c:	693b      	ldr	r3, [r7, #16]
 8000a1e:	4013      	ands	r3, r2
 8000a20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	691a      	ldr	r2, [r3, #16]
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	2107      	movs	r1, #7
 8000a2a:	400b      	ands	r3, r1
 8000a2c:	009b      	lsls	r3, r3, #2
 8000a2e:	409a      	lsls	r2, r3
 8000a30:	0013      	movs	r3, r2
 8000a32:	693a      	ldr	r2, [r7, #16]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	08da      	lsrs	r2, r3, #3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	3208      	adds	r2, #8
 8000a40:	0092      	lsls	r2, r2, #2
 8000a42:	6939      	ldr	r1, [r7, #16]
 8000a44:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	005b      	lsls	r3, r3, #1
 8000a50:	2203      	movs	r2, #3
 8000a52:	409a      	lsls	r2, r3
 8000a54:	0013      	movs	r3, r2
 8000a56:	43da      	mvns	r2, r3
 8000a58:	693b      	ldr	r3, [r7, #16]
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	2203      	movs	r2, #3
 8000a64:	401a      	ands	r2, r3
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	409a      	lsls	r2, r3
 8000a6c:	0013      	movs	r3, r2
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685a      	ldr	r2, [r3, #4]
 8000a7e:	23c0      	movs	r3, #192	@ 0xc0
 8000a80:	029b      	lsls	r3, r3, #10
 8000a82:	4013      	ands	r3, r2
 8000a84:	d100      	bne.n	8000a88 <HAL_GPIO_Init+0x174>
 8000a86:	e09a      	b.n	8000bbe <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a88:	4b54      	ldr	r3, [pc, #336]	@ (8000bdc <HAL_GPIO_Init+0x2c8>)
 8000a8a:	699a      	ldr	r2, [r3, #24]
 8000a8c:	4b53      	ldr	r3, [pc, #332]	@ (8000bdc <HAL_GPIO_Init+0x2c8>)
 8000a8e:	2101      	movs	r1, #1
 8000a90:	430a      	orrs	r2, r1
 8000a92:	619a      	str	r2, [r3, #24]
 8000a94:	4b51      	ldr	r3, [pc, #324]	@ (8000bdc <HAL_GPIO_Init+0x2c8>)
 8000a96:	699b      	ldr	r3, [r3, #24]
 8000a98:	2201      	movs	r2, #1
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	60bb      	str	r3, [r7, #8]
 8000a9e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000aa0:	4a4f      	ldr	r2, [pc, #316]	@ (8000be0 <HAL_GPIO_Init+0x2cc>)
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	089b      	lsrs	r3, r3, #2
 8000aa6:	3302      	adds	r3, #2
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	589b      	ldr	r3, [r3, r2]
 8000aac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	220f      	movs	r2, #15
 8000ab8:	409a      	lsls	r2, r3
 8000aba:	0013      	movs	r3, r2
 8000abc:	43da      	mvns	r2, r3
 8000abe:	693b      	ldr	r3, [r7, #16]
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ac4:	687a      	ldr	r2, [r7, #4]
 8000ac6:	2390      	movs	r3, #144	@ 0x90
 8000ac8:	05db      	lsls	r3, r3, #23
 8000aca:	429a      	cmp	r2, r3
 8000acc:	d013      	beq.n	8000af6 <HAL_GPIO_Init+0x1e2>
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	4a44      	ldr	r2, [pc, #272]	@ (8000be4 <HAL_GPIO_Init+0x2d0>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d00d      	beq.n	8000af2 <HAL_GPIO_Init+0x1de>
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	4a43      	ldr	r2, [pc, #268]	@ (8000be8 <HAL_GPIO_Init+0x2d4>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d007      	beq.n	8000aee <HAL_GPIO_Init+0x1da>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4a42      	ldr	r2, [pc, #264]	@ (8000bec <HAL_GPIO_Init+0x2d8>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d101      	bne.n	8000aea <HAL_GPIO_Init+0x1d6>
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	e006      	b.n	8000af8 <HAL_GPIO_Init+0x1e4>
 8000aea:	2305      	movs	r3, #5
 8000aec:	e004      	b.n	8000af8 <HAL_GPIO_Init+0x1e4>
 8000aee:	2302      	movs	r3, #2
 8000af0:	e002      	b.n	8000af8 <HAL_GPIO_Init+0x1e4>
 8000af2:	2301      	movs	r3, #1
 8000af4:	e000      	b.n	8000af8 <HAL_GPIO_Init+0x1e4>
 8000af6:	2300      	movs	r3, #0
 8000af8:	697a      	ldr	r2, [r7, #20]
 8000afa:	2103      	movs	r1, #3
 8000afc:	400a      	ands	r2, r1
 8000afe:	0092      	lsls	r2, r2, #2
 8000b00:	4093      	lsls	r3, r2
 8000b02:	693a      	ldr	r2, [r7, #16]
 8000b04:	4313      	orrs	r3, r2
 8000b06:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b08:	4935      	ldr	r1, [pc, #212]	@ (8000be0 <HAL_GPIO_Init+0x2cc>)
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	089b      	lsrs	r3, r3, #2
 8000b0e:	3302      	adds	r3, #2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	693a      	ldr	r2, [r7, #16]
 8000b14:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b16:	4b36      	ldr	r3, [pc, #216]	@ (8000bf0 <HAL_GPIO_Init+0x2dc>)
 8000b18:	689b      	ldr	r3, [r3, #8]
 8000b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	43da      	mvns	r2, r3
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	4013      	ands	r3, r2
 8000b24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685a      	ldr	r2, [r3, #4]
 8000b2a:	2380      	movs	r3, #128	@ 0x80
 8000b2c:	035b      	lsls	r3, r3, #13
 8000b2e:	4013      	ands	r3, r2
 8000b30:	d003      	beq.n	8000b3a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	4313      	orrs	r3, r2
 8000b38:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b3a:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf0 <HAL_GPIO_Init+0x2dc>)
 8000b3c:	693a      	ldr	r2, [r7, #16]
 8000b3e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000b40:	4b2b      	ldr	r3, [pc, #172]	@ (8000bf0 <HAL_GPIO_Init+0x2dc>)
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	43da      	mvns	r2, r3
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	685a      	ldr	r2, [r3, #4]
 8000b54:	2380      	movs	r3, #128	@ 0x80
 8000b56:	039b      	lsls	r3, r3, #14
 8000b58:	4013      	ands	r3, r2
 8000b5a:	d003      	beq.n	8000b64 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000b5c:	693a      	ldr	r2, [r7, #16]
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b64:	4b22      	ldr	r3, [pc, #136]	@ (8000bf0 <HAL_GPIO_Init+0x2dc>)
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000b6a:	4b21      	ldr	r3, [pc, #132]	@ (8000bf0 <HAL_GPIO_Init+0x2dc>)
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	43da      	mvns	r2, r3
 8000b74:	693b      	ldr	r3, [r7, #16]
 8000b76:	4013      	ands	r3, r2
 8000b78:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	685a      	ldr	r2, [r3, #4]
 8000b7e:	2380      	movs	r3, #128	@ 0x80
 8000b80:	029b      	lsls	r3, r3, #10
 8000b82:	4013      	ands	r3, r2
 8000b84:	d003      	beq.n	8000b8e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b8e:	4b18      	ldr	r3, [pc, #96]	@ (8000bf0 <HAL_GPIO_Init+0x2dc>)
 8000b90:	693a      	ldr	r2, [r7, #16]
 8000b92:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000b94:	4b16      	ldr	r3, [pc, #88]	@ (8000bf0 <HAL_GPIO_Init+0x2dc>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	43da      	mvns	r2, r3
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	685a      	ldr	r2, [r3, #4]
 8000ba8:	2380      	movs	r3, #128	@ 0x80
 8000baa:	025b      	lsls	r3, r3, #9
 8000bac:	4013      	ands	r3, r2
 8000bae:	d003      	beq.n	8000bb8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000bb0:	693a      	ldr	r2, [r7, #16]
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf0 <HAL_GPIO_Init+0x2dc>)
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	40da      	lsrs	r2, r3
 8000bcc:	1e13      	subs	r3, r2, #0
 8000bce:	d000      	beq.n	8000bd2 <HAL_GPIO_Init+0x2be>
 8000bd0:	e6a8      	b.n	8000924 <HAL_GPIO_Init+0x10>
  } 
}
 8000bd2:	46c0      	nop			@ (mov r8, r8)
 8000bd4:	46c0      	nop			@ (mov r8, r8)
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	b006      	add	sp, #24
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	40010000 	.word	0x40010000
 8000be4:	48000400 	.word	0x48000400
 8000be8:	48000800 	.word	0x48000800
 8000bec:	48000c00 	.word	0x48000c00
 8000bf0:	40010400 	.word	0x40010400

08000bf4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b086      	sub	sp, #24
 8000bf8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	60fb      	str	r3, [r7, #12]
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60bb      	str	r3, [r7, #8]
 8000c02:	2300      	movs	r3, #0
 8000c04:	617b      	str	r3, [r7, #20]
 8000c06:	2300      	movs	r3, #0
 8000c08:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8000c0e:	4b20      	ldr	r3, [pc, #128]	@ (8000c90 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	220c      	movs	r2, #12
 8000c18:	4013      	ands	r3, r2
 8000c1a:	2b04      	cmp	r3, #4
 8000c1c:	d002      	beq.n	8000c24 <HAL_RCC_GetSysClockFreq+0x30>
 8000c1e:	2b08      	cmp	r3, #8
 8000c20:	d003      	beq.n	8000c2a <HAL_RCC_GetSysClockFreq+0x36>
 8000c22:	e02c      	b.n	8000c7e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000c24:	4b1b      	ldr	r3, [pc, #108]	@ (8000c94 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000c26:	613b      	str	r3, [r7, #16]
      break;
 8000c28:	e02c      	b.n	8000c84 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	0c9b      	lsrs	r3, r3, #18
 8000c2e:	220f      	movs	r2, #15
 8000c30:	4013      	ands	r3, r2
 8000c32:	4a19      	ldr	r2, [pc, #100]	@ (8000c98 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000c34:	5cd3      	ldrb	r3, [r2, r3]
 8000c36:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000c38:	4b15      	ldr	r3, [pc, #84]	@ (8000c90 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c3c:	220f      	movs	r2, #15
 8000c3e:	4013      	ands	r3, r2
 8000c40:	4a16      	ldr	r2, [pc, #88]	@ (8000c9c <HAL_RCC_GetSysClockFreq+0xa8>)
 8000c42:	5cd3      	ldrb	r3, [r2, r3]
 8000c44:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000c46:	68fa      	ldr	r2, [r7, #12]
 8000c48:	2380      	movs	r3, #128	@ 0x80
 8000c4a:	025b      	lsls	r3, r3, #9
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	d009      	beq.n	8000c64 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000c50:	68b9      	ldr	r1, [r7, #8]
 8000c52:	4810      	ldr	r0, [pc, #64]	@ (8000c94 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000c54:	f7ff fa60 	bl	8000118 <__udivsi3>
 8000c58:	0003      	movs	r3, r0
 8000c5a:	001a      	movs	r2, r3
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4353      	muls	r3, r2
 8000c60:	617b      	str	r3, [r7, #20]
 8000c62:	e009      	b.n	8000c78 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8000c64:	6879      	ldr	r1, [r7, #4]
 8000c66:	000a      	movs	r2, r1
 8000c68:	0152      	lsls	r2, r2, #5
 8000c6a:	1a52      	subs	r2, r2, r1
 8000c6c:	0193      	lsls	r3, r2, #6
 8000c6e:	1a9b      	subs	r3, r3, r2
 8000c70:	00db      	lsls	r3, r3, #3
 8000c72:	185b      	adds	r3, r3, r1
 8000c74:	021b      	lsls	r3, r3, #8
 8000c76:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	613b      	str	r3, [r7, #16]
      break;
 8000c7c:	e002      	b.n	8000c84 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000c7e:	4b05      	ldr	r3, [pc, #20]	@ (8000c94 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000c80:	613b      	str	r3, [r7, #16]
      break;
 8000c82:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8000c84:	693b      	ldr	r3, [r7, #16]
}
 8000c86:	0018      	movs	r0, r3
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	b006      	add	sp, #24
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	46c0      	nop			@ (mov r8, r8)
 8000c90:	40021000 	.word	0x40021000
 8000c94:	007a1200 	.word	0x007a1200
 8000c98:	08002488 	.word	0x08002488
 8000c9c:	08002498 	.word	0x08002498

08000ca0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000ca4:	4b02      	ldr	r3, [pc, #8]	@ (8000cb0 <HAL_RCC_GetHCLKFreq+0x10>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
}
 8000ca8:	0018      	movs	r0, r3
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	46c0      	nop			@ (mov r8, r8)
 8000cb0:	20000004 	.word	0x20000004

08000cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000cb8:	f7ff fff2 	bl	8000ca0 <HAL_RCC_GetHCLKFreq>
 8000cbc:	0001      	movs	r1, r0
 8000cbe:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	0a1b      	lsrs	r3, r3, #8
 8000cc4:	2207      	movs	r2, #7
 8000cc6:	4013      	ands	r3, r2
 8000cc8:	4a04      	ldr	r2, [pc, #16]	@ (8000cdc <HAL_RCC_GetPCLK1Freq+0x28>)
 8000cca:	5cd3      	ldrb	r3, [r2, r3]
 8000ccc:	40d9      	lsrs	r1, r3
 8000cce:	000b      	movs	r3, r1
}    
 8000cd0:	0018      	movs	r0, r3
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	46c0      	nop			@ (mov r8, r8)
 8000cd8:	40021000 	.word	0x40021000
 8000cdc:	08002480 	.word	0x08002480

08000ce0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d101      	bne.n	8000cf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e044      	b.n	8000d7c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d107      	bne.n	8000d0a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	2278      	movs	r2, #120	@ 0x78
 8000cfe:	2100      	movs	r1, #0
 8000d00:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	0018      	movs	r0, r3
 8000d06:	f7ff fb99 	bl	800043c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2224      	movs	r2, #36	@ 0x24
 8000d0e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	2101      	movs	r1, #1
 8000d1c:	438a      	bics	r2, r1
 8000d1e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d003      	beq.n	8000d30 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	f000 fdc8 	bl	80018c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	0018      	movs	r0, r3
 8000d34:	f000 fc84 	bl	8001640 <UART_SetConfig>
 8000d38:	0003      	movs	r3, r0
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	d101      	bne.n	8000d42 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e01c      	b.n	8000d7c <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	685a      	ldr	r2, [r3, #4]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	490d      	ldr	r1, [pc, #52]	@ (8000d84 <HAL_UART_Init+0xa4>)
 8000d4e:	400a      	ands	r2, r1
 8000d50:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	689a      	ldr	r2, [r3, #8]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	212a      	movs	r1, #42	@ 0x2a
 8000d5e:	438a      	bics	r2, r1
 8000d60:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2101      	movs	r1, #1
 8000d6e:	430a      	orrs	r2, r1
 8000d70:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	0018      	movs	r0, r3
 8000d76:	f000 fe57 	bl	8001a28 <UART_CheckIdleState>
 8000d7a:	0003      	movs	r3, r0
}
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b002      	add	sp, #8
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	ffffb7ff 	.word	0xffffb7ff

08000d88 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b08a      	sub	sp, #40	@ 0x28
 8000d8c:	af02      	add	r7, sp, #8
 8000d8e:	60f8      	str	r0, [r7, #12]
 8000d90:	60b9      	str	r1, [r7, #8]
 8000d92:	603b      	str	r3, [r7, #0]
 8000d94:	1dbb      	adds	r3, r7, #6
 8000d96:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000d9c:	2b20      	cmp	r3, #32
 8000d9e:	d000      	beq.n	8000da2 <HAL_UART_Transmit+0x1a>
 8000da0:	e08c      	b.n	8000ebc <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d003      	beq.n	8000db0 <HAL_UART_Transmit+0x28>
 8000da8:	1dbb      	adds	r3, r7, #6
 8000daa:	881b      	ldrh	r3, [r3, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d101      	bne.n	8000db4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8000db0:	2301      	movs	r3, #1
 8000db2:	e084      	b.n	8000ebe <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	689a      	ldr	r2, [r3, #8]
 8000db8:	2380      	movs	r3, #128	@ 0x80
 8000dba:	015b      	lsls	r3, r3, #5
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	d109      	bne.n	8000dd4 <HAL_UART_Transmit+0x4c>
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	691b      	ldr	r3, [r3, #16]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d105      	bne.n	8000dd4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	2201      	movs	r2, #1
 8000dcc:	4013      	ands	r3, r2
 8000dce:	d001      	beq.n	8000dd4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	e074      	b.n	8000ebe <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	2284      	movs	r2, #132	@ 0x84
 8000dd8:	2100      	movs	r1, #0
 8000dda:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	2221      	movs	r2, #33	@ 0x21
 8000de0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8000de2:	f7ff fc31 	bl	8000648 <HAL_GetTick>
 8000de6:	0003      	movs	r3, r0
 8000de8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	1dba      	adds	r2, r7, #6
 8000dee:	2150      	movs	r1, #80	@ 0x50
 8000df0:	8812      	ldrh	r2, [r2, #0]
 8000df2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	1dba      	adds	r2, r7, #6
 8000df8:	2152      	movs	r1, #82	@ 0x52
 8000dfa:	8812      	ldrh	r2, [r2, #0]
 8000dfc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	689a      	ldr	r2, [r3, #8]
 8000e02:	2380      	movs	r3, #128	@ 0x80
 8000e04:	015b      	lsls	r3, r3, #5
 8000e06:	429a      	cmp	r2, r3
 8000e08:	d108      	bne.n	8000e1c <HAL_UART_Transmit+0x94>
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	691b      	ldr	r3, [r3, #16]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d104      	bne.n	8000e1c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8000e12:	2300      	movs	r3, #0
 8000e14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	61bb      	str	r3, [r7, #24]
 8000e1a:	e003      	b.n	8000e24 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8000e20:	2300      	movs	r3, #0
 8000e22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8000e24:	e02f      	b.n	8000e86 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000e26:	697a      	ldr	r2, [r7, #20]
 8000e28:	68f8      	ldr	r0, [r7, #12]
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	9300      	str	r3, [sp, #0]
 8000e2e:	0013      	movs	r3, r2
 8000e30:	2200      	movs	r2, #0
 8000e32:	2180      	movs	r1, #128	@ 0x80
 8000e34:	f000 fea0 	bl	8001b78 <UART_WaitOnFlagUntilTimeout>
 8000e38:	1e03      	subs	r3, r0, #0
 8000e3a:	d004      	beq.n	8000e46 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	2220      	movs	r2, #32
 8000e40:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8000e42:	2303      	movs	r3, #3
 8000e44:	e03b      	b.n	8000ebe <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d10b      	bne.n	8000e64 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8000e4c:	69bb      	ldr	r3, [r7, #24]
 8000e4e:	881a      	ldrh	r2, [r3, #0]
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	05d2      	lsls	r2, r2, #23
 8000e56:	0dd2      	lsrs	r2, r2, #23
 8000e58:	b292      	uxth	r2, r2
 8000e5a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	3302      	adds	r3, #2
 8000e60:	61bb      	str	r3, [r7, #24]
 8000e62:	e007      	b.n	8000e74 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	781a      	ldrb	r2, [r3, #0]
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	3301      	adds	r3, #1
 8000e72:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	2252      	movs	r2, #82	@ 0x52
 8000e78:	5a9b      	ldrh	r3, [r3, r2]
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	b299      	uxth	r1, r3
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	2252      	movs	r2, #82	@ 0x52
 8000e84:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	2252      	movs	r2, #82	@ 0x52
 8000e8a:	5a9b      	ldrh	r3, [r3, r2]
 8000e8c:	b29b      	uxth	r3, r3
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d1c9      	bne.n	8000e26 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000e92:	697a      	ldr	r2, [r7, #20]
 8000e94:	68f8      	ldr	r0, [r7, #12]
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	9300      	str	r3, [sp, #0]
 8000e9a:	0013      	movs	r3, r2
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2140      	movs	r1, #64	@ 0x40
 8000ea0:	f000 fe6a 	bl	8001b78 <UART_WaitOnFlagUntilTimeout>
 8000ea4:	1e03      	subs	r3, r0, #0
 8000ea6:	d004      	beq.n	8000eb2 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	2220      	movs	r2, #32
 8000eac:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8000eae:	2303      	movs	r3, #3
 8000eb0:	e005      	b.n	8000ebe <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	2220      	movs	r2, #32
 8000eb6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	e000      	b.n	8000ebe <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8000ebc:	2302      	movs	r3, #2
  }
}
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b008      	add	sp, #32
 8000ec4:	bd80      	pop	{r7, pc}
	...

08000ec8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b088      	sub	sp, #32
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	1dbb      	adds	r3, r7, #6
 8000ed4:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000eda:	2b20      	cmp	r3, #32
 8000edc:	d15b      	bne.n	8000f96 <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 8000ede:	68bb      	ldr	r3, [r7, #8]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d003      	beq.n	8000eec <HAL_UART_Transmit_IT+0x24>
 8000ee4:	1dbb      	adds	r3, r7, #6
 8000ee6:	881b      	ldrh	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d101      	bne.n	8000ef0 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8000eec:	2301      	movs	r3, #1
 8000eee:	e053      	b.n	8000f98 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	689a      	ldr	r2, [r3, #8]
 8000ef4:	2380      	movs	r3, #128	@ 0x80
 8000ef6:	015b      	lsls	r3, r3, #5
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	d109      	bne.n	8000f10 <HAL_UART_Transmit_IT+0x48>
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	691b      	ldr	r3, [r3, #16]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d105      	bne.n	8000f10 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	2201      	movs	r2, #1
 8000f08:	4013      	ands	r3, r2
 8000f0a:	d001      	beq.n	8000f10 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	e043      	b.n	8000f98 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	68ba      	ldr	r2, [r7, #8]
 8000f14:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	1dba      	adds	r2, r7, #6
 8000f1a:	2150      	movs	r1, #80	@ 0x50
 8000f1c:	8812      	ldrh	r2, [r2, #0]
 8000f1e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	1dba      	adds	r2, r7, #6
 8000f24:	2152      	movs	r1, #82	@ 0x52
 8000f26:	8812      	ldrh	r2, [r2, #0]
 8000f28:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	2284      	movs	r2, #132	@ 0x84
 8000f34:	2100      	movs	r1, #0
 8000f36:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	2221      	movs	r2, #33	@ 0x21
 8000f3c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	689a      	ldr	r2, [r3, #8]
 8000f42:	2380      	movs	r3, #128	@ 0x80
 8000f44:	015b      	lsls	r3, r3, #5
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d107      	bne.n	8000f5a <HAL_UART_Transmit_IT+0x92>
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	691b      	ldr	r3, [r3, #16]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d103      	bne.n	8000f5a <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	4a12      	ldr	r2, [pc, #72]	@ (8000fa0 <HAL_UART_Transmit_IT+0xd8>)
 8000f56:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000f58:	e002      	b.n	8000f60 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	4a11      	ldr	r2, [pc, #68]	@ (8000fa4 <HAL_UART_Transmit_IT+0xdc>)
 8000f5e:	66da      	str	r2, [r3, #108]	@ 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000f60:	f3ef 8310 	mrs	r3, PRIMASK
 8000f64:	613b      	str	r3, [r7, #16]
  return(result);
 8000f66:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8000f68:	61fb      	str	r3, [r7, #28]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	f383 8810 	msr	PRIMASK, r3
}
 8000f74:	46c0      	nop			@ (mov r8, r8)
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2180      	movs	r1, #128	@ 0x80
 8000f82:	430a      	orrs	r2, r1
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000f8a:	69bb      	ldr	r3, [r7, #24]
 8000f8c:	f383 8810 	msr	PRIMASK, r3
}
 8000f90:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8000f92:	2300      	movs	r3, #0
 8000f94:	e000      	b.n	8000f98 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8000f96:	2302      	movs	r3, #2
  }
}
 8000f98:	0018      	movs	r0, r3
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	b008      	add	sp, #32
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	08001f6d 	.word	0x08001f6d
 8000fa4:	08001ebb 	.word	0x08001ebb

08000fa8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b088      	sub	sp, #32
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	60b9      	str	r1, [r7, #8]
 8000fb2:	1dbb      	adds	r3, r7, #6
 8000fb4:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	2280      	movs	r2, #128	@ 0x80
 8000fba:	589b      	ldr	r3, [r3, r2]
 8000fbc:	2b20      	cmp	r3, #32
 8000fbe:	d145      	bne.n	800104c <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d003      	beq.n	8000fce <HAL_UART_Receive_IT+0x26>
 8000fc6:	1dbb      	adds	r3, r7, #6
 8000fc8:	881b      	ldrh	r3, [r3, #0]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d101      	bne.n	8000fd2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e03d      	b.n	800104e <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	689a      	ldr	r2, [r3, #8]
 8000fd6:	2380      	movs	r3, #128	@ 0x80
 8000fd8:	015b      	lsls	r3, r3, #5
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d109      	bne.n	8000ff2 <HAL_UART_Receive_IT+0x4a>
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	691b      	ldr	r3, [r3, #16]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d105      	bne.n	8000ff2 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	2201      	movs	r2, #1
 8000fea:	4013      	ands	r3, r2
 8000fec:	d001      	beq.n	8000ff2 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e02d      	b.n	800104e <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	685a      	ldr	r2, [r3, #4]
 8000ffe:	2380      	movs	r3, #128	@ 0x80
 8001000:	041b      	lsls	r3, r3, #16
 8001002:	4013      	ands	r3, r2
 8001004:	d019      	beq.n	800103a <HAL_UART_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001006:	f3ef 8310 	mrs	r3, PRIMASK
 800100a:	613b      	str	r3, [r7, #16]
  return(result);
 800100c:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800100e:	61fb      	str	r3, [r7, #28]
 8001010:	2301      	movs	r3, #1
 8001012:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	f383 8810 	msr	PRIMASK, r3
}
 800101a:	46c0      	nop			@ (mov r8, r8)
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	2180      	movs	r1, #128	@ 0x80
 8001028:	04c9      	lsls	r1, r1, #19
 800102a:	430a      	orrs	r2, r1
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	f383 8810 	msr	PRIMASK, r3
}
 8001038:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800103a:	1dbb      	adds	r3, r7, #6
 800103c:	881a      	ldrh	r2, [r3, #0]
 800103e:	68b9      	ldr	r1, [r7, #8]
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	0018      	movs	r0, r3
 8001044:	f000 fe08 	bl	8001c58 <UART_Start_Receive_IT>
 8001048:	0003      	movs	r3, r0
 800104a:	e000      	b.n	800104e <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 800104c:	2302      	movs	r3, #2
  }
}
 800104e:	0018      	movs	r0, r3
 8001050:	46bd      	mov	sp, r7
 8001052:	b008      	add	sp, #32
 8001054:	bd80      	pop	{r7, pc}
	...

08001058 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b0ab      	sub	sp, #172	@ 0xac
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	69db      	ldr	r3, [r3, #28]
 8001066:	22a4      	movs	r2, #164	@ 0xa4
 8001068:	18b9      	adds	r1, r7, r2
 800106a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	20a0      	movs	r0, #160	@ 0xa0
 8001074:	1839      	adds	r1, r7, r0
 8001076:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	219c      	movs	r1, #156	@ 0x9c
 8001080:	1879      	adds	r1, r7, r1
 8001082:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001084:	0011      	movs	r1, r2
 8001086:	18bb      	adds	r3, r7, r2
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a99      	ldr	r2, [pc, #612]	@ (80012f0 <HAL_UART_IRQHandler+0x298>)
 800108c:	4013      	ands	r3, r2
 800108e:	2298      	movs	r2, #152	@ 0x98
 8001090:	18bc      	adds	r4, r7, r2
 8001092:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8001094:	18bb      	adds	r3, r7, r2
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d114      	bne.n	80010c6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800109c:	187b      	adds	r3, r7, r1
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2220      	movs	r2, #32
 80010a2:	4013      	ands	r3, r2
 80010a4:	d00f      	beq.n	80010c6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80010a6:	183b      	adds	r3, r7, r0
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	2220      	movs	r2, #32
 80010ac:	4013      	ands	r3, r2
 80010ae:	d00a      	beq.n	80010c6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d100      	bne.n	80010ba <HAL_UART_IRQHandler+0x62>
 80010b8:	e29e      	b.n	80015f8 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	0010      	movs	r0, r2
 80010c2:	4798      	blx	r3
      }
      return;
 80010c4:	e298      	b.n	80015f8 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80010c6:	2398      	movs	r3, #152	@ 0x98
 80010c8:	18fb      	adds	r3, r7, r3
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d100      	bne.n	80010d2 <HAL_UART_IRQHandler+0x7a>
 80010d0:	e114      	b.n	80012fc <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80010d2:	239c      	movs	r3, #156	@ 0x9c
 80010d4:	18fb      	adds	r3, r7, r3
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2201      	movs	r2, #1
 80010da:	4013      	ands	r3, r2
 80010dc:	d106      	bne.n	80010ec <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80010de:	23a0      	movs	r3, #160	@ 0xa0
 80010e0:	18fb      	adds	r3, r7, r3
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a83      	ldr	r2, [pc, #524]	@ (80012f4 <HAL_UART_IRQHandler+0x29c>)
 80010e6:	4013      	ands	r3, r2
 80010e8:	d100      	bne.n	80010ec <HAL_UART_IRQHandler+0x94>
 80010ea:	e107      	b.n	80012fc <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80010ec:	23a4      	movs	r3, #164	@ 0xa4
 80010ee:	18fb      	adds	r3, r7, r3
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2201      	movs	r2, #1
 80010f4:	4013      	ands	r3, r2
 80010f6:	d012      	beq.n	800111e <HAL_UART_IRQHandler+0xc6>
 80010f8:	23a0      	movs	r3, #160	@ 0xa0
 80010fa:	18fb      	adds	r3, r7, r3
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	2380      	movs	r3, #128	@ 0x80
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	4013      	ands	r3, r2
 8001104:	d00b      	beq.n	800111e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2201      	movs	r2, #1
 800110c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2284      	movs	r2, #132	@ 0x84
 8001112:	589b      	ldr	r3, [r3, r2]
 8001114:	2201      	movs	r2, #1
 8001116:	431a      	orrs	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2184      	movs	r1, #132	@ 0x84
 800111c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800111e:	23a4      	movs	r3, #164	@ 0xa4
 8001120:	18fb      	adds	r3, r7, r3
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2202      	movs	r2, #2
 8001126:	4013      	ands	r3, r2
 8001128:	d011      	beq.n	800114e <HAL_UART_IRQHandler+0xf6>
 800112a:	239c      	movs	r3, #156	@ 0x9c
 800112c:	18fb      	adds	r3, r7, r3
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2201      	movs	r2, #1
 8001132:	4013      	ands	r3, r2
 8001134:	d00b      	beq.n	800114e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2202      	movs	r2, #2
 800113c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2284      	movs	r2, #132	@ 0x84
 8001142:	589b      	ldr	r3, [r3, r2]
 8001144:	2204      	movs	r2, #4
 8001146:	431a      	orrs	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2184      	movs	r1, #132	@ 0x84
 800114c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800114e:	23a4      	movs	r3, #164	@ 0xa4
 8001150:	18fb      	adds	r3, r7, r3
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2204      	movs	r2, #4
 8001156:	4013      	ands	r3, r2
 8001158:	d011      	beq.n	800117e <HAL_UART_IRQHandler+0x126>
 800115a:	239c      	movs	r3, #156	@ 0x9c
 800115c:	18fb      	adds	r3, r7, r3
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2201      	movs	r2, #1
 8001162:	4013      	ands	r3, r2
 8001164:	d00b      	beq.n	800117e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2204      	movs	r2, #4
 800116c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2284      	movs	r2, #132	@ 0x84
 8001172:	589b      	ldr	r3, [r3, r2]
 8001174:	2202      	movs	r2, #2
 8001176:	431a      	orrs	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2184      	movs	r1, #132	@ 0x84
 800117c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800117e:	23a4      	movs	r3, #164	@ 0xa4
 8001180:	18fb      	adds	r3, r7, r3
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2208      	movs	r2, #8
 8001186:	4013      	ands	r3, r2
 8001188:	d017      	beq.n	80011ba <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800118a:	23a0      	movs	r3, #160	@ 0xa0
 800118c:	18fb      	adds	r3, r7, r3
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2220      	movs	r2, #32
 8001192:	4013      	ands	r3, r2
 8001194:	d105      	bne.n	80011a2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8001196:	239c      	movs	r3, #156	@ 0x9c
 8001198:	18fb      	adds	r3, r7, r3
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2201      	movs	r2, #1
 800119e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80011a0:	d00b      	beq.n	80011ba <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2208      	movs	r2, #8
 80011a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2284      	movs	r2, #132	@ 0x84
 80011ae:	589b      	ldr	r3, [r3, r2]
 80011b0:	2208      	movs	r2, #8
 80011b2:	431a      	orrs	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2184      	movs	r1, #132	@ 0x84
 80011b8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80011ba:	23a4      	movs	r3, #164	@ 0xa4
 80011bc:	18fb      	adds	r3, r7, r3
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	2380      	movs	r3, #128	@ 0x80
 80011c2:	011b      	lsls	r3, r3, #4
 80011c4:	4013      	ands	r3, r2
 80011c6:	d013      	beq.n	80011f0 <HAL_UART_IRQHandler+0x198>
 80011c8:	23a0      	movs	r3, #160	@ 0xa0
 80011ca:	18fb      	adds	r3, r7, r3
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	2380      	movs	r3, #128	@ 0x80
 80011d0:	04db      	lsls	r3, r3, #19
 80011d2:	4013      	ands	r3, r2
 80011d4:	d00c      	beq.n	80011f0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2280      	movs	r2, #128	@ 0x80
 80011dc:	0112      	lsls	r2, r2, #4
 80011de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2284      	movs	r2, #132	@ 0x84
 80011e4:	589b      	ldr	r3, [r3, r2]
 80011e6:	2220      	movs	r2, #32
 80011e8:	431a      	orrs	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2184      	movs	r1, #132	@ 0x84
 80011ee:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2284      	movs	r2, #132	@ 0x84
 80011f4:	589b      	ldr	r3, [r3, r2]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d100      	bne.n	80011fc <HAL_UART_IRQHandler+0x1a4>
 80011fa:	e1ff      	b.n	80015fc <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80011fc:	23a4      	movs	r3, #164	@ 0xa4
 80011fe:	18fb      	adds	r3, r7, r3
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2220      	movs	r2, #32
 8001204:	4013      	ands	r3, r2
 8001206:	d00e      	beq.n	8001226 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001208:	23a0      	movs	r3, #160	@ 0xa0
 800120a:	18fb      	adds	r3, r7, r3
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	2220      	movs	r2, #32
 8001210:	4013      	ands	r3, r2
 8001212:	d008      	beq.n	8001226 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001218:	2b00      	cmp	r3, #0
 800121a:	d004      	beq.n	8001226 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	0010      	movs	r0, r2
 8001224:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2284      	movs	r2, #132	@ 0x84
 800122a:	589b      	ldr	r3, [r3, r2]
 800122c:	2194      	movs	r1, #148	@ 0x94
 800122e:	187a      	adds	r2, r7, r1
 8001230:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	2240      	movs	r2, #64	@ 0x40
 800123a:	4013      	ands	r3, r2
 800123c:	2b40      	cmp	r3, #64	@ 0x40
 800123e:	d004      	beq.n	800124a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001240:	187b      	adds	r3, r7, r1
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2228      	movs	r2, #40	@ 0x28
 8001246:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001248:	d047      	beq.n	80012da <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	0018      	movs	r0, r3
 800124e:	f000 fdb9 	bl	8001dc4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	2240      	movs	r2, #64	@ 0x40
 800125a:	4013      	ands	r3, r2
 800125c:	2b40      	cmp	r3, #64	@ 0x40
 800125e:	d137      	bne.n	80012d0 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001260:	f3ef 8310 	mrs	r3, PRIMASK
 8001264:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8001266:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001268:	2090      	movs	r0, #144	@ 0x90
 800126a:	183a      	adds	r2, r7, r0
 800126c:	6013      	str	r3, [r2, #0]
 800126e:	2301      	movs	r3, #1
 8001270:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001272:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001274:	f383 8810 	msr	PRIMASK, r3
}
 8001278:	46c0      	nop			@ (mov r8, r8)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	689a      	ldr	r2, [r3, #8]
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2140      	movs	r1, #64	@ 0x40
 8001286:	438a      	bics	r2, r1
 8001288:	609a      	str	r2, [r3, #8]
 800128a:	183b      	adds	r3, r7, r0
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001290:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001292:	f383 8810 	msr	PRIMASK, r3
}
 8001296:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800129c:	2b00      	cmp	r3, #0
 800129e:	d012      	beq.n	80012c6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012a4:	4a14      	ldr	r2, [pc, #80]	@ (80012f8 <HAL_UART_IRQHandler+0x2a0>)
 80012a6:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012ac:	0018      	movs	r0, r3
 80012ae:	f7ff faeb 	bl	8000888 <HAL_DMA_Abort_IT>
 80012b2:	1e03      	subs	r3, r0, #0
 80012b4:	d01a      	beq.n	80012ec <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012c0:	0018      	movs	r0, r3
 80012c2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80012c4:	e012      	b.n	80012ec <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	0018      	movs	r0, r3
 80012ca:	f000 f9a5 	bl	8001618 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80012ce:	e00d      	b.n	80012ec <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	0018      	movs	r0, r3
 80012d4:	f000 f9a0 	bl	8001618 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80012d8:	e008      	b.n	80012ec <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	0018      	movs	r0, r3
 80012de:	f000 f99b 	bl	8001618 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2284      	movs	r2, #132	@ 0x84
 80012e6:	2100      	movs	r1, #0
 80012e8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80012ea:	e187      	b.n	80015fc <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80012ec:	46c0      	nop			@ (mov r8, r8)
    return;
 80012ee:	e185      	b.n	80015fc <HAL_UART_IRQHandler+0x5a4>
 80012f0:	0000080f 	.word	0x0000080f
 80012f4:	04000120 	.word	0x04000120
 80012f8:	08001e8d 	.word	0x08001e8d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001300:	2b01      	cmp	r3, #1
 8001302:	d000      	beq.n	8001306 <HAL_UART_IRQHandler+0x2ae>
 8001304:	e139      	b.n	800157a <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8001306:	23a4      	movs	r3, #164	@ 0xa4
 8001308:	18fb      	adds	r3, r7, r3
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2210      	movs	r2, #16
 800130e:	4013      	ands	r3, r2
 8001310:	d100      	bne.n	8001314 <HAL_UART_IRQHandler+0x2bc>
 8001312:	e132      	b.n	800157a <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8001314:	23a0      	movs	r3, #160	@ 0xa0
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2210      	movs	r2, #16
 800131c:	4013      	ands	r3, r2
 800131e:	d100      	bne.n	8001322 <HAL_UART_IRQHandler+0x2ca>
 8001320:	e12b      	b.n	800157a <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2210      	movs	r2, #16
 8001328:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	2240      	movs	r2, #64	@ 0x40
 8001332:	4013      	ands	r3, r2
 8001334:	2b40      	cmp	r3, #64	@ 0x40
 8001336:	d000      	beq.n	800133a <HAL_UART_IRQHandler+0x2e2>
 8001338:	e09f      	b.n	800147a <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	685a      	ldr	r2, [r3, #4]
 8001342:	217e      	movs	r1, #126	@ 0x7e
 8001344:	187b      	adds	r3, r7, r1
 8001346:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8001348:	187b      	adds	r3, r7, r1
 800134a:	881b      	ldrh	r3, [r3, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d100      	bne.n	8001352 <HAL_UART_IRQHandler+0x2fa>
 8001350:	e156      	b.n	8001600 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2258      	movs	r2, #88	@ 0x58
 8001356:	5a9b      	ldrh	r3, [r3, r2]
 8001358:	187a      	adds	r2, r7, r1
 800135a:	8812      	ldrh	r2, [r2, #0]
 800135c:	429a      	cmp	r2, r3
 800135e:	d300      	bcc.n	8001362 <HAL_UART_IRQHandler+0x30a>
 8001360:	e14e      	b.n	8001600 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	187a      	adds	r2, r7, r1
 8001366:	215a      	movs	r1, #90	@ 0x5a
 8001368:	8812      	ldrh	r2, [r2, #0]
 800136a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001370:	699b      	ldr	r3, [r3, #24]
 8001372:	2b20      	cmp	r3, #32
 8001374:	d06f      	beq.n	8001456 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001376:	f3ef 8310 	mrs	r3, PRIMASK
 800137a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800137c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800137e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001380:	2301      	movs	r3, #1
 8001382:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001386:	f383 8810 	msr	PRIMASK, r3
}
 800138a:	46c0      	nop			@ (mov r8, r8)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	499e      	ldr	r1, [pc, #632]	@ (8001610 <HAL_UART_IRQHandler+0x5b8>)
 8001398:	400a      	ands	r2, r1
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800139e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80013a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013a2:	f383 8810 	msr	PRIMASK, r3
}
 80013a6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80013a8:	f3ef 8310 	mrs	r3, PRIMASK
 80013ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80013ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80013b0:	677b      	str	r3, [r7, #116]	@ 0x74
 80013b2:	2301      	movs	r3, #1
 80013b4:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80013b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013b8:	f383 8810 	msr	PRIMASK, r3
}
 80013bc:	46c0      	nop			@ (mov r8, r8)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	689a      	ldr	r2, [r3, #8]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2101      	movs	r1, #1
 80013ca:	438a      	bics	r2, r1
 80013cc:	609a      	str	r2, [r3, #8]
 80013ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80013d0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80013d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80013d4:	f383 8810 	msr	PRIMASK, r3
}
 80013d8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80013da:	f3ef 8310 	mrs	r3, PRIMASK
 80013de:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80013e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80013e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80013e4:	2301      	movs	r3, #1
 80013e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80013e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80013ea:	f383 8810 	msr	PRIMASK, r3
}
 80013ee:	46c0      	nop			@ (mov r8, r8)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	689a      	ldr	r2, [r3, #8]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2140      	movs	r1, #64	@ 0x40
 80013fc:	438a      	bics	r2, r1
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001402:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001404:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001406:	f383 8810 	msr	PRIMASK, r3
}
 800140a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2280      	movs	r2, #128	@ 0x80
 8001410:	2120      	movs	r1, #32
 8001412:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2200      	movs	r2, #0
 8001418:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800141a:	f3ef 8310 	mrs	r3, PRIMASK
 800141e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8001420:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001422:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001424:	2301      	movs	r3, #1
 8001426:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001428:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800142a:	f383 8810 	msr	PRIMASK, r3
}
 800142e:	46c0      	nop			@ (mov r8, r8)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2110      	movs	r1, #16
 800143c:	438a      	bics	r2, r1
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001442:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001444:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001446:	f383 8810 	msr	PRIMASK, r3
}
 800144a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001450:	0018      	movs	r0, r3
 8001452:	f7ff f9e1 	bl	8000818 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2202      	movs	r2, #2
 800145a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2258      	movs	r2, #88	@ 0x58
 8001460:	5a9a      	ldrh	r2, [r3, r2]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	215a      	movs	r1, #90	@ 0x5a
 8001466:	5a5b      	ldrh	r3, [r3, r1]
 8001468:	b29b      	uxth	r3, r3
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	b29a      	uxth	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	0011      	movs	r1, r2
 8001472:	0018      	movs	r0, r3
 8001474:	f000 f8d8 	bl	8001628 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8001478:	e0c2      	b.n	8001600 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2258      	movs	r2, #88	@ 0x58
 800147e:	5a99      	ldrh	r1, [r3, r2]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	225a      	movs	r2, #90	@ 0x5a
 8001484:	5a9b      	ldrh	r3, [r3, r2]
 8001486:	b29a      	uxth	r2, r3
 8001488:	208e      	movs	r0, #142	@ 0x8e
 800148a:	183b      	adds	r3, r7, r0
 800148c:	1a8a      	subs	r2, r1, r2
 800148e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	225a      	movs	r2, #90	@ 0x5a
 8001494:	5a9b      	ldrh	r3, [r3, r2]
 8001496:	b29b      	uxth	r3, r3
 8001498:	2b00      	cmp	r3, #0
 800149a:	d100      	bne.n	800149e <HAL_UART_IRQHandler+0x446>
 800149c:	e0b2      	b.n	8001604 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 800149e:	183b      	adds	r3, r7, r0
 80014a0:	881b      	ldrh	r3, [r3, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d100      	bne.n	80014a8 <HAL_UART_IRQHandler+0x450>
 80014a6:	e0ad      	b.n	8001604 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80014a8:	f3ef 8310 	mrs	r3, PRIMASK
 80014ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80014ae:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80014b0:	2488      	movs	r4, #136	@ 0x88
 80014b2:	193a      	adds	r2, r7, r4
 80014b4:	6013      	str	r3, [r2, #0]
 80014b6:	2301      	movs	r3, #1
 80014b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	f383 8810 	msr	PRIMASK, r3
}
 80014c0:	46c0      	nop			@ (mov r8, r8)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4951      	ldr	r1, [pc, #324]	@ (8001614 <HAL_UART_IRQHandler+0x5bc>)
 80014ce:	400a      	ands	r2, r1
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	193b      	adds	r3, r7, r4
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	f383 8810 	msr	PRIMASK, r3
}
 80014de:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80014e0:	f3ef 8310 	mrs	r3, PRIMASK
 80014e4:	61bb      	str	r3, [r7, #24]
  return(result);
 80014e6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80014e8:	2484      	movs	r4, #132	@ 0x84
 80014ea:	193a      	adds	r2, r7, r4
 80014ec:	6013      	str	r3, [r2, #0]
 80014ee:	2301      	movs	r3, #1
 80014f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	f383 8810 	msr	PRIMASK, r3
}
 80014f8:	46c0      	nop			@ (mov r8, r8)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	689a      	ldr	r2, [r3, #8]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2101      	movs	r1, #1
 8001506:	438a      	bics	r2, r1
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	193b      	adds	r3, r7, r4
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001510:	6a3b      	ldr	r3, [r7, #32]
 8001512:	f383 8810 	msr	PRIMASK, r3
}
 8001516:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2280      	movs	r2, #128	@ 0x80
 800151c:	2120      	movs	r1, #32
 800151e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2200      	movs	r2, #0
 8001524:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2200      	movs	r2, #0
 800152a:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800152c:	f3ef 8310 	mrs	r3, PRIMASK
 8001530:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8001532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001534:	2480      	movs	r4, #128	@ 0x80
 8001536:	193a      	adds	r2, r7, r4
 8001538:	6013      	str	r3, [r2, #0]
 800153a:	2301      	movs	r3, #1
 800153c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800153e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001540:	f383 8810 	msr	PRIMASK, r3
}
 8001544:	46c0      	nop			@ (mov r8, r8)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2110      	movs	r1, #16
 8001552:	438a      	bics	r2, r1
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	193b      	adds	r3, r7, r4
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800155c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800155e:	f383 8810 	msr	PRIMASK, r3
}
 8001562:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2202      	movs	r2, #2
 8001568:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800156a:	183b      	adds	r3, r7, r0
 800156c:	881a      	ldrh	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	0011      	movs	r1, r2
 8001572:	0018      	movs	r0, r3
 8001574:	f000 f858 	bl	8001628 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8001578:	e044      	b.n	8001604 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800157a:	23a4      	movs	r3, #164	@ 0xa4
 800157c:	18fb      	adds	r3, r7, r3
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	2380      	movs	r3, #128	@ 0x80
 8001582:	035b      	lsls	r3, r3, #13
 8001584:	4013      	ands	r3, r2
 8001586:	d010      	beq.n	80015aa <HAL_UART_IRQHandler+0x552>
 8001588:	239c      	movs	r3, #156	@ 0x9c
 800158a:	18fb      	adds	r3, r7, r3
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	2380      	movs	r3, #128	@ 0x80
 8001590:	03db      	lsls	r3, r3, #15
 8001592:	4013      	ands	r3, r2
 8001594:	d009      	beq.n	80015aa <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2280      	movs	r2, #128	@ 0x80
 800159c:	0352      	lsls	r2, r2, #13
 800159e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	0018      	movs	r0, r3
 80015a4:	f000 ff24 	bl	80023f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80015a8:	e02f      	b.n	800160a <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80015aa:	23a4      	movs	r3, #164	@ 0xa4
 80015ac:	18fb      	adds	r3, r7, r3
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2280      	movs	r2, #128	@ 0x80
 80015b2:	4013      	ands	r3, r2
 80015b4:	d00f      	beq.n	80015d6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80015b6:	23a0      	movs	r3, #160	@ 0xa0
 80015b8:	18fb      	adds	r3, r7, r3
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2280      	movs	r2, #128	@ 0x80
 80015be:	4013      	ands	r3, r2
 80015c0:	d009      	beq.n	80015d6 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d01e      	beq.n	8001608 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	0010      	movs	r0, r2
 80015d2:	4798      	blx	r3
    }
    return;
 80015d4:	e018      	b.n	8001608 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80015d6:	23a4      	movs	r3, #164	@ 0xa4
 80015d8:	18fb      	adds	r3, r7, r3
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2240      	movs	r2, #64	@ 0x40
 80015de:	4013      	ands	r3, r2
 80015e0:	d013      	beq.n	800160a <HAL_UART_IRQHandler+0x5b2>
 80015e2:	23a0      	movs	r3, #160	@ 0xa0
 80015e4:	18fb      	adds	r3, r7, r3
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2240      	movs	r2, #64	@ 0x40
 80015ea:	4013      	ands	r3, r2
 80015ec:	d00d      	beq.n	800160a <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	0018      	movs	r0, r3
 80015f2:	f000 fd19 	bl	8002028 <UART_EndTransmit_IT>
    return;
 80015f6:	e008      	b.n	800160a <HAL_UART_IRQHandler+0x5b2>
      return;
 80015f8:	46c0      	nop			@ (mov r8, r8)
 80015fa:	e006      	b.n	800160a <HAL_UART_IRQHandler+0x5b2>
    return;
 80015fc:	46c0      	nop			@ (mov r8, r8)
 80015fe:	e004      	b.n	800160a <HAL_UART_IRQHandler+0x5b2>
      return;
 8001600:	46c0      	nop			@ (mov r8, r8)
 8001602:	e002      	b.n	800160a <HAL_UART_IRQHandler+0x5b2>
      return;
 8001604:	46c0      	nop			@ (mov r8, r8)
 8001606:	e000      	b.n	800160a <HAL_UART_IRQHandler+0x5b2>
    return;
 8001608:	46c0      	nop			@ (mov r8, r8)
  }

}
 800160a:	46bd      	mov	sp, r7
 800160c:	b02b      	add	sp, #172	@ 0xac
 800160e:	bd90      	pop	{r4, r7, pc}
 8001610:	fffffeff 	.word	0xfffffeff
 8001614:	fffffedf 	.word	0xfffffedf

08001618 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8001620:	46c0      	nop			@ (mov r8, r8)
 8001622:	46bd      	mov	sp, r7
 8001624:	b002      	add	sp, #8
 8001626:	bd80      	pop	{r7, pc}

08001628 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	000a      	movs	r2, r1
 8001632:	1cbb      	adds	r3, r7, #2
 8001634:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001636:	46c0      	nop			@ (mov r8, r8)
 8001638:	46bd      	mov	sp, r7
 800163a:	b002      	add	sp, #8
 800163c:	bd80      	pop	{r7, pc}
	...

08001640 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b088      	sub	sp, #32
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001648:	231e      	movs	r3, #30
 800164a:	18fb      	adds	r3, r7, r3
 800164c:	2200      	movs	r2, #0
 800164e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689a      	ldr	r2, [r3, #8]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	691b      	ldr	r3, [r3, #16]
 8001658:	431a      	orrs	r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	695b      	ldr	r3, [r3, #20]
 800165e:	431a      	orrs	r2, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	69db      	ldr	r3, [r3, #28]
 8001664:	4313      	orrs	r3, r2
 8001666:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a8d      	ldr	r2, [pc, #564]	@ (80018a4 <UART_SetConfig+0x264>)
 8001670:	4013      	ands	r3, r2
 8001672:	0019      	movs	r1, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	697a      	ldr	r2, [r7, #20]
 800167a:	430a      	orrs	r2, r1
 800167c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	4a88      	ldr	r2, [pc, #544]	@ (80018a8 <UART_SetConfig+0x268>)
 8001686:	4013      	ands	r3, r2
 8001688:	0019      	movs	r1, r3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	68da      	ldr	r2, [r3, #12]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	430a      	orrs	r2, r1
 8001694:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	699b      	ldr	r3, [r3, #24]
 800169a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6a1b      	ldr	r3, [r3, #32]
 80016a0:	697a      	ldr	r2, [r7, #20]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	4a7f      	ldr	r2, [pc, #508]	@ (80018ac <UART_SetConfig+0x26c>)
 80016ae:	4013      	ands	r3, r2
 80016b0:	0019      	movs	r1, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	697a      	ldr	r2, [r7, #20]
 80016b8:	430a      	orrs	r2, r1
 80016ba:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a7b      	ldr	r2, [pc, #492]	@ (80018b0 <UART_SetConfig+0x270>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d127      	bne.n	8001716 <UART_SetConfig+0xd6>
 80016c6:	4b7b      	ldr	r3, [pc, #492]	@ (80018b4 <UART_SetConfig+0x274>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	2203      	movs	r2, #3
 80016cc:	4013      	ands	r3, r2
 80016ce:	2b03      	cmp	r3, #3
 80016d0:	d00d      	beq.n	80016ee <UART_SetConfig+0xae>
 80016d2:	d81b      	bhi.n	800170c <UART_SetConfig+0xcc>
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d014      	beq.n	8001702 <UART_SetConfig+0xc2>
 80016d8:	d818      	bhi.n	800170c <UART_SetConfig+0xcc>
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d002      	beq.n	80016e4 <UART_SetConfig+0xa4>
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d00a      	beq.n	80016f8 <UART_SetConfig+0xb8>
 80016e2:	e013      	b.n	800170c <UART_SetConfig+0xcc>
 80016e4:	231f      	movs	r3, #31
 80016e6:	18fb      	adds	r3, r7, r3
 80016e8:	2200      	movs	r2, #0
 80016ea:	701a      	strb	r2, [r3, #0]
 80016ec:	e021      	b.n	8001732 <UART_SetConfig+0xf2>
 80016ee:	231f      	movs	r3, #31
 80016f0:	18fb      	adds	r3, r7, r3
 80016f2:	2202      	movs	r2, #2
 80016f4:	701a      	strb	r2, [r3, #0]
 80016f6:	e01c      	b.n	8001732 <UART_SetConfig+0xf2>
 80016f8:	231f      	movs	r3, #31
 80016fa:	18fb      	adds	r3, r7, r3
 80016fc:	2204      	movs	r2, #4
 80016fe:	701a      	strb	r2, [r3, #0]
 8001700:	e017      	b.n	8001732 <UART_SetConfig+0xf2>
 8001702:	231f      	movs	r3, #31
 8001704:	18fb      	adds	r3, r7, r3
 8001706:	2208      	movs	r2, #8
 8001708:	701a      	strb	r2, [r3, #0]
 800170a:	e012      	b.n	8001732 <UART_SetConfig+0xf2>
 800170c:	231f      	movs	r3, #31
 800170e:	18fb      	adds	r3, r7, r3
 8001710:	2210      	movs	r2, #16
 8001712:	701a      	strb	r2, [r3, #0]
 8001714:	e00d      	b.n	8001732 <UART_SetConfig+0xf2>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a67      	ldr	r2, [pc, #412]	@ (80018b8 <UART_SetConfig+0x278>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d104      	bne.n	800172a <UART_SetConfig+0xea>
 8001720:	231f      	movs	r3, #31
 8001722:	18fb      	adds	r3, r7, r3
 8001724:	2200      	movs	r2, #0
 8001726:	701a      	strb	r2, [r3, #0]
 8001728:	e003      	b.n	8001732 <UART_SetConfig+0xf2>
 800172a:	231f      	movs	r3, #31
 800172c:	18fb      	adds	r3, r7, r3
 800172e:	2210      	movs	r2, #16
 8001730:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	69da      	ldr	r2, [r3, #28]
 8001736:	2380      	movs	r3, #128	@ 0x80
 8001738:	021b      	lsls	r3, r3, #8
 800173a:	429a      	cmp	r2, r3
 800173c:	d15c      	bne.n	80017f8 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800173e:	231f      	movs	r3, #31
 8001740:	18fb      	adds	r3, r7, r3
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b08      	cmp	r3, #8
 8001746:	d015      	beq.n	8001774 <UART_SetConfig+0x134>
 8001748:	dc18      	bgt.n	800177c <UART_SetConfig+0x13c>
 800174a:	2b04      	cmp	r3, #4
 800174c:	d00d      	beq.n	800176a <UART_SetConfig+0x12a>
 800174e:	dc15      	bgt.n	800177c <UART_SetConfig+0x13c>
 8001750:	2b00      	cmp	r3, #0
 8001752:	d002      	beq.n	800175a <UART_SetConfig+0x11a>
 8001754:	2b02      	cmp	r3, #2
 8001756:	d005      	beq.n	8001764 <UART_SetConfig+0x124>
 8001758:	e010      	b.n	800177c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800175a:	f7ff faab 	bl	8000cb4 <HAL_RCC_GetPCLK1Freq>
 800175e:	0003      	movs	r3, r0
 8001760:	61bb      	str	r3, [r7, #24]
        break;
 8001762:	e012      	b.n	800178a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001764:	4b55      	ldr	r3, [pc, #340]	@ (80018bc <UART_SetConfig+0x27c>)
 8001766:	61bb      	str	r3, [r7, #24]
        break;
 8001768:	e00f      	b.n	800178a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800176a:	f7ff fa43 	bl	8000bf4 <HAL_RCC_GetSysClockFreq>
 800176e:	0003      	movs	r3, r0
 8001770:	61bb      	str	r3, [r7, #24]
        break;
 8001772:	e00a      	b.n	800178a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001774:	2380      	movs	r3, #128	@ 0x80
 8001776:	021b      	lsls	r3, r3, #8
 8001778:	61bb      	str	r3, [r7, #24]
        break;
 800177a:	e006      	b.n	800178a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800177c:	2300      	movs	r3, #0
 800177e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001780:	231e      	movs	r3, #30
 8001782:	18fb      	adds	r3, r7, r3
 8001784:	2201      	movs	r2, #1
 8001786:	701a      	strb	r2, [r3, #0]
        break;
 8001788:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d100      	bne.n	8001792 <UART_SetConfig+0x152>
 8001790:	e07a      	b.n	8001888 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	005a      	lsls	r2, r3, #1
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	085b      	lsrs	r3, r3, #1
 800179c:	18d2      	adds	r2, r2, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	0019      	movs	r1, r3
 80017a4:	0010      	movs	r0, r2
 80017a6:	f7fe fcb7 	bl	8000118 <__udivsi3>
 80017aa:	0003      	movs	r3, r0
 80017ac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	2b0f      	cmp	r3, #15
 80017b2:	d91c      	bls.n	80017ee <UART_SetConfig+0x1ae>
 80017b4:	693a      	ldr	r2, [r7, #16]
 80017b6:	2380      	movs	r3, #128	@ 0x80
 80017b8:	025b      	lsls	r3, r3, #9
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d217      	bcs.n	80017ee <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	200e      	movs	r0, #14
 80017c4:	183b      	adds	r3, r7, r0
 80017c6:	210f      	movs	r1, #15
 80017c8:	438a      	bics	r2, r1
 80017ca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	085b      	lsrs	r3, r3, #1
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	2207      	movs	r2, #7
 80017d4:	4013      	ands	r3, r2
 80017d6:	b299      	uxth	r1, r3
 80017d8:	183b      	adds	r3, r7, r0
 80017da:	183a      	adds	r2, r7, r0
 80017dc:	8812      	ldrh	r2, [r2, #0]
 80017de:	430a      	orrs	r2, r1
 80017e0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	183a      	adds	r2, r7, r0
 80017e8:	8812      	ldrh	r2, [r2, #0]
 80017ea:	60da      	str	r2, [r3, #12]
 80017ec:	e04c      	b.n	8001888 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80017ee:	231e      	movs	r3, #30
 80017f0:	18fb      	adds	r3, r7, r3
 80017f2:	2201      	movs	r2, #1
 80017f4:	701a      	strb	r2, [r3, #0]
 80017f6:	e047      	b.n	8001888 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80017f8:	231f      	movs	r3, #31
 80017fa:	18fb      	adds	r3, r7, r3
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b08      	cmp	r3, #8
 8001800:	d015      	beq.n	800182e <UART_SetConfig+0x1ee>
 8001802:	dc18      	bgt.n	8001836 <UART_SetConfig+0x1f6>
 8001804:	2b04      	cmp	r3, #4
 8001806:	d00d      	beq.n	8001824 <UART_SetConfig+0x1e4>
 8001808:	dc15      	bgt.n	8001836 <UART_SetConfig+0x1f6>
 800180a:	2b00      	cmp	r3, #0
 800180c:	d002      	beq.n	8001814 <UART_SetConfig+0x1d4>
 800180e:	2b02      	cmp	r3, #2
 8001810:	d005      	beq.n	800181e <UART_SetConfig+0x1de>
 8001812:	e010      	b.n	8001836 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001814:	f7ff fa4e 	bl	8000cb4 <HAL_RCC_GetPCLK1Freq>
 8001818:	0003      	movs	r3, r0
 800181a:	61bb      	str	r3, [r7, #24]
        break;
 800181c:	e012      	b.n	8001844 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800181e:	4b27      	ldr	r3, [pc, #156]	@ (80018bc <UART_SetConfig+0x27c>)
 8001820:	61bb      	str	r3, [r7, #24]
        break;
 8001822:	e00f      	b.n	8001844 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001824:	f7ff f9e6 	bl	8000bf4 <HAL_RCC_GetSysClockFreq>
 8001828:	0003      	movs	r3, r0
 800182a:	61bb      	str	r3, [r7, #24]
        break;
 800182c:	e00a      	b.n	8001844 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800182e:	2380      	movs	r3, #128	@ 0x80
 8001830:	021b      	lsls	r3, r3, #8
 8001832:	61bb      	str	r3, [r7, #24]
        break;
 8001834:	e006      	b.n	8001844 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8001836:	2300      	movs	r3, #0
 8001838:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800183a:	231e      	movs	r3, #30
 800183c:	18fb      	adds	r3, r7, r3
 800183e:	2201      	movs	r2, #1
 8001840:	701a      	strb	r2, [r3, #0]
        break;
 8001842:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d01e      	beq.n	8001888 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	085a      	lsrs	r2, r3, #1
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	18d2      	adds	r2, r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	0019      	movs	r1, r3
 800185a:	0010      	movs	r0, r2
 800185c:	f7fe fc5c 	bl	8000118 <__udivsi3>
 8001860:	0003      	movs	r3, r0
 8001862:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	2b0f      	cmp	r3, #15
 8001868:	d90a      	bls.n	8001880 <UART_SetConfig+0x240>
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	2380      	movs	r3, #128	@ 0x80
 800186e:	025b      	lsls	r3, r3, #9
 8001870:	429a      	cmp	r2, r3
 8001872:	d205      	bcs.n	8001880 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	b29a      	uxth	r2, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	e003      	b.n	8001888 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8001880:	231e      	movs	r3, #30
 8001882:	18fb      	adds	r3, r7, r3
 8001884:	2201      	movs	r2, #1
 8001886:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2200      	movs	r2, #0
 800188c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2200      	movs	r2, #0
 8001892:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8001894:	231e      	movs	r3, #30
 8001896:	18fb      	adds	r3, r7, r3
 8001898:	781b      	ldrb	r3, [r3, #0]
}
 800189a:	0018      	movs	r0, r3
 800189c:	46bd      	mov	sp, r7
 800189e:	b008      	add	sp, #32
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	46c0      	nop			@ (mov r8, r8)
 80018a4:	ffff69f3 	.word	0xffff69f3
 80018a8:	ffffcfff 	.word	0xffffcfff
 80018ac:	fffff4ff 	.word	0xfffff4ff
 80018b0:	40013800 	.word	0x40013800
 80018b4:	40021000 	.word	0x40021000
 80018b8:	40004400 	.word	0x40004400
 80018bc:	007a1200 	.word	0x007a1200

080018c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018cc:	2208      	movs	r2, #8
 80018ce:	4013      	ands	r3, r2
 80018d0:	d00b      	beq.n	80018ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	4a4a      	ldr	r2, [pc, #296]	@ (8001a04 <UART_AdvFeatureConfig+0x144>)
 80018da:	4013      	ands	r3, r2
 80018dc:	0019      	movs	r1, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	430a      	orrs	r2, r1
 80018e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ee:	2201      	movs	r2, #1
 80018f0:	4013      	ands	r3, r2
 80018f2:	d00b      	beq.n	800190c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	4a43      	ldr	r2, [pc, #268]	@ (8001a08 <UART_AdvFeatureConfig+0x148>)
 80018fc:	4013      	ands	r3, r2
 80018fe:	0019      	movs	r1, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	430a      	orrs	r2, r1
 800190a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001910:	2202      	movs	r2, #2
 8001912:	4013      	ands	r3, r2
 8001914:	d00b      	beq.n	800192e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	4a3b      	ldr	r2, [pc, #236]	@ (8001a0c <UART_AdvFeatureConfig+0x14c>)
 800191e:	4013      	ands	r3, r2
 8001920:	0019      	movs	r1, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	430a      	orrs	r2, r1
 800192c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001932:	2204      	movs	r2, #4
 8001934:	4013      	ands	r3, r2
 8001936:	d00b      	beq.n	8001950 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	4a34      	ldr	r2, [pc, #208]	@ (8001a10 <UART_AdvFeatureConfig+0x150>)
 8001940:	4013      	ands	r3, r2
 8001942:	0019      	movs	r1, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	430a      	orrs	r2, r1
 800194e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001954:	2210      	movs	r2, #16
 8001956:	4013      	ands	r3, r2
 8001958:	d00b      	beq.n	8001972 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	4a2c      	ldr	r2, [pc, #176]	@ (8001a14 <UART_AdvFeatureConfig+0x154>)
 8001962:	4013      	ands	r3, r2
 8001964:	0019      	movs	r1, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	430a      	orrs	r2, r1
 8001970:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001976:	2220      	movs	r2, #32
 8001978:	4013      	ands	r3, r2
 800197a:	d00b      	beq.n	8001994 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	4a25      	ldr	r2, [pc, #148]	@ (8001a18 <UART_AdvFeatureConfig+0x158>)
 8001984:	4013      	ands	r3, r2
 8001986:	0019      	movs	r1, r3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	430a      	orrs	r2, r1
 8001992:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001998:	2240      	movs	r2, #64	@ 0x40
 800199a:	4013      	ands	r3, r2
 800199c:	d01d      	beq.n	80019da <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	4a1d      	ldr	r2, [pc, #116]	@ (8001a1c <UART_AdvFeatureConfig+0x15c>)
 80019a6:	4013      	ands	r3, r2
 80019a8:	0019      	movs	r1, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	430a      	orrs	r2, r1
 80019b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019ba:	2380      	movs	r3, #128	@ 0x80
 80019bc:	035b      	lsls	r3, r3, #13
 80019be:	429a      	cmp	r2, r3
 80019c0:	d10b      	bne.n	80019da <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	4a15      	ldr	r2, [pc, #84]	@ (8001a20 <UART_AdvFeatureConfig+0x160>)
 80019ca:	4013      	ands	r3, r2
 80019cc:	0019      	movs	r1, r3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	430a      	orrs	r2, r1
 80019d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019de:	2280      	movs	r2, #128	@ 0x80
 80019e0:	4013      	ands	r3, r2
 80019e2:	d00b      	beq.n	80019fc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001a24 <UART_AdvFeatureConfig+0x164>)
 80019ec:	4013      	ands	r3, r2
 80019ee:	0019      	movs	r1, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	430a      	orrs	r2, r1
 80019fa:	605a      	str	r2, [r3, #4]
  }
}
 80019fc:	46c0      	nop			@ (mov r8, r8)
 80019fe:	46bd      	mov	sp, r7
 8001a00:	b002      	add	sp, #8
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	ffff7fff 	.word	0xffff7fff
 8001a08:	fffdffff 	.word	0xfffdffff
 8001a0c:	fffeffff 	.word	0xfffeffff
 8001a10:	fffbffff 	.word	0xfffbffff
 8001a14:	ffffefff 	.word	0xffffefff
 8001a18:	ffffdfff 	.word	0xffffdfff
 8001a1c:	ffefffff 	.word	0xffefffff
 8001a20:	ff9fffff 	.word	0xff9fffff
 8001a24:	fff7ffff 	.word	0xfff7ffff

08001a28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b092      	sub	sp, #72	@ 0x48
 8001a2c:	af02      	add	r7, sp, #8
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2284      	movs	r2, #132	@ 0x84
 8001a34:	2100      	movs	r1, #0
 8001a36:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001a38:	f7fe fe06 	bl	8000648 <HAL_GetTick>
 8001a3c:	0003      	movs	r3, r0
 8001a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2208      	movs	r2, #8
 8001a48:	4013      	ands	r3, r2
 8001a4a:	2b08      	cmp	r3, #8
 8001a4c:	d12c      	bne.n	8001aa8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001a4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a50:	2280      	movs	r2, #128	@ 0x80
 8001a52:	0391      	lsls	r1, r2, #14
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	4a46      	ldr	r2, [pc, #280]	@ (8001b70 <UART_CheckIdleState+0x148>)
 8001a58:	9200      	str	r2, [sp, #0]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f000 f88c 	bl	8001b78 <UART_WaitOnFlagUntilTimeout>
 8001a60:	1e03      	subs	r3, r0, #0
 8001a62:	d021      	beq.n	8001aa8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a64:	f3ef 8310 	mrs	r3, PRIMASK
 8001a68:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8001a6c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a6e:	2301      	movs	r3, #1
 8001a70:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a74:	f383 8810 	msr	PRIMASK, r3
}
 8001a78:	46c0      	nop			@ (mov r8, r8)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2180      	movs	r1, #128	@ 0x80
 8001a86:	438a      	bics	r2, r1
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a90:	f383 8810 	msr	PRIMASK, r3
}
 8001a94:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2220      	movs	r2, #32
 8001a9a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2278      	movs	r2, #120	@ 0x78
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e05f      	b.n	8001b68 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	2204      	movs	r2, #4
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	2b04      	cmp	r3, #4
 8001ab4:	d146      	bne.n	8001b44 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001ab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ab8:	2280      	movs	r2, #128	@ 0x80
 8001aba:	03d1      	lsls	r1, r2, #15
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	4a2c      	ldr	r2, [pc, #176]	@ (8001b70 <UART_CheckIdleState+0x148>)
 8001ac0:	9200      	str	r2, [sp, #0]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f000 f858 	bl	8001b78 <UART_WaitOnFlagUntilTimeout>
 8001ac8:	1e03      	subs	r3, r0, #0
 8001aca:	d03b      	beq.n	8001b44 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001acc:	f3ef 8310 	mrs	r3, PRIMASK
 8001ad0:	60fb      	str	r3, [r7, #12]
  return(result);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001ad4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	f383 8810 	msr	PRIMASK, r3
}
 8001ae0:	46c0      	nop			@ (mov r8, r8)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4921      	ldr	r1, [pc, #132]	@ (8001b74 <UART_CheckIdleState+0x14c>)
 8001aee:	400a      	ands	r2, r1
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001af4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	f383 8810 	msr	PRIMASK, r3
}
 8001afc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001afe:	f3ef 8310 	mrs	r3, PRIMASK
 8001b02:	61bb      	str	r3, [r7, #24]
  return(result);
 8001b04:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b06:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b08:	2301      	movs	r3, #1
 8001b0a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	f383 8810 	msr	PRIMASK, r3
}
 8001b12:	46c0      	nop			@ (mov r8, r8)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	689a      	ldr	r2, [r3, #8]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2101      	movs	r1, #1
 8001b20:	438a      	bics	r2, r1
 8001b22:	609a      	str	r2, [r3, #8]
 8001b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b26:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b28:	6a3b      	ldr	r3, [r7, #32]
 8001b2a:	f383 8810 	msr	PRIMASK, r3
}
 8001b2e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2280      	movs	r2, #128	@ 0x80
 8001b34:	2120      	movs	r1, #32
 8001b36:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2278      	movs	r2, #120	@ 0x78
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	e011      	b.n	8001b68 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2220      	movs	r2, #32
 8001b48:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2280      	movs	r2, #128	@ 0x80
 8001b4e:	2120      	movs	r1, #32
 8001b50:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2200      	movs	r2, #0
 8001b56:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2278      	movs	r2, #120	@ 0x78
 8001b62:	2100      	movs	r1, #0
 8001b64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	0018      	movs	r0, r3
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	b010      	add	sp, #64	@ 0x40
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	01ffffff 	.word	0x01ffffff
 8001b74:	fffffedf 	.word	0xfffffedf

08001b78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	603b      	str	r3, [r7, #0]
 8001b84:	1dfb      	adds	r3, r7, #7
 8001b86:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b88:	e051      	b.n	8001c2e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	d04e      	beq.n	8001c2e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b90:	f7fe fd5a 	bl	8000648 <HAL_GetTick>
 8001b94:	0002      	movs	r2, r0
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d302      	bcc.n	8001ba6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e051      	b.n	8001c4e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2204      	movs	r2, #4
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	d03b      	beq.n	8001c2e <UART_WaitOnFlagUntilTimeout+0xb6>
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	2b80      	cmp	r3, #128	@ 0x80
 8001bba:	d038      	beq.n	8001c2e <UART_WaitOnFlagUntilTimeout+0xb6>
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	2b40      	cmp	r3, #64	@ 0x40
 8001bc0:	d035      	beq.n	8001c2e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	69db      	ldr	r3, [r3, #28]
 8001bc8:	2208      	movs	r2, #8
 8001bca:	4013      	ands	r3, r2
 8001bcc:	2b08      	cmp	r3, #8
 8001bce:	d111      	bne.n	8001bf4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2208      	movs	r2, #8
 8001bd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	0018      	movs	r0, r3
 8001bdc:	f000 f8f2 	bl	8001dc4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2284      	movs	r2, #132	@ 0x84
 8001be4:	2108      	movs	r1, #8
 8001be6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	2278      	movs	r2, #120	@ 0x78
 8001bec:	2100      	movs	r1, #0
 8001bee:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e02c      	b.n	8001c4e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	69da      	ldr	r2, [r3, #28]
 8001bfa:	2380      	movs	r3, #128	@ 0x80
 8001bfc:	011b      	lsls	r3, r3, #4
 8001bfe:	401a      	ands	r2, r3
 8001c00:	2380      	movs	r3, #128	@ 0x80
 8001c02:	011b      	lsls	r3, r3, #4
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d112      	bne.n	8001c2e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2280      	movs	r2, #128	@ 0x80
 8001c0e:	0112      	lsls	r2, r2, #4
 8001c10:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	0018      	movs	r0, r3
 8001c16:	f000 f8d5 	bl	8001dc4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	2284      	movs	r2, #132	@ 0x84
 8001c1e:	2120      	movs	r1, #32
 8001c20:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2278      	movs	r2, #120	@ 0x78
 8001c26:	2100      	movs	r1, #0
 8001c28:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e00f      	b.n	8001c4e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	69db      	ldr	r3, [r3, #28]
 8001c34:	68ba      	ldr	r2, [r7, #8]
 8001c36:	4013      	ands	r3, r2
 8001c38:	68ba      	ldr	r2, [r7, #8]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	425a      	negs	r2, r3
 8001c3e:	4153      	adcs	r3, r2
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	001a      	movs	r2, r3
 8001c44:	1dfb      	adds	r3, r7, #7
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d09e      	beq.n	8001b8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	0018      	movs	r0, r3
 8001c50:	46bd      	mov	sp, r7
 8001c52:	b004      	add	sp, #16
 8001c54:	bd80      	pop	{r7, pc}
	...

08001c58 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b090      	sub	sp, #64	@ 0x40
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	60f8      	str	r0, [r7, #12]
 8001c60:	60b9      	str	r1, [r7, #8]
 8001c62:	1dbb      	adds	r3, r7, #6
 8001c64:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	68ba      	ldr	r2, [r7, #8]
 8001c6a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	1dba      	adds	r2, r7, #6
 8001c70:	2158      	movs	r1, #88	@ 0x58
 8001c72:	8812      	ldrh	r2, [r2, #0]
 8001c74:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	1dba      	adds	r2, r7, #6
 8001c7a:	215a      	movs	r1, #90	@ 0x5a
 8001c7c:	8812      	ldrh	r2, [r2, #0]
 8001c7e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2200      	movs	r2, #0
 8001c84:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	689a      	ldr	r2, [r3, #8]
 8001c8a:	2380      	movs	r3, #128	@ 0x80
 8001c8c:	015b      	lsls	r3, r3, #5
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d10d      	bne.n	8001cae <UART_Start_Receive_IT+0x56>
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	691b      	ldr	r3, [r3, #16]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d104      	bne.n	8001ca4 <UART_Start_Receive_IT+0x4c>
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	225c      	movs	r2, #92	@ 0x5c
 8001c9e:	4946      	ldr	r1, [pc, #280]	@ (8001db8 <UART_Start_Receive_IT+0x160>)
 8001ca0:	5299      	strh	r1, [r3, r2]
 8001ca2:	e01a      	b.n	8001cda <UART_Start_Receive_IT+0x82>
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	225c      	movs	r2, #92	@ 0x5c
 8001ca8:	21ff      	movs	r1, #255	@ 0xff
 8001caa:	5299      	strh	r1, [r3, r2]
 8001cac:	e015      	b.n	8001cda <UART_Start_Receive_IT+0x82>
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d10d      	bne.n	8001cd2 <UART_Start_Receive_IT+0x7a>
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	691b      	ldr	r3, [r3, #16]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d104      	bne.n	8001cc8 <UART_Start_Receive_IT+0x70>
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	225c      	movs	r2, #92	@ 0x5c
 8001cc2:	21ff      	movs	r1, #255	@ 0xff
 8001cc4:	5299      	strh	r1, [r3, r2]
 8001cc6:	e008      	b.n	8001cda <UART_Start_Receive_IT+0x82>
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	225c      	movs	r2, #92	@ 0x5c
 8001ccc:	217f      	movs	r1, #127	@ 0x7f
 8001cce:	5299      	strh	r1, [r3, r2]
 8001cd0:	e003      	b.n	8001cda <UART_Start_Receive_IT+0x82>
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	225c      	movs	r2, #92	@ 0x5c
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2284      	movs	r2, #132	@ 0x84
 8001cde:	2100      	movs	r1, #0
 8001ce0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	2280      	movs	r2, #128	@ 0x80
 8001ce6:	2122      	movs	r1, #34	@ 0x22
 8001ce8:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001cea:	f3ef 8310 	mrs	r3, PRIMASK
 8001cee:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8001cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cfa:	f383 8810 	msr	PRIMASK, r3
}
 8001cfe:	46c0      	nop			@ (mov r8, r8)
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	689a      	ldr	r2, [r3, #8]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	430a      	orrs	r2, r1
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d12:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d16:	f383 8810 	msr	PRIMASK, r3
}
 8001d1a:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	689a      	ldr	r2, [r3, #8]
 8001d20:	2380      	movs	r3, #128	@ 0x80
 8001d22:	015b      	lsls	r3, r3, #5
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d107      	bne.n	8001d38 <UART_Start_Receive_IT+0xe0>
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d103      	bne.n	8001d38 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	4a22      	ldr	r2, [pc, #136]	@ (8001dbc <UART_Start_Receive_IT+0x164>)
 8001d34:	669a      	str	r2, [r3, #104]	@ 0x68
 8001d36:	e002      	b.n	8001d3e <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4a21      	ldr	r2, [pc, #132]	@ (8001dc0 <UART_Start_Receive_IT+0x168>)
 8001d3c:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	691b      	ldr	r3, [r3, #16]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d019      	beq.n	8001d7a <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d46:	f3ef 8310 	mrs	r3, PRIMASK
 8001d4a:	61fb      	str	r3, [r7, #28]
  return(result);
 8001d4c:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001d4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d50:	2301      	movs	r3, #1
 8001d52:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d54:	6a3b      	ldr	r3, [r7, #32]
 8001d56:	f383 8810 	msr	PRIMASK, r3
}
 8001d5a:	46c0      	nop			@ (mov r8, r8)
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2190      	movs	r1, #144	@ 0x90
 8001d68:	0049      	lsls	r1, r1, #1
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d70:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d74:	f383 8810 	msr	PRIMASK, r3
}
 8001d78:	e018      	b.n	8001dac <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d7a:	f3ef 8310 	mrs	r3, PRIMASK
 8001d7e:	613b      	str	r3, [r7, #16]
  return(result);
 8001d80:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8001d82:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001d84:	2301      	movs	r3, #1
 8001d86:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	f383 8810 	msr	PRIMASK, r3
}
 8001d8e:	46c0      	nop			@ (mov r8, r8)
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2120      	movs	r1, #32
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001da2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001da4:	69bb      	ldr	r3, [r7, #24]
 8001da6:	f383 8810 	msr	PRIMASK, r3
}
 8001daa:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	0018      	movs	r0, r3
 8001db0:	46bd      	mov	sp, r7
 8001db2:	b010      	add	sp, #64	@ 0x40
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	46c0      	nop			@ (mov r8, r8)
 8001db8:	000001ff 	.word	0x000001ff
 8001dbc:	08002239 	.word	0x08002239
 8001dc0:	08002081 	.word	0x08002081

08001dc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b08e      	sub	sp, #56	@ 0x38
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dcc:	f3ef 8310 	mrs	r3, PRIMASK
 8001dd0:	617b      	str	r3, [r7, #20]
  return(result);
 8001dd2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001dd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	f383 8810 	msr	PRIMASK, r3
}
 8001de0:	46c0      	nop			@ (mov r8, r8)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4926      	ldr	r1, [pc, #152]	@ (8001e88 <UART_EndRxTransfer+0xc4>)
 8001dee:	400a      	ands	r2, r1
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001df4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	f383 8810 	msr	PRIMASK, r3
}
 8001dfc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dfe:	f3ef 8310 	mrs	r3, PRIMASK
 8001e02:	623b      	str	r3, [r7, #32]
  return(result);
 8001e04:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e06:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e08:	2301      	movs	r3, #1
 8001e0a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0e:	f383 8810 	msr	PRIMASK, r3
}
 8001e12:	46c0      	nop			@ (mov r8, r8)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	689a      	ldr	r2, [r3, #8]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2101      	movs	r1, #1
 8001e20:	438a      	bics	r2, r1
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e26:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e2a:	f383 8810 	msr	PRIMASK, r3
}
 8001e2e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d118      	bne.n	8001e6a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e38:	f3ef 8310 	mrs	r3, PRIMASK
 8001e3c:	60bb      	str	r3, [r7, #8]
  return(result);
 8001e3e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e42:	2301      	movs	r3, #1
 8001e44:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	f383 8810 	msr	PRIMASK, r3
}
 8001e4c:	46c0      	nop			@ (mov r8, r8)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2110      	movs	r1, #16
 8001e5a:	438a      	bics	r2, r1
 8001e5c:	601a      	str	r2, [r3, #0]
 8001e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e60:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	f383 8810 	msr	PRIMASK, r3
}
 8001e68:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2280      	movs	r2, #128	@ 0x80
 8001e6e:	2120      	movs	r1, #32
 8001e70:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8001e7e:	46c0      	nop			@ (mov r8, r8)
 8001e80:	46bd      	mov	sp, r7
 8001e82:	b00e      	add	sp, #56	@ 0x38
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	46c0      	nop			@ (mov r8, r8)
 8001e88:	fffffedf 	.word	0xfffffedf

08001e8c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	225a      	movs	r2, #90	@ 0x5a
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2252      	movs	r2, #82	@ 0x52
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	0018      	movs	r0, r3
 8001eae:	f7ff fbb3 	bl	8001618 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001eb2:	46c0      	nop			@ (mov r8, r8)
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	b004      	add	sp, #16
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b08a      	sub	sp, #40	@ 0x28
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001ec6:	2b21      	cmp	r3, #33	@ 0x21
 8001ec8:	d14c      	bne.n	8001f64 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2252      	movs	r2, #82	@ 0x52
 8001ece:	5a9b      	ldrh	r3, [r3, r2]
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d132      	bne.n	8001f3c <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ed6:	f3ef 8310 	mrs	r3, PRIMASK
 8001eda:	60bb      	str	r3, [r7, #8]
  return(result);
 8001edc:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001ede:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f383 8810 	msr	PRIMASK, r3
}
 8001eea:	46c0      	nop			@ (mov r8, r8)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2180      	movs	r1, #128	@ 0x80
 8001ef8:	438a      	bics	r2, r1
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	f383 8810 	msr	PRIMASK, r3
}
 8001f06:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f08:	f3ef 8310 	mrs	r3, PRIMASK
 8001f0c:	617b      	str	r3, [r7, #20]
  return(result);
 8001f0e:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001f10:	623b      	str	r3, [r7, #32]
 8001f12:	2301      	movs	r3, #1
 8001f14:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	f383 8810 	msr	PRIMASK, r3
}
 8001f1c:	46c0      	nop			@ (mov r8, r8)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2140      	movs	r1, #64	@ 0x40
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	6a3b      	ldr	r3, [r7, #32]
 8001f30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	f383 8810 	msr	PRIMASK, r3
}
 8001f38:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8001f3a:	e013      	b.n	8001f64 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f40:	781a      	ldrb	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4c:	1c5a      	adds	r2, r3, #1
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2252      	movs	r2, #82	@ 0x52
 8001f56:	5a9b      	ldrh	r3, [r3, r2]
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	b299      	uxth	r1, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2252      	movs	r2, #82	@ 0x52
 8001f62:	5299      	strh	r1, [r3, r2]
}
 8001f64:	46c0      	nop			@ (mov r8, r8)
 8001f66:	46bd      	mov	sp, r7
 8001f68:	b00a      	add	sp, #40	@ 0x28
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b08c      	sub	sp, #48	@ 0x30
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001f78:	2b21      	cmp	r3, #33	@ 0x21
 8001f7a:	d151      	bne.n	8002020 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2252      	movs	r2, #82	@ 0x52
 8001f80:	5a9b      	ldrh	r3, [r3, r2]
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d132      	bne.n	8001fee <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f88:	f3ef 8310 	mrs	r3, PRIMASK
 8001f8c:	60fb      	str	r3, [r7, #12]
  return(result);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001f90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f92:	2301      	movs	r3, #1
 8001f94:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	f383 8810 	msr	PRIMASK, r3
}
 8001f9c:	46c0      	nop			@ (mov r8, r8)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2180      	movs	r1, #128	@ 0x80
 8001faa:	438a      	bics	r2, r1
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fb0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	f383 8810 	msr	PRIMASK, r3
}
 8001fb8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fba:	f3ef 8310 	mrs	r3, PRIMASK
 8001fbe:	61bb      	str	r3, [r7, #24]
  return(result);
 8001fc0:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001fc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	f383 8810 	msr	PRIMASK, r3
}
 8001fce:	46c0      	nop			@ (mov r8, r8)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2140      	movs	r1, #64	@ 0x40
 8001fdc:	430a      	orrs	r2, r1
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fe4:	6a3b      	ldr	r3, [r7, #32]
 8001fe6:	f383 8810 	msr	PRIMASK, r3
}
 8001fea:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8001fec:	e018      	b.n	8002020 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8001ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ff6:	881a      	ldrh	r2, [r3, #0]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	05d2      	lsls	r2, r2, #23
 8001ffe:	0dd2      	lsrs	r2, r2, #23
 8002000:	b292      	uxth	r2, r2
 8002002:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002008:	1c9a      	adds	r2, r3, #2
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2252      	movs	r2, #82	@ 0x52
 8002012:	5a9b      	ldrh	r3, [r3, r2]
 8002014:	b29b      	uxth	r3, r3
 8002016:	3b01      	subs	r3, #1
 8002018:	b299      	uxth	r1, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2252      	movs	r2, #82	@ 0x52
 800201e:	5299      	strh	r1, [r3, r2]
}
 8002020:	46c0      	nop			@ (mov r8, r8)
 8002022:	46bd      	mov	sp, r7
 8002024:	b00c      	add	sp, #48	@ 0x30
 8002026:	bd80      	pop	{r7, pc}

08002028 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002030:	f3ef 8310 	mrs	r3, PRIMASK
 8002034:	60bb      	str	r3, [r7, #8]
  return(result);
 8002036:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002038:	617b      	str	r3, [r7, #20]
 800203a:	2301      	movs	r3, #1
 800203c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	f383 8810 	msr	PRIMASK, r3
}
 8002044:	46c0      	nop			@ (mov r8, r8)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2140      	movs	r1, #64	@ 0x40
 8002052:	438a      	bics	r2, r1
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	f383 8810 	msr	PRIMASK, r3
}
 8002060:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2220      	movs	r2, #32
 8002066:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	0018      	movs	r0, r3
 8002072:	f7fe f947 	bl	8000304 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002076:	46c0      	nop			@ (mov r8, r8)
 8002078:	46bd      	mov	sp, r7
 800207a:	b006      	add	sp, #24
 800207c:	bd80      	pop	{r7, pc}
	...

08002080 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b094      	sub	sp, #80	@ 0x50
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8002088:	204e      	movs	r0, #78	@ 0x4e
 800208a:	183b      	adds	r3, r7, r0
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	215c      	movs	r1, #92	@ 0x5c
 8002090:	5a52      	ldrh	r2, [r2, r1]
 8002092:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2280      	movs	r2, #128	@ 0x80
 8002098:	589b      	ldr	r3, [r3, r2]
 800209a:	2b22      	cmp	r3, #34	@ 0x22
 800209c:	d000      	beq.n	80020a0 <UART_RxISR_8BIT+0x20>
 800209e:	e0ba      	b.n	8002216 <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	214c      	movs	r1, #76	@ 0x4c
 80020a6:	187b      	adds	r3, r7, r1
 80020a8:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80020aa:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80020ac:	187b      	adds	r3, r7, r1
 80020ae:	881b      	ldrh	r3, [r3, #0]
 80020b0:	b2da      	uxtb	r2, r3
 80020b2:	183b      	adds	r3, r7, r0
 80020b4:	881b      	ldrh	r3, [r3, #0]
 80020b6:	b2d9      	uxtb	r1, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020bc:	400a      	ands	r2, r1
 80020be:	b2d2      	uxtb	r2, r2
 80020c0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020c6:	1c5a      	adds	r2, r3, #1
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	225a      	movs	r2, #90	@ 0x5a
 80020d0:	5a9b      	ldrh	r3, [r3, r2]
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	3b01      	subs	r3, #1
 80020d6:	b299      	uxth	r1, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	225a      	movs	r2, #90	@ 0x5a
 80020dc:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	225a      	movs	r2, #90	@ 0x5a
 80020e2:	5a9b      	ldrh	r3, [r3, r2]
 80020e4:	b29b      	uxth	r3, r3
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d000      	beq.n	80020ec <UART_RxISR_8BIT+0x6c>
 80020ea:	e09c      	b.n	8002226 <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020ec:	f3ef 8310 	mrs	r3, PRIMASK
 80020f0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80020f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80020f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80020f6:	2301      	movs	r3, #1
 80020f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020fc:	f383 8810 	msr	PRIMASK, r3
}
 8002100:	46c0      	nop			@ (mov r8, r8)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4948      	ldr	r1, [pc, #288]	@ (8002230 <UART_RxISR_8BIT+0x1b0>)
 800210e:	400a      	ands	r2, r1
 8002110:	601a      	str	r2, [r3, #0]
 8002112:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002114:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002118:	f383 8810 	msr	PRIMASK, r3
}
 800211c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800211e:	f3ef 8310 	mrs	r3, PRIMASK
 8002122:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002126:	647b      	str	r3, [r7, #68]	@ 0x44
 8002128:	2301      	movs	r3, #1
 800212a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800212c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800212e:	f383 8810 	msr	PRIMASK, r3
}
 8002132:	46c0      	nop			@ (mov r8, r8)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	689a      	ldr	r2, [r3, #8]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2101      	movs	r1, #1
 8002140:	438a      	bics	r2, r1
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002146:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800214a:	f383 8810 	msr	PRIMASK, r3
}
 800214e:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2280      	movs	r2, #128	@ 0x80
 8002154:	2120      	movs	r1, #32
 8002156:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	685a      	ldr	r2, [r3, #4]
 800216a:	2380      	movs	r3, #128	@ 0x80
 800216c:	041b      	lsls	r3, r3, #16
 800216e:	4013      	ands	r3, r2
 8002170:	d018      	beq.n	80021a4 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002172:	f3ef 8310 	mrs	r3, PRIMASK
 8002176:	61bb      	str	r3, [r7, #24]
  return(result);
 8002178:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800217a:	643b      	str	r3, [r7, #64]	@ 0x40
 800217c:	2301      	movs	r3, #1
 800217e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	f383 8810 	msr	PRIMASK, r3
}
 8002186:	46c0      	nop			@ (mov r8, r8)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4928      	ldr	r1, [pc, #160]	@ (8002234 <UART_RxISR_8BIT+0x1b4>)
 8002194:	400a      	ands	r2, r1
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800219a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800219c:	6a3b      	ldr	r3, [r7, #32]
 800219e:	f383 8810 	msr	PRIMASK, r3
}
 80021a2:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d12f      	bne.n	800220c <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021b2:	f3ef 8310 	mrs	r3, PRIMASK
 80021b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80021b8:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80021ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021bc:	2301      	movs	r3, #1
 80021be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	f383 8810 	msr	PRIMASK, r3
}
 80021c6:	46c0      	nop			@ (mov r8, r8)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2110      	movs	r1, #16
 80021d4:	438a      	bics	r2, r1
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021da:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	f383 8810 	msr	PRIMASK, r3
}
 80021e2:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	69db      	ldr	r3, [r3, #28]
 80021ea:	2210      	movs	r2, #16
 80021ec:	4013      	ands	r3, r2
 80021ee:	2b10      	cmp	r3, #16
 80021f0:	d103      	bne.n	80021fa <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2210      	movs	r2, #16
 80021f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2258      	movs	r2, #88	@ 0x58
 80021fe:	5a9a      	ldrh	r2, [r3, r2]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	0011      	movs	r1, r2
 8002204:	0018      	movs	r0, r3
 8002206:	f7ff fa0f 	bl	8001628 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800220a:	e00c      	b.n	8002226 <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	0018      	movs	r0, r3
 8002210:	f7fe f830 	bl	8000274 <HAL_UART_RxCpltCallback>
}
 8002214:	e007      	b.n	8002226 <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	699a      	ldr	r2, [r3, #24]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2108      	movs	r1, #8
 8002222:	430a      	orrs	r2, r1
 8002224:	619a      	str	r2, [r3, #24]
}
 8002226:	46c0      	nop			@ (mov r8, r8)
 8002228:	46bd      	mov	sp, r7
 800222a:	b014      	add	sp, #80	@ 0x50
 800222c:	bd80      	pop	{r7, pc}
 800222e:	46c0      	nop			@ (mov r8, r8)
 8002230:	fffffedf 	.word	0xfffffedf
 8002234:	fbffffff 	.word	0xfbffffff

08002238 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b094      	sub	sp, #80	@ 0x50
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8002240:	204e      	movs	r0, #78	@ 0x4e
 8002242:	183b      	adds	r3, r7, r0
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	215c      	movs	r1, #92	@ 0x5c
 8002248:	5a52      	ldrh	r2, [r2, r1]
 800224a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2280      	movs	r2, #128	@ 0x80
 8002250:	589b      	ldr	r3, [r3, r2]
 8002252:	2b22      	cmp	r3, #34	@ 0x22
 8002254:	d000      	beq.n	8002258 <UART_RxISR_16BIT+0x20>
 8002256:	e0ba      	b.n	80023ce <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	214c      	movs	r1, #76	@ 0x4c
 800225e:	187b      	adds	r3, r7, r1
 8002260:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8002262:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002268:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 800226a:	187b      	adds	r3, r7, r1
 800226c:	183a      	adds	r2, r7, r0
 800226e:	881b      	ldrh	r3, [r3, #0]
 8002270:	8812      	ldrh	r2, [r2, #0]
 8002272:	4013      	ands	r3, r2
 8002274:	b29a      	uxth	r2, r3
 8002276:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002278:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800227e:	1c9a      	adds	r2, r3, #2
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	225a      	movs	r2, #90	@ 0x5a
 8002288:	5a9b      	ldrh	r3, [r3, r2]
 800228a:	b29b      	uxth	r3, r3
 800228c:	3b01      	subs	r3, #1
 800228e:	b299      	uxth	r1, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	225a      	movs	r2, #90	@ 0x5a
 8002294:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	225a      	movs	r2, #90	@ 0x5a
 800229a:	5a9b      	ldrh	r3, [r3, r2]
 800229c:	b29b      	uxth	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d000      	beq.n	80022a4 <UART_RxISR_16BIT+0x6c>
 80022a2:	e09c      	b.n	80023de <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022a4:	f3ef 8310 	mrs	r3, PRIMASK
 80022a8:	623b      	str	r3, [r7, #32]
  return(result);
 80022aa:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80022ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80022ae:	2301      	movs	r3, #1
 80022b0:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b4:	f383 8810 	msr	PRIMASK, r3
}
 80022b8:	46c0      	nop			@ (mov r8, r8)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4948      	ldr	r1, [pc, #288]	@ (80023e8 <UART_RxISR_16BIT+0x1b0>)
 80022c6:	400a      	ands	r2, r1
 80022c8:	601a      	str	r2, [r3, #0]
 80022ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022d0:	f383 8810 	msr	PRIMASK, r3
}
 80022d4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022d6:	f3ef 8310 	mrs	r3, PRIMASK
 80022da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80022dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022de:	643b      	str	r3, [r7, #64]	@ 0x40
 80022e0:	2301      	movs	r3, #1
 80022e2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022e6:	f383 8810 	msr	PRIMASK, r3
}
 80022ea:	46c0      	nop			@ (mov r8, r8)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2101      	movs	r1, #1
 80022f8:	438a      	bics	r2, r1
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022fe:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002302:	f383 8810 	msr	PRIMASK, r3
}
 8002306:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2280      	movs	r2, #128	@ 0x80
 800230c:	2120      	movs	r1, #32
 800230e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	685a      	ldr	r2, [r3, #4]
 8002322:	2380      	movs	r3, #128	@ 0x80
 8002324:	041b      	lsls	r3, r3, #16
 8002326:	4013      	ands	r3, r2
 8002328:	d018      	beq.n	800235c <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800232a:	f3ef 8310 	mrs	r3, PRIMASK
 800232e:	617b      	str	r3, [r7, #20]
  return(result);
 8002330:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002332:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002334:	2301      	movs	r3, #1
 8002336:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	f383 8810 	msr	PRIMASK, r3
}
 800233e:	46c0      	nop			@ (mov r8, r8)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4928      	ldr	r1, [pc, #160]	@ (80023ec <UART_RxISR_16BIT+0x1b4>)
 800234c:	400a      	ands	r2, r1
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002352:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	f383 8810 	msr	PRIMASK, r3
}
 800235a:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002360:	2b01      	cmp	r3, #1
 8002362:	d12f      	bne.n	80023c4 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2200      	movs	r2, #0
 8002368:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800236a:	f3ef 8310 	mrs	r3, PRIMASK
 800236e:	60bb      	str	r3, [r7, #8]
  return(result);
 8002370:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002372:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002374:	2301      	movs	r3, #1
 8002376:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f383 8810 	msr	PRIMASK, r3
}
 800237e:	46c0      	nop			@ (mov r8, r8)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2110      	movs	r1, #16
 800238c:	438a      	bics	r2, r1
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002392:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	f383 8810 	msr	PRIMASK, r3
}
 800239a:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	2210      	movs	r2, #16
 80023a4:	4013      	ands	r3, r2
 80023a6:	2b10      	cmp	r3, #16
 80023a8:	d103      	bne.n	80023b2 <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2210      	movs	r2, #16
 80023b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2258      	movs	r2, #88	@ 0x58
 80023b6:	5a9a      	ldrh	r2, [r3, r2]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	0011      	movs	r1, r2
 80023bc:	0018      	movs	r0, r3
 80023be:	f7ff f933 	bl	8001628 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80023c2:	e00c      	b.n	80023de <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	0018      	movs	r0, r3
 80023c8:	f7fd ff54 	bl	8000274 <HAL_UART_RxCpltCallback>
}
 80023cc:	e007      	b.n	80023de <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	699a      	ldr	r2, [r3, #24]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2108      	movs	r1, #8
 80023da:	430a      	orrs	r2, r1
 80023dc:	619a      	str	r2, [r3, #24]
}
 80023de:	46c0      	nop			@ (mov r8, r8)
 80023e0:	46bd      	mov	sp, r7
 80023e2:	b014      	add	sp, #80	@ 0x50
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	46c0      	nop			@ (mov r8, r8)
 80023e8:	fffffedf 	.word	0xfffffedf
 80023ec:	fbffffff 	.word	0xfbffffff

080023f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80023f8:	46c0      	nop			@ (mov r8, r8)
 80023fa:	46bd      	mov	sp, r7
 80023fc:	b002      	add	sp, #8
 80023fe:	bd80      	pop	{r7, pc}

08002400 <memset>:
 8002400:	0003      	movs	r3, r0
 8002402:	1882      	adds	r2, r0, r2
 8002404:	4293      	cmp	r3, r2
 8002406:	d100      	bne.n	800240a <memset+0xa>
 8002408:	4770      	bx	lr
 800240a:	7019      	strb	r1, [r3, #0]
 800240c:	3301      	adds	r3, #1
 800240e:	e7f9      	b.n	8002404 <memset+0x4>

08002410 <__libc_init_array>:
 8002410:	b570      	push	{r4, r5, r6, lr}
 8002412:	2600      	movs	r6, #0
 8002414:	4c0c      	ldr	r4, [pc, #48]	@ (8002448 <__libc_init_array+0x38>)
 8002416:	4d0d      	ldr	r5, [pc, #52]	@ (800244c <__libc_init_array+0x3c>)
 8002418:	1b64      	subs	r4, r4, r5
 800241a:	10a4      	asrs	r4, r4, #2
 800241c:	42a6      	cmp	r6, r4
 800241e:	d109      	bne.n	8002434 <__libc_init_array+0x24>
 8002420:	2600      	movs	r6, #0
 8002422:	f000 f819 	bl	8002458 <_init>
 8002426:	4c0a      	ldr	r4, [pc, #40]	@ (8002450 <__libc_init_array+0x40>)
 8002428:	4d0a      	ldr	r5, [pc, #40]	@ (8002454 <__libc_init_array+0x44>)
 800242a:	1b64      	subs	r4, r4, r5
 800242c:	10a4      	asrs	r4, r4, #2
 800242e:	42a6      	cmp	r6, r4
 8002430:	d105      	bne.n	800243e <__libc_init_array+0x2e>
 8002432:	bd70      	pop	{r4, r5, r6, pc}
 8002434:	00b3      	lsls	r3, r6, #2
 8002436:	58eb      	ldr	r3, [r5, r3]
 8002438:	4798      	blx	r3
 800243a:	3601      	adds	r6, #1
 800243c:	e7ee      	b.n	800241c <__libc_init_array+0xc>
 800243e:	00b3      	lsls	r3, r6, #2
 8002440:	58eb      	ldr	r3, [r5, r3]
 8002442:	4798      	blx	r3
 8002444:	3601      	adds	r6, #1
 8002446:	e7f2      	b.n	800242e <__libc_init_array+0x1e>
 8002448:	080024a8 	.word	0x080024a8
 800244c:	080024a8 	.word	0x080024a8
 8002450:	080024ac 	.word	0x080024ac
 8002454:	080024a8 	.word	0x080024a8

08002458 <_init>:
 8002458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800245a:	46c0      	nop			@ (mov r8, r8)
 800245c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800245e:	bc08      	pop	{r3}
 8002460:	469e      	mov	lr, r3
 8002462:	4770      	bx	lr

08002464 <_fini>:
 8002464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002466:	46c0      	nop			@ (mov r8, r8)
 8002468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800246a:	bc08      	pop	{r3}
 800246c:	469e      	mov	lr, r3
 800246e:	4770      	bx	lr
