Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 75935e59fe584ddf9f8e8eb232e07e30 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot b_sim_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.b_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "b_sim_time_synth.sdf", for root module "b_sim/mealy".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "b_sim_time_synth.sdf", for root module "b_sim/mealy".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.b
Compiling module xil_defaultlib.b_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot b_sim_time_synth
