<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Apr  9 13:08:26 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="FPGA_Motor_handler" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_block" PORT="clk"/>
        <CONNECTION INSTANCE="signed_to_absolute_i_0" PORT="clk"/>
        <CONNECTION INSTANCE="dmux_1xn_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_block" PORT="en"/>
        <CONNECTION INSTANCE="signed_to_absolute_i_0" PORT="en"/>
        <CONNECTION INSTANCE="dmux_1xn_0" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="10" NAME="i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="signed_to_absolute_i_0" PORT="val"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="dmux_1xn_0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dmux_1xn_0" PORT="o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="signed_to_absolute_i_0" PORT="rst"/>
        <CONNECTION INSTANCE="pwm_block" PORT="rst"/>
        <CONNECTION INSTANCE="dmux_1xn_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/dmux_1xn_0" HWVERSION="1.0" INSTANCE="dmux_1xn_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dmux_1xn" VLNV="xilinx.com:module_ref:dmux_1xn:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_Motor_handler_dmux_1xn_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i" SIGIS="undef" SIGNAME="pwm_block_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_block" PORT="pwm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="dmux_1xn_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="signed_to_absolute_i_0_o_sign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signed_to_absolute_i_0" PORT="o_sign"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_block" HWVERSION="1.0" INSTANCE="pwm_block" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_block" VLNV="xilinx.com:module_ref:pwm_block:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="max_cnt" VALUE="1000"/>
        <PARAMETER NAME="n_bits" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_Motor_handler_pwm_block_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="duty_cycle" RIGHT="0" SIGIS="undef" SIGNAME="signed_to_absolute_i_0_a_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signed_to_absolute_i_0" PORT="a_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pwm" SIGIS="undef" SIGNAME="pwm_block_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dmux_1xn_0" PORT="i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/signed_to_absolute_i_0" HWVERSION="1.0" INSTANCE="signed_to_absolute_i_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="signed_to_absolute_integer" VLNV="xilinx.com:module_ref:signed_to_absolute_integer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="11"/>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_Motor_handler_signed_to_absolute_i_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="9" NAME="a_val" RIGHT="0" SIGIS="undef" SIGNAME="signed_to_absolute_i_0_a_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_block" PORT="duty_cycle"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sign" SIGIS="undef" SIGNAME="signed_to_absolute_i_0_o_sign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dmux_1xn_0" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="val" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
