Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Fri Feb 22 12:46:20 2019
| Host             : DESKTOP-2EGO8KQ running 64-bit major release  (build 9200)
| Command          : 
| Design           : View
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 281.668 (Junction temp exceeded!) |
| Dynamic (W)              | 280.872                           |
| Device Static (W)        | 0.797                             |
| Effective TJA (C/W)      | 4.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |   127.161 |    27965 |       --- |             --- |
|   LUT as Logic           |   118.636 |    12764 |     63400 |           20.13 |
|   CARRY4                 |     5.866 |     1030 |     15850 |            6.50 |
|   F7/F8 Muxes            |     1.998 |     3920 |     63400 |            6.18 |
|   LUT as Distributed RAM |     0.567 |       48 |     19000 |            0.25 |
|   Register               |     0.081 |     8470 |    126800 |            6.68 |
|   BUFG                   |     0.013 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |       61 |       --- |             --- |
| Signals                  |   151.032 |    19351 |       --- |             --- |
| DSPs                     |     2.606 |        3 |       240 |            1.25 |
| I/O                      |     0.072 |       34 |       210 |           16.19 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |   281.668 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   281.434 |     280.872 |      0.563 |
| Vccaux    |       1.800 |     0.093 |       0.000 |      0.093 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| View                              |   280.872 |
|   cpu                             |   186.445 |
|     GOBS                          |    <0.001 |
|     RSTBS                         |    <0.001 |
|     datapath                      |   186.270 |
|       A2                          |    93.106 |
|       A3                          |    79.537 |
|         Regfile_reg_r1_0_31_0_5   |     0.205 |
|         Regfile_reg_r1_0_31_12_17 |     0.288 |
|         Regfile_reg_r1_0_31_18_23 |     0.339 |
|         Regfile_reg_r1_0_31_24_29 |     0.276 |
|         Regfile_reg_r1_0_31_30_31 |     0.094 |
|         Regfile_reg_r1_0_31_6_11  |     0.241 |
|         Regfile_reg_r2_0_31_0_5   |     4.297 |
|         Regfile_reg_r2_0_31_12_17 |     4.294 |
|         Regfile_reg_r2_0_31_18_23 |     4.437 |
|         Regfile_reg_r2_0_31_24_29 |     4.381 |
|         Regfile_reg_r2_0_31_30_31 |     1.522 |
|         Regfile_reg_r2_0_31_6_11  |     4.177 |
|       A4                          |     3.191 |
|       A5                          |     8.283 |
|     divider                       |     0.174 |
|   finddata                        |    85.374 |
|     showDivider                   |     0.144 |
+-----------------------------------+-----------+


