$comment
	File created using the following command:
		vcd file Decoder.msim.vcd -direction
$end
$date
	Fri Sep 23 22:53:33 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Decoder_vlg_vec_tst $end
$var reg 1 ! WA1 $end
$var reg 1 " WA2 $end
$var wire 1 # EN0 $end
$var wire 1 $ EN1 $end
$var wire 1 % EN2 $end
$var wire 1 & EN3 $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - EN0~output_o $end
$var wire 1 . EN1~output_o $end
$var wire 1 / EN2~output_o $end
$var wire 1 0 EN3~output_o $end
$var wire 1 1 WA1~input_o $end
$var wire 1 2 WA2~input_o $end
$var wire 1 3 inst2~combout $end
$var wire 1 4 inst3~0_combout $end
$var wire 1 5 inst3~1_combout $end
$var wire 1 6 inst3~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
0&
0'
1(
x)
1*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
$end
#250000
1"
12
13
14
1.
0-
0#
1$
#500000
1!
0"
11
02
15
04
0.
1/
1%
0$
#750000
1"
12
16
05
0/
10
1&
0%
#1000000
