Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter xsthdpdir set to ./_cg/_dbg/SRAM_WRITE_FIFO_xsd


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
WARNING:Xst:3164 - Option "-ifmt" found multiple times in the command line. Only the first occurence is considered.
Reading design: ./_cg/_dbg/SRAM_WRITE_FIFO.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "./_cg/_dbg/SRAM_WRITE_FIFO.prj"
Input Format                       : VHDL

---- Target Parameters
Output Format                      : NGC
Output File Name                   : "./_cg/_dbg/SRAM_WRITE_FIFO.ngc"
Target Device                      : xc5vlx110t-1ff1136

---- Source Options
Work Library                       : work
Entity Name                        : SRAM_WRITE_FIFO
Architecture Name                  : virtex5
Top Module Name                    : SRAM_WRITE_FIFO

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : False

---- General Options
Library Search Order               : "./_cg/_dbg/_default.lso"

---- Other Options
hdl_compilation_order              : user

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_v7_1_xst_comp.vhd" in Library blk_mem_gen_v7_1.
Package <blk_mem_gen_v7_1_xst_comp> compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_v7_1_defaults.vhd" in Library blk_mem_gen_v7_1.
Package <blk_mem_gen_v7_1_defaults> compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_v7_1_pkg.vhd" in Library blk_mem_gen_v7_1.
Package <blk_mem_gen_pkg> compiled.
Package body <blk_mem_gen_pkg> compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_getinit_pkg.vhd" in Library blk_mem_gen_v7_1.
Package <blk_mem_gen_getinit_pkg> compiled.
Package body <blk_mem_gen_getinit_pkg> compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_min_area_pkg.vhd" in Library blk_mem_gen_v7_1.
Package <blk_mem_min_area_pkg> compiled.
Package body <blk_mem_min_area_pkg> compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_bindec.vhd" in Library blk_mem_gen_v7_1.
Entity <bindec> compiled.
Entity <bindec> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_mux.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_mux> compiled.
Entity <blk_mem_gen_mux> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s6.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_s6> compiled.
Entity <blk_mem_gen_prim_wrapper_s6> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s6_init.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_s6_init> compiled.
Entity <blk_mem_gen_prim_wrapper_s6_init> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s3adsp.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_s3adsp> compiled.
Entity <blk_mem_gen_prim_wrapper_s3adsp> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s3adsp_init.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_s3adsp_init> compiled.
Entity <blk_mem_gen_prim_wrapper_s3adsp_init> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s3a.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_s3a> compiled.
Entity <blk_mem_gen_prim_wrapper_s3a> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s3a_init.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_s3a_init> compiled.
Entity <blk_mem_gen_prim_wrapper_s3a_init> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_v6.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_v6> compiled.
Entity <blk_mem_gen_prim_wrapper_v6> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_v6_init.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_v6_init> compiled.
Entity <blk_mem_gen_prim_wrapper_v6_init> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_v5.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_v5> compiled.
Entity <blk_mem_gen_prim_wrapper_v5> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_v5_init.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_v5_init> compiled.
Entity <blk_mem_gen_prim_wrapper_v5_init> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_v4.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_v4> compiled.
Entity <blk_mem_gen_prim_wrapper_v4> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_v4_init.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_v4_init> compiled.
Entity <blk_mem_gen_prim_wrapper_v4_init> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s3.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_s3> compiled.
Entity <blk_mem_gen_prim_wrapper_s3> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_wrapper_s3_init.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_wrapper_s3_init> compiled.
Entity <blk_mem_gen_prim_wrapper_s3_init> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_prim_width.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_prim_width> compiled.
Entity <blk_mem_gen_prim_width> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_generic_cstr.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_generic_cstr> compiled.
Entity <blk_mem_gen_generic_cstr> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_ecc_encoder.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_ecc_encoder> compiled.
Entity <blk_mem_gen_ecc_encoder> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_ecc_decoder.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_ecc_decoder> compiled.
Entity <blk_mem_gen_ecc_decoder> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_input_block.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_input_block> compiled.
Entity <blk_mem_input_block> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_output_block.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_output_block> compiled.
Entity <blk_mem_output_block> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_axi_read_fsm.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_axi_read_fsm> compiled.
Entity <blk_mem_axi_read_fsm> (Architecture <blk_mem_axi_read_fsm_arch>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_axi_read_wrapper.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_axi_read_wrapper> compiled.
Entity <blk_mem_axi_read_wrapper> (Architecture <blk_mem_axi_read_wrapper_arch>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_axi_write_fsm.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_axi_write_fsm> compiled.
Entity <blk_mem_axi_write_fsm> (Architecture <axi_write_fsm_arch>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_axi_write_wrapper.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_axi_write_wrapper> compiled.
Entity <blk_mem_axi_write_wrapper> (Architecture <axi_write_wrap_arch>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_axi_regs_fwd.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_axi_regs_fwd> compiled.
Entity <blk_mem_axi_regs_fwd> (Architecture <axi_regs_fwd_arch>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_top.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_top> compiled.
Entity <blk_mem_gen_top> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_v7_1_xst.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_v7_1_xst> compiled.
Entity <blk_mem_gen_v7_1_xst> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./blk_mem_gen_v7_1/blk_mem_gen_v7_1.vhd" in Library blk_mem_gen_v7_1.
Entity <blk_mem_gen_v7_1> compiled.
Entity <blk_mem_gen_v7_1> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/fifo_generator_v9_3_pkg.vhd" in Library fifo_generator_v9_3.
Package <fifo_generator_v9_3_pkg> compiled.
Package body <fifo_generator_v9_3_pkg> compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/fifo_generator_v9_3_defaults.vhd" in Library fifo_generator_v9_3.
Package <fifo_generator_v9_3_defaults> compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/fifo_generator_v9_3_xst_comp.vhd" in Library fifo_generator_v9_3.
Package <fifo_generator_v9_3_xst_comp> compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/common/input_blk.vhd" in Library fifo_generator_v9_3.
Entity <input_blk> compiled.
Entity <input_blk> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/common/output_blk.vhd" in Library fifo_generator_v9_3.
Entity <output_blk> compiled.
Entity <output_blk> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/common/synchronizer_ff.vhd" in Library fifo_generator_v9_3.
Entity <synchronizer_ff> compiled.
Entity <synchronizer_ff> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/common/shft_wrapper.vhd" in Library fifo_generator_v9_3.
Entity <shft_wrapper> compiled.
Entity <shft_wrapper> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/common/shft_ram.vhd" in Library fifo_generator_v9_3.
Entity <shft_ram> compiled.
Entity <shft_ram> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/dmem.vhd" in Library fifo_generator_v9_3.
Entity <dmem> compiled.
Entity <dmem> (Architecture <Xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/memory.vhd" in Library fifo_generator_v9_3.
Entity <memory> compiled.
Entity <memory> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/compare.vhd" in Library fifo_generator_v9_3.
Entity <compare> compiled.
Entity <compare> (Architecture <Xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/wr_bin_cntr.vhd" in Library fifo_generator_v9_3.
Entity <wr_bin_cntr> compiled.
Entity <wr_bin_cntr> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/rd_bin_cntr.vhd" in Library fifo_generator_v9_3.
Entity <rd_bin_cntr> compiled.
Entity <rd_bin_cntr> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/updn_cntr.vhd" in Library fifo_generator_v9_3.
Entity <updn_cntr> compiled.
Entity <updn_cntr> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/rd_status_flags_as.vhd" in Library fifo_generator_v9_3.
Entity <rd_status_flags_as> compiled.
Entity <rd_status_flags_as> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/rd_status_flags_ss.vhd" in Library fifo_generator_v9_3.
Entity <rd_status_flags_ss> compiled.
Entity <rd_status_flags_ss> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/common/rd_pe_as.vhd" in Library fifo_generator_v9_3.
Entity <rd_pe_as> compiled.
Entity <rd_pe_as> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/common/rd_pe_ss.vhd" in Library fifo_generator_v9_3.
Entity <rd_pe_ss> compiled.
Entity <rd_pe_ss> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/rd_handshaking_flags.vhd" in Library fifo_generator_v9_3.
Entity <rd_handshaking_flags> compiled.
Entity <rd_handshaking_flags> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/rd_dc_as.vhd" in Library fifo_generator_v9_3.
Entity <rd_dc_as> compiled.
Entity <rd_dc_as> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/rd_dc_fwft_ext_as.vhd" in Library fifo_generator_v9_3.
Entity <rd_dc_fwft_ext_as> compiled.
Entity <rd_dc_fwft_ext_as> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/dc_ss.vhd" in Library fifo_generator_v9_3.
Entity <dc_ss> compiled.
Entity <dc_ss> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/dc_ss_fwft.vhd" in Library fifo_generator_v9_3.
Entity <dc_ss_fwft> compiled.
Entity <dc_ss_fwft> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/rd_fwft.vhd" in Library fifo_generator_v9_3.
Entity <rd_fwft> compiled.
Entity <rd_fwft> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/rd_logic.vhd" in Library fifo_generator_v9_3.
Entity <rd_logic> compiled.
Entity <rd_logic> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/rd_logic_pkt_fifo.vhd" in Library fifo_generator_v9_3.
Entity <rd_logic_pkt_fifo> compiled.
Entity <rd_logic_pkt_fifo> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/reset_blk_ramfifo.vhd" in Library fifo_generator_v9_3.
Entity <reset_blk_ramfifo> compiled.
Entity <reset_blk_ramfifo> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/clk_x_pntrs.vhd" in Library fifo_generator_v9_3.
Entity <clk_x_pntrs> compiled.
Entity <clk_x_pntrs> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/wr_status_flags_as.vhd" in Library fifo_generator_v9_3.
Entity <wr_status_flags_as> compiled.
Entity <wr_status_flags_as> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/wr_status_flags_ss.vhd" in Library fifo_generator_v9_3.
Entity <wr_status_flags_ss> compiled.
Entity <wr_status_flags_ss> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/common/wr_pf_as.vhd" in Library fifo_generator_v9_3.
Entity <wr_pf_as> compiled.
Entity <wr_pf_as> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/common/wr_pf_ss.vhd" in Library fifo_generator_v9_3.
Entity <wr_pf_ss> compiled.
Entity <wr_pf_ss> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/wr_handshaking_flags.vhd" in Library fifo_generator_v9_3.
Entity <wr_handshaking_flags> compiled.
Entity <wr_handshaking_flags> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/wr_dc_as.vhd" in Library fifo_generator_v9_3.
Entity <wr_dc_as> compiled.
Entity <wr_dc_as> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/wr_dc_fwft_ext_as.vhd" in Library fifo_generator_v9_3.
Entity <wr_dc_fwft_ext_as> compiled.
Entity <wr_dc_fwft_ext_as> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/wr_logic.vhd" in Library fifo_generator_v9_3.
Entity <wr_logic> compiled.
Entity <wr_logic> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/wr_logic_pkt_fifo.vhd" in Library fifo_generator_v9_3.
Entity <wr_logic_pkt_fifo> compiled.
Entity <wr_logic_pkt_fifo> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/wr_status_flags_sshft.vhd" in Library fifo_generator_v9_3.
Entity <wr_status_flags_sshft> compiled.
Entity <wr_status_flags_sshft> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/rd_status_flags_sshft.vhd" in Library fifo_generator_v9_3.
Entity <rd_status_flags_sshft> compiled.
Entity <rd_status_flags_sshft> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/wr_pf_sshft.vhd" in Library fifo_generator_v9_3.
Entity <wr_pf_sshft> compiled.
Entity <wr_pf_sshft> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/rd_pe_sshft.vhd" in Library fifo_generator_v9_3.
Entity <rd_pe_sshft> compiled.
Entity <rd_pe_sshft> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/logic_sshft.vhd" in Library fifo_generator_v9_3.
Entity <logic_sshft> compiled.
Entity <logic_sshft> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/async_fifo.vhd" in Library fifo_generator_v9_3.
Entity <Async_FIFO> compiled.
Entity <Async_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/fifo_generator_ramfifo.vhd" in Library fifo_generator_v9_3.
Entity <fifo_generator_ramfifo> compiled.
Entity <fifo_generator_ramfifo> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/fifo_generator_v9_3_comps_builtin.vhd" in Library fifo_generator_v9_3.
Package <fifo_generator_v9_3_comps_builtin> compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/delay.vhd" in Library fifo_generator_v9_3.
Entity <delay> compiled.
Entity <delay> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/clk_x_pntrs_builtin.vhd" in Library fifo_generator_v9_3.
Entity <clk_x_pntrs_builtin> compiled.
Entity <clk_x_pntrs_builtin> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/bin_cntr.vhd" in Library fifo_generator_v9_3.
Entity <bin_cntr> compiled.
Entity <bin_cntr> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/logic_builtin.vhd" in Library fifo_generator_v9_3.
Entity <logic_builtin> compiled.
Entity <logic_builtin> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/reset_builtin.vhd" in Library fifo_generator_v9_3.
Entity <reset_builtin> compiled.
Entity <reset_builtin> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/builtin_prim.vhd" in Library fifo_generator_v9_3.
Entity <builtin_prim> compiled.
Entity <builtin_prim> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/builtin_extdepth.vhd" in Library fifo_generator_v9_3.
Entity <builtin_extdepth> compiled.
Entity <builtin_extdepth> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/builtin_top.vhd" in Library fifo_generator_v9_3.
Entity <builtin_top> compiled.
Entity <builtin_top> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/builtin_prim_v6.vhd" in Library fifo_generator_v9_3.
Entity <builtin_prim_v6> compiled.
Entity <builtin_prim_v6> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/builtin_extdepth_v6.vhd" in Library fifo_generator_v9_3.
Entity <builtin_extdepth_v6> compiled.
Entity <builtin_extdepth_v6> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/builtin_extdepth_low_latency.vhd" in Library fifo_generator_v9_3.
Entity <builtin_extdepth_low_latency> compiled.
Entity <builtin_extdepth_low_latency> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/builtin_top_v6.vhd" in Library fifo_generator_v9_3.
Entity <builtin_top_v6> compiled.
Entity <builtin_top_v6> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/builtin/fifo_generator_v9_3_builtin.vhd" in Library fifo_generator_v9_3.
Entity <fifo_generator_v9_3_builtin> compiled.
Entity <fifo_generator_v9_3_builtin> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/fifo16_patch/rgtw.vhd" in Library fifo_generator_v9_3.
Entity <rgtw> compiled.
Entity <rgtw> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/fifo16_patch/wgtr.vhd" in Library fifo_generator_v9_3.
Entity <wgtr> compiled.
Entity <wgtr> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/fifo16_patch/input_block_fifo16_patch.vhd" in Library fifo_generator_v9_3.
Entity <input_block_fifo16_patch> compiled.
Entity <input_block_fifo16_patch> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/fifo16_patch/output_block_fifo16_patch.vhd" in Library fifo_generator_v9_3.
Entity <output_block_fifo16_patch> compiled.
Entity <output_block_fifo16_patch> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/fifo16_patch/fifo16_patch_top.vhd" in Library fifo_generator_v9_3.
Entity <fifo16_patch_top> compiled.
Entity <fifo16_patch_top> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/fifo16_patch/fifo_generator_v9_3_fifo16_patch.vhd" in Library fifo_generator_v9_3.
Entity <fifo_generator_v9_3_fifo16_patch> compiled.
Entity <fifo_generator_v9_3_fifo16_patch> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/fifo_generator_top.vhd" in Library fifo_generator_v9_3.
Entity <fifo_generator_top> compiled.
Entity <fifo_generator_top> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/ramfifo/axi_reg_slice.vhd" in Library fifo_generator_v9_3.
Entity <axi_reg_slice> compiled.
Entity <axi_reg_slice> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/fifo_generator_v9_3_xst.vhd" in Library fifo_generator_v9_3.
Entity <fifo_generator_v9_3_xst> compiled.
Entity <fifo_generator_v9_3_xst> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/./fifo_generator_v9_3/fifo_generator_v9_3.vhd" in Library fifo_generator_v9_3.
Entity <fifo_generator_v9_3> compiled.
Entity <fifo_generator_v9_3> (Architecture <xilinx>) compiled.
Compiling vhdl file "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/./_cg/_dbg/SRAM_WRITE_FIFO.vhd" in Library work.
Entity <SRAM_WRITE_FIFO> compiled.
Entity <SRAM_WRITE_FIFO> (Architecture <virtex5>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SRAM_WRITE_FIFO> in library <work> (architecture <virtex5>).

Analyzing hierarchy for entity <fifo_generator_v9_3> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	c_add_ngc_constraint = 0
	c_application_type_axis = 0
	c_application_type_rach = 0
	c_application_type_rdch = 0
	c_application_type_wach = 0
	c_application_type_wdch = 0
	c_application_type_wrch = 0
	c_axi_addr_width = 32
	c_axi_aruser_width = 1
	c_axi_awuser_width = 1
	c_axi_buser_width = 1
	c_axi_data_width = 64
	c_axi_id_width = 4
	c_axi_ruser_width = 1
	c_axi_type = 0
	c_axi_wuser_width = 1
	c_axis_tdata_width = 64
	c_axis_tdest_width = 4
	c_axis_tid_width = 8
	c_axis_tkeep_width = 4
	c_axis_tstrb_width = 4
	c_axis_tuser_width = 4
	c_axis_type = 0
	c_common_clock = 0
	c_count_type = 0
	c_data_count_width = 4
	c_default_value = "BlankString"
	c_din_width = 54
	c_din_width_axis = 1
	c_din_width_rach = 32
	c_din_width_rdch = 64
	c_din_width_wach = 32
	c_din_width_wdch = 64
	c_din_width_wrch = 2
	c_dout_rst_val = "0"
	c_dout_width = 54
	c_enable_rlocs = 0
	c_enable_rst_sync = 1
	c_error_injection_type = 0
	c_error_injection_type_axis = 0
	c_error_injection_type_rach = 0
	c_error_injection_type_rdch = 0
	c_error_injection_type_wach = 0
	c_error_injection_type_wdch = 0
	c_error_injection_type_wrch = 0
	c_family = "virtex5"
	c_full_flags_rst_val = 1
	c_has_almost_empty = 0
	c_has_almost_full = 0
	c_has_axi_aruser = 0
	c_has_axi_awuser = 0
	c_has_axi_buser = 0
	c_has_axi_rd_channel = 0
	c_has_axi_ruser = 0
	c_has_axi_wr_channel = 0
	c_has_axi_wuser = 0
	c_has_axis_tdata = 0
	c_has_axis_tdest = 0
	c_has_axis_tid = 0
	c_has_axis_tkeep = 0
	c_has_axis_tlast = 0
	c_has_axis_tready = 1
	c_has_axis_tstrb = 0
	c_has_axis_tuser = 0
	c_has_backup = 0
	c_has_data_count = 0
	c_has_data_counts_axis = 0
	c_has_data_counts_rach = 0
	c_has_data_counts_rdch = 0
	c_has_data_counts_wach = 0
	c_has_data_counts_wdch = 0
	c_has_data_counts_wrch = 0
	c_has_int_clk = 0
	c_has_master_ce = 0
	c_has_meminit_file = 0
	c_has_overflow = 0
	c_has_prog_flags_axis = 0
	c_has_prog_flags_rach = 0
	c_has_prog_flags_rdch = 0
	c_has_prog_flags_wach = 0
	c_has_prog_flags_wdch = 0
	c_has_prog_flags_wrch = 0
	c_has_rd_data_count = 0
	c_has_rd_rst = 0
	c_has_rst = 1
	c_has_slave_ce = 0
	c_has_srst = 0
	c_has_underflow = 0
	c_has_valid = 1
	c_has_wr_ack = 0
	c_has_wr_data_count = 0
	c_has_wr_rst = 0
	c_implementation_type = 2
	c_implementation_type_axis = 1
	c_implementation_type_rach = 1
	c_implementation_type_rdch = 1
	c_implementation_type_wach = 1
	c_implementation_type_wdch = 1
	c_implementation_type_wrch = 1
	c_init_wr_pntr_val = 0
	c_interface_type = 0
	c_memory_type = 2
	c_mif_file_name = "BlankString"
	c_msgon_val = 0
	c_optimization_mode = 0
	c_overflow_low = 0
	c_preload_latency = 0
	c_preload_regs = 1
	c_prim_fifo_type = "512x72"
	c_prog_empty_thresh_assert_val = 4
	c_prog_empty_thresh_assert_val_axis = 1022
	c_prog_empty_thresh_assert_val_rach = 1022
	c_prog_empty_thresh_assert_val_rdch = 1022
	c_prog_empty_thresh_assert_val_wach = 1022
	c_prog_empty_thresh_assert_val_wdch = 1022
	c_prog_empty_thresh_assert_val_wrch = 1022
	c_prog_empty_thresh_negate_val = 5
	c_prog_empty_type = 0
	c_prog_empty_type_axis = 0
	c_prog_empty_type_rach = 0
	c_prog_empty_type_rdch = 0
	c_prog_empty_type_wach = 0
	c_prog_empty_type_wdch = 0
	c_prog_empty_type_wrch = 0
	c_prog_full_thresh_assert_val = 15
	c_prog_full_thresh_assert_val_axis = 1023
	c_prog_full_thresh_assert_val_rach = 1023
	c_prog_full_thresh_assert_val_rdch = 1023
	c_prog_full_thresh_assert_val_wach = 1023
	c_prog_full_thresh_assert_val_wdch = 1023
	c_prog_full_thresh_assert_val_wrch = 1023
	c_prog_full_thresh_negate_val = 14
	c_prog_full_type = 0
	c_prog_full_type_axis = 0
	c_prog_full_type_rach = 0
	c_prog_full_type_rdch = 0
	c_prog_full_type_wach = 0
	c_prog_full_type_wdch = 0
	c_prog_full_type_wrch = 0
	c_rach_type = 0
	c_rd_data_count_width = 4
	c_rd_depth = 16
	c_rd_freq = 1
	c_rd_pntr_width = 4
	c_rdch_type = 0
	c_reg_slice_mode_axis = 0
	c_reg_slice_mode_rach = 0
	c_reg_slice_mode_rdch = 0
	c_reg_slice_mode_wach = 0
	c_reg_slice_mode_wdch = 0
	c_reg_slice_mode_wrch = 0
	c_synchronizer_stage = 2
	c_underflow_low = 0
	c_use_common_overflow = 0
	c_use_common_underflow = 0
	c_use_default_settings = 0
	c_use_dout_rst = 0
	c_use_ecc = 0
	c_use_ecc_axis = 0
	c_use_ecc_rach = 0
	c_use_ecc_rdch = 0
	c_use_ecc_wach = 0
	c_use_ecc_wdch = 0
	c_use_ecc_wrch = 0
	c_use_embedded_reg = 0
	c_use_fifo16_flags = 0
	c_use_fwft_data_count = 0
	c_valid_low = 0
	c_wach_type = 0
	c_wdch_type = 0
	c_wr_ack_low = 0
	c_wr_data_count_width = 4
	c_wr_depth = 16
	c_wr_depth_axis = 1024
	c_wr_depth_rach = 16
	c_wr_depth_rdch = 1024
	c_wr_depth_wach = 16
	c_wr_depth_wdch = 1024
	c_wr_depth_wrch = 16
	c_wr_freq = 1
	c_wr_pntr_width = 4
	c_wr_pntr_width_axis = 10
	c_wr_pntr_width_rach = 4
	c_wr_pntr_width_rdch = 10
	c_wr_pntr_width_wach = 4
	c_wr_pntr_width_wdch = 10
	c_wr_pntr_width_wrch = 4
	c_wr_response_latency = 1
	c_wrch_type = 0

Analyzing hierarchy for entity <fifo_generator_v9_3_xst> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_ADD_NGC_CONSTRAINT = 0
	C_APPLICATION_TYPE_AXIS = 0
	C_APPLICATION_TYPE_RACH = 0
	C_APPLICATION_TYPE_RDCH = 0
	C_APPLICATION_TYPE_WACH = 0
	C_APPLICATION_TYPE_WDCH = 0
	C_APPLICATION_TYPE_WRCH = 0
	C_AXIS_TDATA_WIDTH = 64
	C_AXIS_TDEST_WIDTH = 4
	C_AXIS_TID_WIDTH = 8
	C_AXIS_TKEEP_WIDTH = 4
	C_AXIS_TSTRB_WIDTH = 4
	C_AXIS_TUSER_WIDTH = 4
	C_AXIS_TYPE = 0
	C_AXI_ADDR_WIDTH = 32
	C_AXI_ARUSER_WIDTH = 1
	C_AXI_AWUSER_WIDTH = 1
	C_AXI_BUSER_WIDTH = 1
	C_AXI_DATA_WIDTH = 64
	C_AXI_ID_WIDTH = 4
	C_AXI_RUSER_WIDTH = 1
	C_AXI_TYPE = 0
	C_AXI_WUSER_WIDTH = 1
	C_COMMON_CLOCK = 0
	C_COUNT_TYPE = 0
	C_DATA_COUNT_WIDTH = 4
	C_DEFAULT_VALUE = "BlankString"
	C_DIN_WIDTH = 54
	C_DIN_WIDTH_AXIS = 1
	C_DIN_WIDTH_RACH = 32
	C_DIN_WIDTH_RDCH = 64
	C_DIN_WIDTH_WACH = 32
	C_DIN_WIDTH_WDCH = 64
	C_DIN_WIDTH_WRCH = 2
	C_DOUT_RST_VAL = "0"
	C_DOUT_WIDTH = 54
	C_ENABLE_RLOCS = 0
	C_ENABLE_RST_SYNC = 1
	C_ERROR_INJECTION_TYPE = 0
	C_ERROR_INJECTION_TYPE_AXIS = 0
	C_ERROR_INJECTION_TYPE_RACH = 0
	C_ERROR_INJECTION_TYPE_RDCH = 0
	C_ERROR_INJECTION_TYPE_WACH = 0
	C_ERROR_INJECTION_TYPE_WDCH = 0
	C_ERROR_INJECTION_TYPE_WRCH = 0
	C_FAMILY = "virtex5"
	C_FULL_FLAGS_RST_VAL = 1
	C_HAS_ALMOST_EMPTY = 0
	C_HAS_ALMOST_FULL = 0
	C_HAS_AXIS_TDATA = 0
	C_HAS_AXIS_TDEST = 0
	C_HAS_AXIS_TID = 0
	C_HAS_AXIS_TKEEP = 0
	C_HAS_AXIS_TLAST = 0
	C_HAS_AXIS_TREADY = 1
	C_HAS_AXIS_TSTRB = 0
	C_HAS_AXIS_TUSER = 0
	C_HAS_AXI_ARUSER = 0
	C_HAS_AXI_AWUSER = 0
	C_HAS_AXI_BUSER = 0
	C_HAS_AXI_RD_CHANNEL = 0
	C_HAS_AXI_RUSER = 0
	C_HAS_AXI_WR_CHANNEL = 0
	C_HAS_AXI_WUSER = 0
	C_HAS_BACKUP = 0
	C_HAS_DATA_COUNT = 0
	C_HAS_DATA_COUNTS_AXIS = 0
	C_HAS_DATA_COUNTS_RACH = 0
	C_HAS_DATA_COUNTS_RDCH = 0
	C_HAS_DATA_COUNTS_WACH = 0
	C_HAS_DATA_COUNTS_WDCH = 0
	C_HAS_DATA_COUNTS_WRCH = 0
	C_HAS_INT_CLK = 0
	C_HAS_MASTER_CE = 0
	C_HAS_MEMINIT_FILE = 0
	C_HAS_OVERFLOW = 0
	C_HAS_PROG_FLAGS_AXIS = 0
	C_HAS_PROG_FLAGS_RACH = 0
	C_HAS_PROG_FLAGS_RDCH = 0
	C_HAS_PROG_FLAGS_WACH = 0
	C_HAS_PROG_FLAGS_WDCH = 0
	C_HAS_PROG_FLAGS_WRCH = 0
	C_HAS_RD_DATA_COUNT = 0
	C_HAS_RD_RST = 0
	C_HAS_RST = 1
	C_HAS_SLAVE_CE = 0
	C_HAS_SRST = 0
	C_HAS_UNDERFLOW = 0
	C_HAS_VALID = 1
	C_HAS_WR_ACK = 0
	C_HAS_WR_DATA_COUNT = 0
	C_HAS_WR_RST = 0
	C_IMPLEMENTATION_TYPE = 2
	C_IMPLEMENTATION_TYPE_AXIS = 1
	C_IMPLEMENTATION_TYPE_RACH = 1
	C_IMPLEMENTATION_TYPE_RDCH = 1
	C_IMPLEMENTATION_TYPE_WACH = 1
	C_IMPLEMENTATION_TYPE_WDCH = 1
	C_IMPLEMENTATION_TYPE_WRCH = 1
	C_INIT_WR_PNTR_VAL = 0
	C_INTERFACE_TYPE = 0
	C_MEMORY_TYPE = 2
	C_MIF_FILE_NAME = "BlankString"
	C_MSGON_VAL = 0
	C_OPTIMIZATION_MODE = 0
	C_OVERFLOW_LOW = 0
	C_PRELOAD_LATENCY = 0
	C_PRELOAD_REGS = 1
	C_PRIM_FIFO_TYPE = "512x72"
	C_PROG_EMPTY_THRESH_ASSERT_VAL = 4
	C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = 1022
	C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = 1022
	C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = 1022
	C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = 1022
	C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = 1022
	C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = 1022
	C_PROG_EMPTY_THRESH_NEGATE_VAL = 5
	C_PROG_EMPTY_TYPE = 0
	C_PROG_EMPTY_TYPE_AXIS = 0
	C_PROG_EMPTY_TYPE_RACH = 0
	C_PROG_EMPTY_TYPE_RDCH = 0
	C_PROG_EMPTY_TYPE_WACH = 0
	C_PROG_EMPTY_TYPE_WDCH = 0
	C_PROG_EMPTY_TYPE_WRCH = 0
	C_PROG_FULL_THRESH_ASSERT_VAL = 15
	C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = 1023
	C_PROG_FULL_THRESH_ASSERT_VAL_RACH = 1023
	C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = 1023
	C_PROG_FULL_THRESH_ASSERT_VAL_WACH = 1023
	C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = 1023
	C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = 1023
	C_PROG_FULL_THRESH_NEGATE_VAL = 14
	C_PROG_FULL_TYPE = 0
	C_PROG_FULL_TYPE_AXIS = 0
	C_PROG_FULL_TYPE_RACH = 0
	C_PROG_FULL_TYPE_RDCH = 0
	C_PROG_FULL_TYPE_WACH = 0
	C_PROG_FULL_TYPE_WDCH = 0
	C_PROG_FULL_TYPE_WRCH = 0
	C_RACH_TYPE = 0
	C_RDCH_TYPE = 0
	C_RD_DATA_COUNT_WIDTH = 4
	C_RD_DEPTH = 16
	C_RD_FREQ = 1
	C_RD_PNTR_WIDTH = 4
	C_REG_SLICE_MODE_AXIS = 0
	C_REG_SLICE_MODE_RACH = 0
	C_REG_SLICE_MODE_RDCH = 0
	C_REG_SLICE_MODE_WACH = 0
	C_REG_SLICE_MODE_WDCH = 0
	C_REG_SLICE_MODE_WRCH = 0
	C_SYNCHRONIZER_STAGE = 2
	C_UNDERFLOW_LOW = 0
	C_USE_COMMON_OVERFLOW = 0
	C_USE_COMMON_UNDERFLOW = 0
	C_USE_DEFAULT_SETTINGS = 0
	C_USE_DOUT_RST = 0
	C_USE_ECC = 0
	C_USE_ECC_AXIS = 0
	C_USE_ECC_RACH = 0
	C_USE_ECC_RDCH = 0
	C_USE_ECC_WACH = 0
	C_USE_ECC_WDCH = 0
	C_USE_ECC_WRCH = 0
	C_USE_EMBEDDED_REG = 0
	C_USE_FIFO16_FLAGS = 0
	C_USE_FWFT_DATA_COUNT = 0
	C_VALID_LOW = 0
	C_WACH_TYPE = 0
	C_WDCH_TYPE = 0
	C_WRCH_TYPE = 0
	C_WR_ACK_LOW = 0
	C_WR_DATA_COUNT_WIDTH = 4
	C_WR_DEPTH = 16
	C_WR_DEPTH_AXIS = 1024
	C_WR_DEPTH_RACH = 16
	C_WR_DEPTH_RDCH = 1024
	C_WR_DEPTH_WACH = 16
	C_WR_DEPTH_WDCH = 1024
	C_WR_DEPTH_WRCH = 16
	C_WR_FREQ = 1
	C_WR_PNTR_WIDTH = 4
	C_WR_PNTR_WIDTH_AXIS = 10
	C_WR_PNTR_WIDTH_RACH = 4
	C_WR_PNTR_WIDTH_RDCH = 10
	C_WR_PNTR_WIDTH_WACH = 4
	C_WR_PNTR_WIDTH_WDCH = 10
	C_WR_PNTR_WIDTH_WRCH = 4
	C_WR_RESPONSE_LATENCY = 1

Analyzing hierarchy for entity <fifo_generator_top> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_AXI_TYPE = 0
	C_BYTE_STRB_WIDTH = 8
	C_COMMON_CLOCK = 0
	C_COUNT_TYPE = 0
	C_DATA_COUNT_WIDTH = 4
	C_DEFAULT_VALUE = "BlankString"
	C_DIN_WIDTH = 54
	C_DOUT_RST_VAL = "0"
	C_DOUT_WIDTH = 54
	C_ENABLE_RLOCS = 0
	C_ENABLE_RST_SYNC = 1
	C_ERROR_INJECTION_TYPE = 0
	C_FAMILY = "virtex5"
	C_FIFO_TYPE = 0
	C_FULL_FLAGS_RST_VAL = 1
	C_HAS_ALMOST_EMPTY = 0
	C_HAS_ALMOST_FULL = 0
	C_HAS_BACKUP = 0
	C_HAS_DATA_COUNT = 0
	C_HAS_INT_CLK = 0
	C_HAS_MEMINIT_FILE = 0
	C_HAS_OVERFLOW = 0
	C_HAS_RD_DATA_COUNT = 0
	C_HAS_RD_RST = 0
	C_HAS_RST = 1
	C_HAS_SRST = 0
	C_HAS_UNDERFLOW = 0
	C_HAS_VALID = 1
	C_HAS_WR_ACK = 0
	C_HAS_WR_DATA_COUNT = 0
	C_HAS_WR_RST = 0
	C_IMPLEMENTATION_TYPE = 2
	C_INIT_WR_PNTR_VAL = 0
	C_MEMORY_TYPE = 2
	C_MIF_FILE_NAME = "BlankString"
	C_MSGON_VAL = 0
	C_OPTIMIZATION_MODE = 0
	C_OVERFLOW_LOW = 0
	C_PRELOAD_LATENCY = 0
	C_PRELOAD_REGS = 1
	C_PRIM_FIFO_TYPE = "512x72"
	C_PROG_EMPTY_THRESH_ASSERT_VAL = 4
	C_PROG_EMPTY_THRESH_NEGATE_VAL = 5
	C_PROG_EMPTY_TYPE = 0
	C_PROG_FULL_THRESH_ASSERT_VAL = 15
	C_PROG_FULL_THRESH_NEGATE_VAL = 14
	C_PROG_FULL_TYPE = 0
	C_RD_DATA_COUNT_WIDTH = 4
	C_RD_DEPTH = 16
	C_RD_FREQ = 1
	C_RD_PNTR_WIDTH = 4
	C_SYNCHRONIZER_STAGE = 2
	C_UNDERFLOW_LOW = 0
	C_USE_DOUT_RST = 0
	C_USE_ECC = 0
	C_USE_EMBEDDED_REG = 0
	C_USE_FIFO16_FLAGS = 0
	C_USE_FWFT_DATA_COUNT = 0
	C_USE_INPUT_CE = 0
	C_USE_OUTPUT_CE = 0
	C_USE_SYNC_CLK = 0
	C_VALID_LOW = 0
	C_WR_ACK_LOW = 0
	C_WR_DATA_COUNT_WIDTH = 4
	C_WR_DEPTH = 16
	C_WR_FREQ = 1
	C_WR_PNTR_WIDTH = 4
	C_WR_RESPONSE_LATENCY = 1

Analyzing hierarchy for entity <fifo_generator_ramfifo> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_AXI_TYPE = 0
	C_BYTE_STRB_WIDTH = 8
	C_COMMON_CLOCK = 0
	C_DATA_COUNT_WIDTH = 4
	C_DEPTH_RATIO_RD = 1
	C_DEPTH_RATIO_WR = 1
	C_DIN_WIDTH = 54
	C_DOUT_RST_VAL = "0000"
	C_DOUT_WIDTH = 54
	C_ENABLE_RST_SYNC = 1
	C_ERROR_INJECTION_TYPE = 0
	C_FAMILY = "virtex5"
	C_FIFO_TYPE = 0
	C_FULL_FLAGS_RST_VAL = 1
	C_HAS_ALMOST_EMPTY = 0
	C_HAS_ALMOST_FULL = 0
	C_HAS_DATA_COUNT = 0
	C_HAS_OVERFLOW = 0
	C_HAS_RD_DATA_COUNT = 0
	C_HAS_RST = 1
	C_HAS_SRST = 0
	C_HAS_UNDERFLOW = 0
	C_HAS_VALID = 1
	C_HAS_WR_ACK = 0
	C_HAS_WR_DATA_COUNT = 0
	C_MEMORY_TYPE = 2
	C_MSGON_VAL = 0
	C_OVERFLOW_LOW = 0
	C_PRELOAD_LATENCY = 0
	C_PRELOAD_REGS = 1
	C_PROG_EMPTY_THRESH_ASSERT_VAL = 4
	C_PROG_EMPTY_THRESH_NEGATE_VAL = 5
	C_PROG_EMPTY_TYPE = 0
	C_PROG_FULL_THRESH_ASSERT_VAL = 15
	C_PROG_FULL_THRESH_NEGATE_VAL = 14
	C_PROG_FULL_TYPE = 0
	C_RD_DATA_COUNT_WIDTH = 4
	C_RD_DEPTH = 16
	C_RD_PNTR_WIDTH = 4
	C_SYNCHRONIZER_STAGE = 2
	C_UNDERFLOW_LOW = 0
	C_USE_DOUT_RST = 0
	C_USE_ECC = 0
	C_USE_EMBEDDED_REG = 0
	C_USE_FWFT_DATA_COUNT = 0
	C_USE_INPUT_CE = 0
	C_USE_OUTPUT_CE = 0
	C_USE_SYNC_CLK = 0
	C_VALID_LOW = 0
	C_WR_ACK_LOW = 0
	C_WR_DATA_COUNT_WIDTH = 4
	C_WR_DEPTH = 16
	C_WR_PNTR_WIDTH = 4

Analyzing hierarchy for entity <reset_blk_ramfifo> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_ENABLE_RST_SYNC = 1
	C_FULL_FLAGS_RST_VAL = 1
	C_HAS_RST = 1
	C_HAS_SRST = 0
	C_MSGON_VAL = 0
	C_RD_RST_MAXFAN = 3
	C_WR_RST_MAXFAN = 2

Analyzing hierarchy for entity <input_blk> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_BYTE_STRB_WIDTH = 8
	C_COMMON_CLOCK = 0
	C_DEPTH_RATIO_RD = 1
	C_DIN_WIDTH = 54
	C_DOUT_WIDTH = 54
	C_ERROR_INJECTION_TYPE = 0
	C_FIFO_TYPE = 0
	C_HAS_INT_CLK = 0
	C_IMPLEMENTATION_TYPE = 0
	C_PKTFIFO_DATA_WIDTH = 54
	C_PROG_EMPTY_TYPE = 0
	C_PROG_FULL_TYPE = 0
	C_RD_PNTR_WIDTH = 4
	C_USE_EMBEDDED_REG = 1
	C_USE_INPUT_CE = 0
	C_USE_OUTPUT_CE = 0
	C_USE_SYNC_CLK = 0
	C_WR_PNTR_WIDTH = 4

Analyzing hierarchy for entity <memory> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_COMMON_CLOCK = 0
	C_DEPTH_RATIO_RD = 1
	C_DEPTH_RATIO_WR = 1
	C_DIN_WIDTH = 54
	C_DOUT_RST_VAL = "0000"
	C_DOUT_WIDTH = 54
	C_ERROR_INJECTION_TYPE = 0
	C_FAMILY = "virtex5"
	C_FIFO_TYPE = 0
	C_HAS_RST = 1
	C_HAS_SRST = 0
	C_LARGER_DEPTH = 16
	C_MEMORY_TYPE = 2
	C_PRELOAD_LATENCY = 0
	C_PRELOAD_REGS = 1
	C_RD_DEPTH = 16
	C_RD_PNTR_WIDTH = 4
	C_SMALLER_DATA_WIDTH = 54
	C_USE_DOUT_RST = 0
	C_USE_ECC = 0
	C_USE_EMBEDDED_REG = 0
	C_WR_DEPTH = 16
	C_WR_PNTR_WIDTH = 4

Analyzing hierarchy for entity <clk_x_pntrs> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_HAS_RST = 1
	C_MSGON_VAL = 0
	C_RD_PNTR_WIDTH = 4
	C_SYNCHRONIZER_STAGE = 2
	C_WR_PNTR_WIDTH = 4

Analyzing hierarchy for entity <rd_logic> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_COMMON_CLOCK = 0
	C_FIFO_TYPE = 0
	C_HAS_ALMOST_EMPTY = 0
	C_HAS_DATA_COUNT = 0
	C_HAS_RD_DATA_COUNT = 0
	C_HAS_RST = 1
	C_HAS_SRST = 0
	C_HAS_UNDERFLOW = 0
	C_HAS_VALID = 1
	C_PRELOAD_LATENCY = 0
	C_PRELOAD_REGS = 1
	C_PROG_EMPTY_THRESH_ASSERT_VAL = 4
	C_PROG_EMPTY_THRESH_NEGATE_VAL = 5
	C_PROG_EMPTY_TYPE = 0
	C_RD_DEPTH = 16
	C_RD_PNTR_WIDTH = 4
	C_UNDERFLOW_LOW = 0
	C_USE_EMBEDDED_REG = 0
	C_USE_FWFT_DATA_COUNT = 0
	C_VALID_LOW = 0
	C_WR_DEPTH = 16
	C_WR_PNTR_WIDTH = 4

Analyzing hierarchy for entity <wr_logic> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_COMMON_CLOCK = 0
	C_DEPTH_RATIO_RD = 1
	C_DEPTH_RATIO_WR = 1
	C_FULL_FLAGS_RST_VAL = 1
	C_HAS_ALMOST_FULL = 0
	C_HAS_OVERFLOW = 0
	C_HAS_RST = 1
	C_HAS_SRST = 0
	C_HAS_WR_ACK = 0
	C_HAS_WR_DATA_COUNT = 0
	C_OVERFLOW_LOW = 0
	C_PRELOAD_LATENCY = 0
	C_PRELOAD_REGS = 1
	C_PROG_EMPTY_TYPE = 0
	C_PROG_FULL_THRESH_ASSERT_VAL = 15
	C_PROG_FULL_THRESH_NEGATE_VAL = 14
	C_PROG_FULL_TYPE = 0
	C_RD_PNTR_WIDTH = 4
	C_USE_FWFT_DATA_COUNT = 0
	C_WR_ACK_LOW = 0
	C_WR_PNTR_WIDTH = 4

Analyzing hierarchy for entity <output_blk> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_BYTE_STRB_WIDTH = 8
	C_COMMON_CLOCK = 0
	C_DATA_COUNT_WIDTH = 4
	C_DEPTH_RATIO_WR = 1
	C_DIN_WIDTH = 54
	C_DOUT_WIDTH = 54
	C_FIFO_TYPE = 0
	C_HAS_ALMOST_EMPTY = 0
	C_HAS_ALMOST_FULL = 0
	C_HAS_DATA_COUNT = 0
	C_HAS_OVERFLOW = 0
	C_HAS_RD_DATA_COUNT = 0
	C_HAS_UNDERFLOW = 0
	C_HAS_VALID = 1
	C_HAS_WR_ACK = 0
	C_HAS_WR_DATA_COUNT = 0
	C_PKTFIFO_DATA_WIDTH = 54
	C_PROG_EMPTY_TYPE = 0
	C_PROG_FULL_TYPE = 0
	C_RD_DATA_COUNT_WIDTH = 4
	C_RD_PNTR_WIDTH = 4
	C_USE_ECC = 0
	C_USE_FWFT_DATA_COUNT = 0
	C_WR_DATA_COUNT_WIDTH = 4
	C_WR_PNTR_WIDTH = 4

Analyzing hierarchy for entity <dmem> in library <fifo_generator_v9_3> (architecture <Xilinx>) with generics.
	C_COMMON_CLOCK = 1
	C_DEPTH_RATIO_RD = 1
	C_DEPTH_RATIO_WR = 1
	C_DIN_WIDTH = 54
	C_DOUT_RST_VAL = "0000"
	C_DOUT_WIDTH = 54
	C_FIFO_TYPE = 0
	C_HAS_RST = 1
	C_HAS_SRST = 0
	C_LARGER_DEPTH = 16
	C_RD_PNTR_WIDTH = 4
	C_SMALLER_DATA_WIDTH = 54
	C_WR_PNTR_WIDTH = 4

Analyzing hierarchy for entity <synchronizer_ff> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_HAS_RST = 1
	C_WIDTH = 4

Analyzing hierarchy for entity <rd_bin_cntr> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_HAS_ALMOST_EMPTY = 0
	C_HAS_RST = 1
	C_HAS_SRST = 0
	C_PNTR_WIDTH = 4

Analyzing hierarchy for entity <rd_status_flags_as> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_HAS_ALMOST_EMPTY = 0
	C_HAS_RST = 1
	C_RD_PNTR_WIDTH = 4
	C_WR_PNTR_WIDTH = 4

Analyzing hierarchy for entity <rd_handshaking_flags> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_HAS_RST = 1
	C_HAS_SRST = 0
	C_HAS_UNDERFLOW = 0
	C_HAS_VALID = 1
	C_UNDERFLOW_LOW = 0
	C_USE_EMBEDDED_REG = 0
	C_VALID_LOW = 0

Analyzing hierarchy for entity <rd_fwft> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_FIFO_TYPE = 0
	C_HAS_RST = 1
	C_HAS_SRST = 0
	C_VALID_LOW = 0

Analyzing hierarchy for entity <wr_bin_cntr> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_COMMON_CLOCK = 0
	C_HAS_ALMOST_FULL = 0
	C_HAS_RST = 1
	C_HAS_SRST = 0
	C_PNTR_WIDTH = 4
	C_PROG_EMPTY_TYPE = 0
	C_PROG_FULL_TYPE = 0

Analyzing hierarchy for entity <wr_status_flags_as> in library <fifo_generator_v9_3> (architecture <xilinx>) with generics.
	C_FULL_FLAGS_RST_VAL = 1
	C_HAS_ALMOST_FULL = 0
	C_HAS_RST = 1
	C_RD_PNTR_WIDTH = 4
	C_WR_PNTR_WIDTH = 4

Analyzing hierarchy for entity <compare> in library <fifo_generator_v9_3> (architecture <Xilinx>) with generics.
	C_WIDTH = 4


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SRAM_WRITE_FIFO> in library <work> (Architecture <virtex5>).
