#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 29 14:07:27 2024
# Process ID: 14700
# Current directory: C:/vivado_proj/pmod_esp32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20020 C:\vivado_proj\pmod_esp32\pmod_esp32.xpr
# Log file: C:/vivado_proj/pmod_esp32/vivado.log
# Journal file: C:/vivado_proj/pmod_esp32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivado_proj/pmod_esp32/pmod_esp32.xpr
INFO: [Project 1-313] Project file moved from 'C:/Xilinx/projects/pmod_esp32' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/../Users/zelei/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/Users/zelei/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/vivado-library-zmod-v1-2019.1-2'; using path 'C:/Xilinx/vivado-library-zmod-v1-2019.1-2' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/vivado-library-zmod-v1-2019.1-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 971.016 ; gain = 366.105
open_bd_design {C:/vivado_proj/pmod_esp32/pmod_esp32.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding component instance block -- digilentinc.com:user:PmodESP32:1.0 - PmodESP32_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <design_1> from BD file <C:/vivado_proj/pmod_esp32/pmod_esp32.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1553.250 ; gain = 57.598
update_compile_order -fileset sources_1
launch_sdk -workspace C:/vivado_proj/pmod_esp32/pmod_esp32.sdk -hwspec C:/vivado_proj/pmod_esp32/pmod_esp32.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/vivado_proj/pmod_esp32/pmod_esp32.sdk -hwspec C:/vivado_proj/pmod_esp32/pmod_esp32.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 16:47:19 2024...
