{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1427999110003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1427999110004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 02 20:25:09 2015 " "Processing started: Thu Apr 02 20:25:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1427999110004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1427999110004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bin2dec -c bin2dec " "Command: quartus_map --read_settings_files=on --write_settings_files=off bin2dec -c bin2dec" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1427999110004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1427999110784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut2/seg7_4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut2/seg7_4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7_4decoder-seg7_4decoder_arch " "Found design unit 1: seg7_4decoder-seg7_4decoder_arch" {  } { { "../tut2/seg7_4decoder.vhd" "" { Text "C:/altera/12.1/tut2/seg7_4decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427999111571 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7_4decoder " "Found entity 1: seg7_4decoder" {  } { { "../tut2/seg7_4decoder.vhd" "" { Text "C:/altera/12.1/tut2/seg7_4decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427999111571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427999111571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_2-mux4_2_arch " "Found design unit 1: mux4_2-mux4_2_arch" {  } { { "mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427999111577 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_2 " "Found entity 1: mux4_2" {  } { { "mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427999111577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427999111577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2state-mux2state_arch " "Found design unit 1: mux2state-mux2state_arch" {  } { { "mux2state.vhd" "" { Text "C:/altera/12.1/tut21/mux2state.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427999111583 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2state " "Found entity 1: mux2state" {  } { { "mux2state.vhd" "" { Text "C:/altera/12.1/tut21/mux2state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427999111583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427999111583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_arch " "Found design unit 1: comparator-comparator_arch" {  } { { "comparator.vhd" "" { Text "C:/altera/12.1/tut21/comparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427999111588 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/altera/12.1/tut21/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427999111588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427999111588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a_4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_4decoder-A_4decoder_arch " "Found design unit 1: A_4decoder-A_4decoder_arch" {  } { { "A_4decoder.vhd" "" { Text "C:/altera/12.1/tut21/A_4decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427999111593 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_4decoder " "Found entity 1: A_4decoder" {  } { { "A_4decoder.vhd" "" { Text "C:/altera/12.1/tut21/A_4decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427999111593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427999111593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dec-Behaviour " "Found design unit 1: bin2dec-Behaviour" {  } { { "bin2dec.vhd" "" { Text "C:/altera/12.1/tut21/bin2dec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427999111599 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.vhd" "" { Text "C:/altera/12.1/tut21/bin2dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427999111599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427999111599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bin2dec " "Elaborating entity \"bin2dec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1427999111653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:Comp " "Elaborating entity \"comparator\" for hierarchy \"comparator:Comp\"" {  } { { "bin2dec.vhd" "Comp" { Text "C:/altera/12.1/tut21/bin2dec.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1427999111672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_4decoder A_4decoder:A " "Elaborating entity \"A_4decoder\" for hierarchy \"A_4decoder:A\"" {  } { { "bin2dec.vhd" "A" { Text "C:/altera/12.1/tut21/bin2dec.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1427999111683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_2 mux4_2:Mux4 " "Elaborating entity \"mux4_2\" for hierarchy \"mux4_2:Mux4\"" {  } { { "bin2dec.vhd" "Mux4" { Text "C:/altera/12.1/tut21/bin2dec.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1427999111693 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] mux4_2.vhd(14) " "Inferred latch for \"M\[0\]\" at mux4_2.vhd(14)" {  } { { "mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1427999111694 "|bin2dec|mux4_2:Mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] mux4_2.vhd(14) " "Inferred latch for \"M\[1\]\" at mux4_2.vhd(14)" {  } { { "mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1427999111694 "|bin2dec|mux4_2:Mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] mux4_2.vhd(14) " "Inferred latch for \"M\[2\]\" at mux4_2.vhd(14)" {  } { { "mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1427999111694 "|bin2dec|mux4_2:Mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] mux4_2.vhd(14) " "Inferred latch for \"M\[3\]\" at mux4_2.vhd(14)" {  } { { "mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1427999111694 "|bin2dec|mux4_2:Mux4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2state mux2state:Mux2 " "Elaborating entity \"mux2state\" for hierarchy \"mux2state:Mux2\"" {  } { { "bin2dec.vhd" "Mux2" { Text "C:/altera/12.1/tut21/bin2dec.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1427999111703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_4decoder seg7_4decoder:dec0 " "Elaborating entity \"seg7_4decoder\" for hierarchy \"seg7_4decoder:dec0\"" {  } { { "bin2dec.vhd" "dec0" { Text "C:/altera/12.1/tut21/bin2dec.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1427999111712 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Led_Disp1\[1\] VCC " "Pin \"Led_Disp1\[1\]\" is stuck at VCC" {  } { { "bin2dec.vhd" "" { Text "C:/altera/12.1/tut21/bin2dec.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1427999112659 "|bin2dec|Led_Disp1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_Disp1\[2\] VCC " "Pin \"Led_Disp1\[2\]\" is stuck at VCC" {  } { { "bin2dec.vhd" "" { Text "C:/altera/12.1/tut21/bin2dec.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1427999112659 "|bin2dec|Led_Disp1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_Disp1\[6\] GND " "Pin \"Led_Disp1\[6\]\" is stuck at GND" {  } { { "bin2dec.vhd" "" { Text "C:/altera/12.1/tut21/bin2dec.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1427999112659 "|bin2dec|Led_Disp1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1427999112659 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1427999112851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1427999113493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1427999113493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1427999113525 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1427999113525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1427999113525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1427999113525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1427999113559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 02 20:25:13 2015 " "Processing ended: Thu Apr 02 20:25:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1427999113559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1427999113559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1427999113559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1427999113559 ""}
