{
    "Citedpaper": [], 
    "Bibilometrics": {
        "Downloads_12Months": 133, 
        "Downloads_6Weeks": 4, 
        "Downloads_cumulative": 133, 
        "CitationCount": 0
    }, 
    "Title": "Architecting hierarchical coherence protocols for push-button parametric verification", 
    "Abstract": "Recent work in formal verification theory and verification-aware design has sought to bridge the divide between the class of protocols architects want to design and the class of protocols that are verifiable with state of the art tools. Particularly the recent Neo work in formal verification theory, for the first time, formalizes how to compose flat subprotocols with an arbitrary number of nodes into a hierarchy while maintaining correct behavior. However, it is unclear if this theory scales to realistic systems. Moreover, there is a diversity of systems architects would be interested in, to which it is not clear if the theory applies. In this paper, we show how the abstract Neo theory can be leveraged to design a realistic hierarchical coherence protocol. As such, we present the first realistic hierarchical coherence protocol verified with fully-automated (push-button) verification tools for all scales and tree configurations. We explore the practical limitations posed by both the theory and the verification tools in designing this verifiable hierarchical protocol. We experimentally evaluate our protocol, comparing it to more complex protocols that have optimizations prohibited by the theory and verification tool. Finally, we discuss how a variety of system configurations and protocols architects might be interested in can be adapted to the Neo theory, which we hope opens up the theory to future work in verification-aware protocol design.", 
    "Published": 2017, 
    "References": [
        {
            "ArticleName": "Alaa R. Alameldeen , David A. Wood, Variability in Architectural Simulations of Multi-Threaded Workloads, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.7, February 08-12, 2003", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=822813"
        }, 
        {
            "ArticleName": "Arvind , Nirav Dave , Michael Katelman, Getting Formal Verification into Design Flow, Proceedings of the 15th international symposium on Formal Methods, May 26-30, 2008, Turku, Finland", 
            "DOIhref": "https://dx.doi.org/10.1007/978-3-540-68237-0_2", 
            "DOIname": "10.1007/978-3-540-68237-0_2", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1423687"
        }, 
        {
            "ArticleName": "Luiz Andr\u00e9 Barroso , Kourosh Gharachorloo , Robert McNamara , Andreas Nowatzyk , Shaz Qadeer , Barton Sano , Scott Smith , Robert Stets , Ben Verghese, Piranha: a scalable architecture based on single-chip multiprocessing, Proceedings of the 27th annual international symposium on Computer architecture, p.282-293, June 2000, Vancouver, British Columbia, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/339647.339696", 
            "DOIname": "10.1145/339647.339696", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=339696"
        }, 
        {
            "ArticleName": "Jesse G. Beu , Jason A. Poovey , Eric R. Hein , Thomas M. Conte, High-speed formal verification of heterogeneous coherence hierarchies, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.566-577, February 23-27, 2013", 
            "DOIhref": "https://dx.doi.org/10.1109/HPCA.2013.6522350", 
            "DOIname": "10.1109/HPCA.2013.6522350", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2495500"
        }, 
        {
            "ArticleName": "Jesse G. Beu , Michael C. Rosier , Thomas M. Conte, Manager-client pairing: a framework for implementing coherence hierarchies, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil", 
            "DOIhref": "http://doi.acm.org/10.1145/2155620.2155647", 
            "DOIname": "10.1145/2155620.2155647", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2155647"
        }, 
        {
            "ArticleName": "Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/1454115.1454128", 
            "DOIname": "10.1145/1454115.1454128", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1454128"
        }, 
        {
            "ArticleName": "Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011", 
            "DOIhref": "http://doi.acm.org/10.1145/2024716.2024718", 
            "DOIname": "10.1145/2024716.2024718", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2024718"
        }, 
        {
            "ArticleName": "Henry Burkhardt, Steven Frank, Bruce Knobe, and James Rothnie. 1992. Overview of the KSR1 computer system. Technical Report KSR-TR-9202001, Kendall Square Research, Boston."
        }, 
        {
            "ArticleName": "Alan Charlesworth, The sun fireplane system interconnect, Proceedings of the 2001 ACM/IEEE conference on Supercomputing, p.7-7, November 10-16, 2001, Denver, Colorado", 
            "DOIhref": "http://doi.acm.org/10.1145/582034.582041", 
            "DOIname": "10.1145/582034.582041", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=582041"
        }, 
        {
            "ArticleName": "Ching-Tsun Chou, Phanindra K. Mannava, and Seungjoon Park. 2004. A simple method for parameterized verification of cache coherence protocols. In International Conference on Formal Methods in Computer-Aided Design (FMCAD)."
        }, 
        {
            "ArticleName": "Sylvain Conchon, Amit Goel, Sava Krstic, Alain Mebsout, and Fatiha Zaidi. 2013. Invariants for finite instances and beyond. In International Conference on Formal Methods in Computer-Aided Design (FMCAD)."
        }, 
        {
            "ArticleName": "Sylvain Conchon , Amit Goel , Sava Krsti\u0107 , Alain Mebsout , Fatiha Za\u00efdi, Cubicle: a parallel SMT-based model checker for parameterized systems: tool paper, Proceedings of the 24th international conference on Computer Aided Verification, July 07-13, 2012, Berkeley, CA", 
            "DOIhref": "https://dx.doi.org/10.1007/978-3-642-31424-7_55", 
            "DOIname": "10.1007/978-3-642-31424-7_55", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2362285"
        }, 
        {
            "ArticleName": "Sylvain Conchon, Amit Goel, Sava Krstic, Alain Mebsout, and Fatiha Za\u00c4\u015bdi. 2012. German's Protocol, http://cubicle.lri.fr/examples/german.ctc.cub.html."
        }, 
        {
            "ArticleName": "Pat Conway , Nathan Kalyanasundharam , Gregg Donley , Kevin Lepak , Bill Hughes, Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor, IEEE Micro, v.30 n.2, p.16-29, March 2010", 
            "DOIhref": "https://dx.doi.org/10.1109/MM.2010.31", 
            "DOIname": "10.1109/MM.2010.31", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1804052"
        }, 
        {
            "ArticleName": "David L. Dill , Andreas J. Drexler , Alan J. Hu , C. Han Yang, Protocol Verification as a Hardware Design Aid, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.522-525, October 11-14, 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=654859"
        }, 
        {
            "ArticleName": "Silvio Ghilardi , Silvio Ranise, MCMT: a model checker modulo theories, Proceedings of the 5th international conference on Automated Reasoning, July 16-19, 2010, Edinburgh, UK", 
            "DOIhref": "https://dx.doi.org/10.1007/978-3-642-14203-1_3", 
            "DOIname": "10.1007/978-3-642-14203-1_3", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2176673"
        }, 
        {
            "ArticleName": "Simcha Gochman, Ronny Ronen, Ittai Anati, Ariel Berkovits, Tsvika Kurts, Alon Naveh, Ali Saeed, Zeev Sperber, and Robert C Valentine. 2003. The Intel Pentium M Processor: Microarchitecture and Performance. Intel Technology Journal 7, 2."
        }, 
        {
            "ArticleName": "Gary Gostin , Jean-Francois Collard , Kirby Collins, The architecture of the HP Superdome shared-memory multiprocessor, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts", 
            "DOIhref": "http://doi.acm.org/10.1145/1088149.1088181", 
            "DOIname": "10.1145/1088149.1088181", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1088181"
        }, 
        {
            "ArticleName": "Erik Hagersten , Michael Koster, WildFire: A Scalable Path for SMPs, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.172, January 09-12, 1999", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=822785"
        }, 
        {
            "ArticleName": "Glenn Hinton, Dave Sager, Mike Upton, Darrell Boggs, Doug Carmean, Alan Kyker, and Patrice Roussel. 2001. The microarchitecture of the Pentium\u00ae 4 processor. In Intel Technology Journal."
        }, 
        {
            "ArticleName": "Edya Ladan-Mozes , Charles E. Leiserson, A consistency architecture for hierarchical shared caches, Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, June 14-16, 2008, Munich, Germany", 
            "DOIhref": "http://doi.acm.org/10.1145/1378533.1378536", 
            "DOIname": "10.1145/1378533.1378536", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1378536"
        }, 
        {
            "ArticleName": "Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Wolf-Dietrich Weber , Anoop Gupta , John Hennessy , Mark Horowitz , Monica S. Lam, The Stanford Dash Multiprocessor, Computer, v.25 n.3, p.63-79, March 1992", 
            "DOIhref": "https://dx.doi.org/10.1109/2.121510", 
            "DOIname": "10.1109/2.121510", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=130562"
        }, 
        {
            "ArticleName": "Milo M. K. Martin , Mark D. Hill , Daniel J. Sorin, Why on-chip cache coherence is here to stay, Communications of the ACM, v.55 n.7, July 2012", 
            "DOIhref": "http://doi.acm.org/10.1145/2209249.2209269", 
            "DOIname": "10.1145/2209249.2209269", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2209269"
        }, 
        {
            "ArticleName": "Opeoluwa Matthews , Jesse Bingham , Daniel J. Sorin, Verifiable hierarchical protocols with network invariants on parametric systems, Proceedings of the 16th Conference on Formal Methods in Computer-Aided Design, p.101-108, October 03-06, 2016, Mountain View, California", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3077650"
        }, 
        {
            "ArticleName": "Opeoluwa Matthews, Meng Zhang, and Daniel J Sorin. 2014. Scalably verifiable dynamic power management. In International Symposium on High Performance Computer Architecture (HPCA)."
        }, 
        {
            "ArticleName": "Seungjoon Park , S. Das , D. L. Dill, Automatic checking of aggregation abstractions through state enumeration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.10, p.1202-1210, November 2006", 
            "DOIhref": "https://dx.doi.org/10.1109/43.875327", 
            "DOIname": "10.1109/43.875327", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2299926"
        }, 
        {
            "ArticleName": "Alberto Ros, Mahdad Davari, and Stefanos Kaxiras. 2015. Hierarchical private/shared classification: The key to simple and efficient coherence for clustered cache hierarchies. In International Symposium On High Performance Computer Architecture (HPCA)."
        }, 
        {
            "ArticleName": "Larry Seiler , Doug Carmean , Eric Sprangle , Tom Forsyth , Michael Abrash , Pradeep Dubey , Stephen Junkins , Adam Lake , Jeremy Sugerman , Robert Cavin , Roger Espasa , Ed Grochowski , Toni Juan , Pat Hanrahan, Larrabee: a many-core x86 architecture for visual computing, ACM SIGGRAPH 2008 papers, August 11-15, 2008, Los Angeles, California", 
            "DOIhref": "http://doi.acm.org/10.1145/1399504.1360617", 
            "DOIname": "10.1145/1399504.1360617", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1360617"
        }, 
        {
            "ArticleName": "B. Sinharoy , R. N. Kalla , J. M. Tendler , R. J. Eickemeyer , J. B. Joyner, POWER5 System microarchitecture, IBM Journal of Research and Development, v.49 n.4/5, p.505-521, July 2005", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1148884"
        }, 
        {
            "ArticleName": "Daniel J. Sorin , Mark D. Hill , David A. Wood, A Primer on Memory Consistency and Cache Coherence, Morgan & Claypool Publishers, 2011", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2028905"
        }, 
        {
            "ArticleName": "Daniel J. Sorin , Opeoluwa Matthews , Meng Zhang, Architecting Dynamic Power Management to be Formally Verifiable, Proceedings of the 51st Annual Design Automation Conference, p.1-3, June 01-05, 2014, San Francisco, CA, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2593069.2596669", 
            "DOIname": "10.1145/2593069.2596669", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2596669"
        }, 
        {
            "ArticleName": "Murali Talupur , Mark R. Tuttle, Going with the flow: parameterized verification using message flows, Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design, p.1-8, November 17-20, 2008, Portland, Oregon", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1517434"
        }, 
        {
            "ArticleName": "J. M. Tendler , J. S. Dodson , J. S. Fields , H. Le , B. Sinharoy, POWER4 system microarchitecture, IBM Journal of Research and Development, v.46 n.1, p.5-25, January 2002", 
            "DOIhref": "https://dx.doi.org/10.1147/rd.461.0005", 
            "DOIname": "10.1147/rd.461.0005", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1665879"
        }, 
        {
            "ArticleName": "Muralidaran Vijayaraghavan. 2016. Modular verification of hardware systems. Ph.D. Dissertation. Massachusetts Institute of Technology."
        }, 
        {
            "ArticleName": "Muralidaran Vijayaraghavan, Adam Chlipala, and Nirav Dave. 2015. Modular deductive verification of multiprocessor hardware designs. In International Conference on Computer Aided Verification (CAV)."
        }, 
        {
            "ArticleName": "Gwendolyn Voskuilen , T. N. Vijaykumar, Fractal++: closing the performance gap between fractal and conventional coherence, Proceeding of the 41st annual international symposium on Computer architecuture, June 14-18, 2014, Minneapolis, Minnesota, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2665733"
        }, 
        {
            "ArticleName": "Gwendolyn Voskuilen , T.N. Vijaykumar, High-performance fractal coherence, Proceedings of the 19th international conference on Architectural support for programming languages and operating systems, March 01-05, 2014, Salt Lake City, Utah, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2541940.2541982", 
            "DOIname": "10.1145/2541940.2541982", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2541982"
        }, 
        {
            "ArticleName": "Deborah A Wallach. 1992. PHD: A hierarchical cache coherent protocol. Ph.D. Dissertation. Massachusetts Institute of Technology."
        }, 
        {
            "ArticleName": "A. W. Wilson, Jr., Hierarchical cache/bus architecture for shared memory multiprocessors, Proceedings of the 14th annual international symposium on Computer architecture, p.244-252, June 02-05, 1987, Pittsburgh, Pennsylvania, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/30350.30378", 
            "DOIname": "10.1145/30350.30378", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=30378"
        }, 
        {
            "ArticleName": "Meng Zhang, Jesse D. Bingham, John Erickson, and Daniel J. Sorin. 2014. PVCoherence: Designing flat coherence protocols for scalable verification. In International Symposium On High Performance Computer Architecture (HPCA)."
        }, 
        {
            "ArticleName": "Meng Zhang , Alvin R. Lebeck , Daniel J. Sorin, Fractal Coherence: Scalably Verifiable Cache Coherence, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.471-482, December 04-08, 2010", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2010.11", 
            "DOIname": "10.1109/MICRO.2010.11", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1934991"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Duke University and University of Michigan", 
            "Name": "Opeoluwa Matthews"
        }, 
        {
            "Affiliation": "Duke University", 
            "Name": "Daniel J. Sorin"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=3123971&preflayout=flat"
}