#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x919320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x92dbd0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x920500 .functor NOT 1, L_0x97c4d0, C4<0>, C4<0>, C4<0>;
L_0x97c300 .functor XOR 2, L_0x97c1c0, L_0x97c260, C4<00>, C4<00>;
L_0x97c410 .functor XOR 2, L_0x97c300, L_0x97c370, C4<00>, C4<00>;
v0x978330_0 .net *"_ivl_10", 1 0, L_0x97c370;  1 drivers
v0x978430_0 .net *"_ivl_12", 1 0, L_0x97c410;  1 drivers
v0x978510_0 .net *"_ivl_2", 1 0, L_0x97c120;  1 drivers
v0x9785d0_0 .net *"_ivl_4", 1 0, L_0x97c1c0;  1 drivers
v0x9786b0_0 .net *"_ivl_6", 1 0, L_0x97c260;  1 drivers
v0x9787e0_0 .net *"_ivl_8", 1 0, L_0x97c300;  1 drivers
v0x9788c0_0 .net "a", 0 0, v0x975360_0;  1 drivers
v0x978960_0 .net "b", 0 0, v0x975400_0;  1 drivers
v0x978a00_0 .net "c", 0 0, v0x9754a0_0;  1 drivers
v0x978aa0_0 .var "clk", 0 0;
v0x978b40_0 .net "d", 0 0, v0x9755e0_0;  1 drivers
v0x978be0_0 .net "out_pos_dut", 0 0, L_0x97bf60;  1 drivers
v0x978c80_0 .net "out_pos_ref", 0 0, L_0x97a1b0;  1 drivers
v0x978d20_0 .net "out_sop_dut", 0 0, L_0x97ab40;  1 drivers
v0x978dc0_0 .net "out_sop_ref", 0 0, L_0x94fd50;  1 drivers
v0x978e60_0 .var/2u "stats1", 223 0;
v0x978f00_0 .var/2u "strobe", 0 0;
v0x978fa0_0 .net "tb_match", 0 0, L_0x97c4d0;  1 drivers
v0x979070_0 .net "tb_mismatch", 0 0, L_0x920500;  1 drivers
v0x979110_0 .net "wavedrom_enable", 0 0, v0x9758b0_0;  1 drivers
v0x9791e0_0 .net "wavedrom_title", 511 0, v0x975950_0;  1 drivers
L_0x97c120 .concat [ 1 1 0 0], L_0x97a1b0, L_0x94fd50;
L_0x97c1c0 .concat [ 1 1 0 0], L_0x97a1b0, L_0x94fd50;
L_0x97c260 .concat [ 1 1 0 0], L_0x97bf60, L_0x97ab40;
L_0x97c370 .concat [ 1 1 0 0], L_0x97a1b0, L_0x94fd50;
L_0x97c4d0 .cmp/eeq 2, L_0x97c120, L_0x97c410;
S_0x92dd60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x92dbd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9208e0 .functor AND 1, v0x9754a0_0, v0x9755e0_0, C4<1>, C4<1>;
L_0x920cc0 .functor NOT 1, v0x975360_0, C4<0>, C4<0>, C4<0>;
L_0x9210a0 .functor NOT 1, v0x975400_0, C4<0>, C4<0>, C4<0>;
L_0x921320 .functor AND 1, L_0x920cc0, L_0x9210a0, C4<1>, C4<1>;
L_0x9388d0 .functor AND 1, L_0x921320, v0x9754a0_0, C4<1>, C4<1>;
L_0x94fd50 .functor OR 1, L_0x9208e0, L_0x9388d0, C4<0>, C4<0>;
L_0x979630 .functor NOT 1, v0x975400_0, C4<0>, C4<0>, C4<0>;
L_0x9796a0 .functor OR 1, L_0x979630, v0x9755e0_0, C4<0>, C4<0>;
L_0x9797b0 .functor AND 1, v0x9754a0_0, L_0x9796a0, C4<1>, C4<1>;
L_0x979870 .functor NOT 1, v0x975360_0, C4<0>, C4<0>, C4<0>;
L_0x979940 .functor OR 1, L_0x979870, v0x975400_0, C4<0>, C4<0>;
L_0x9799b0 .functor AND 1, L_0x9797b0, L_0x979940, C4<1>, C4<1>;
L_0x979b30 .functor NOT 1, v0x975400_0, C4<0>, C4<0>, C4<0>;
L_0x979ba0 .functor OR 1, L_0x979b30, v0x9755e0_0, C4<0>, C4<0>;
L_0x979ac0 .functor AND 1, v0x9754a0_0, L_0x979ba0, C4<1>, C4<1>;
L_0x979d30 .functor NOT 1, v0x975360_0, C4<0>, C4<0>, C4<0>;
L_0x979e30 .functor OR 1, L_0x979d30, v0x9755e0_0, C4<0>, C4<0>;
L_0x979ef0 .functor AND 1, L_0x979ac0, L_0x979e30, C4<1>, C4<1>;
L_0x97a0a0 .functor XNOR 1, L_0x9799b0, L_0x979ef0, C4<0>, C4<0>;
v0x91fe30_0 .net *"_ivl_0", 0 0, L_0x9208e0;  1 drivers
v0x920230_0 .net *"_ivl_12", 0 0, L_0x979630;  1 drivers
v0x920610_0 .net *"_ivl_14", 0 0, L_0x9796a0;  1 drivers
v0x9209f0_0 .net *"_ivl_16", 0 0, L_0x9797b0;  1 drivers
v0x920dd0_0 .net *"_ivl_18", 0 0, L_0x979870;  1 drivers
v0x9211b0_0 .net *"_ivl_2", 0 0, L_0x920cc0;  1 drivers
v0x921430_0 .net *"_ivl_20", 0 0, L_0x979940;  1 drivers
v0x9738d0_0 .net *"_ivl_24", 0 0, L_0x979b30;  1 drivers
v0x9739b0_0 .net *"_ivl_26", 0 0, L_0x979ba0;  1 drivers
v0x973a90_0 .net *"_ivl_28", 0 0, L_0x979ac0;  1 drivers
v0x973b70_0 .net *"_ivl_30", 0 0, L_0x979d30;  1 drivers
v0x973c50_0 .net *"_ivl_32", 0 0, L_0x979e30;  1 drivers
v0x973d30_0 .net *"_ivl_36", 0 0, L_0x97a0a0;  1 drivers
L_0x7f77d666e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x973df0_0 .net *"_ivl_38", 0 0, L_0x7f77d666e018;  1 drivers
v0x973ed0_0 .net *"_ivl_4", 0 0, L_0x9210a0;  1 drivers
v0x973fb0_0 .net *"_ivl_6", 0 0, L_0x921320;  1 drivers
v0x974090_0 .net *"_ivl_8", 0 0, L_0x9388d0;  1 drivers
v0x974170_0 .net "a", 0 0, v0x975360_0;  alias, 1 drivers
v0x974230_0 .net "b", 0 0, v0x975400_0;  alias, 1 drivers
v0x9742f0_0 .net "c", 0 0, v0x9754a0_0;  alias, 1 drivers
v0x9743b0_0 .net "d", 0 0, v0x9755e0_0;  alias, 1 drivers
v0x974470_0 .net "out_pos", 0 0, L_0x97a1b0;  alias, 1 drivers
v0x974530_0 .net "out_sop", 0 0, L_0x94fd50;  alias, 1 drivers
v0x9745f0_0 .net "pos0", 0 0, L_0x9799b0;  1 drivers
v0x9746b0_0 .net "pos1", 0 0, L_0x979ef0;  1 drivers
L_0x97a1b0 .functor MUXZ 1, L_0x7f77d666e018, L_0x9799b0, L_0x97a0a0, C4<>;
S_0x974830 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x92dbd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x975360_0 .var "a", 0 0;
v0x975400_0 .var "b", 0 0;
v0x9754a0_0 .var "c", 0 0;
v0x975540_0 .net "clk", 0 0, v0x978aa0_0;  1 drivers
v0x9755e0_0 .var "d", 0 0;
v0x9756d0_0 .var/2u "fail", 0 0;
v0x975770_0 .var/2u "fail1", 0 0;
v0x975810_0 .net "tb_match", 0 0, L_0x97c4d0;  alias, 1 drivers
v0x9758b0_0 .var "wavedrom_enable", 0 0;
v0x975950_0 .var "wavedrom_title", 511 0;
E_0x92c490/0 .event negedge, v0x975540_0;
E_0x92c490/1 .event posedge, v0x975540_0;
E_0x92c490 .event/or E_0x92c490/0, E_0x92c490/1;
S_0x974b60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x974830;
 .timescale -12 -12;
v0x974da0_0 .var/2s "i", 31 0;
E_0x92c330 .event posedge, v0x975540_0;
S_0x974ea0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x974830;
 .timescale -12 -12;
v0x9750a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x975180 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x974830;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x975b30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x92dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x97a960 .functor OR 1, L_0x97a730, L_0x97a870, C4<0>, C4<0>;
L_0x97ab40 .functor OR 1, L_0x97a960, L_0x97aa70, C4<0>, C4<0>;
L_0x97af10 .functor AND 1, L_0x97acf0, L_0x97ade0, C4<1>, C4<1>;
L_0x97b110 .functor AND 1, L_0x97af10, L_0x97b020, C4<1>, C4<1>;
L_0x97b4a0 .functor AND 1, L_0x97b110, L_0x97b250, C4<1>, C4<1>;
L_0x97b650 .functor AND 1, L_0x97b4a0, L_0x97b5b0, C4<1>, C4<1>;
L_0x97b8f0 .functor AND 1, L_0x97b650, L_0x97b7a0, C4<1>, C4<1>;
L_0x97baa0 .functor AND 1, L_0x97b8f0, L_0x97b9b0, C4<1>, C4<1>;
L_0x97bd60 .functor AND 1, L_0x97baa0, L_0x97bc00, C4<1>, C4<1>;
L_0x97bf60 .functor AND 1, L_0x97bd60, L_0x97be70, C4<1>, C4<1>;
v0x975cf0_0 .net *"_ivl_11", 0 0, L_0x97a960;  1 drivers
L_0x7f77d666e0f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x975db0_0 .net/2u *"_ivl_12", 3 0, L_0x7f77d666e0f0;  1 drivers
v0x975e90_0 .net *"_ivl_14", 0 0, L_0x97aa70;  1 drivers
L_0x7f77d666e138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x975f60_0 .net/2u *"_ivl_18", 3 0, L_0x7f77d666e138;  1 drivers
L_0x7f77d666e060 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x976040_0 .net/2u *"_ivl_2", 3 0, L_0x7f77d666e060;  1 drivers
v0x976170_0 .net *"_ivl_20", 0 0, L_0x97acf0;  1 drivers
L_0x7f77d666e180 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x976230_0 .net/2u *"_ivl_22", 3 0, L_0x7f77d666e180;  1 drivers
v0x976310_0 .net *"_ivl_24", 0 0, L_0x97ade0;  1 drivers
v0x9763d0_0 .net *"_ivl_27", 0 0, L_0x97af10;  1 drivers
L_0x7f77d666e1c8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x976520_0 .net/2u *"_ivl_28", 3 0, L_0x7f77d666e1c8;  1 drivers
v0x976600_0 .net *"_ivl_30", 0 0, L_0x97b020;  1 drivers
v0x9766c0_0 .net *"_ivl_33", 0 0, L_0x97b110;  1 drivers
L_0x7f77d666e210 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x976780_0 .net/2u *"_ivl_34", 3 0, L_0x7f77d666e210;  1 drivers
v0x976860_0 .net *"_ivl_36", 0 0, L_0x97b250;  1 drivers
v0x976920_0 .net *"_ivl_39", 0 0, L_0x97b4a0;  1 drivers
v0x9769e0_0 .net *"_ivl_4", 0 0, L_0x97a730;  1 drivers
L_0x7f77d666e258 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x976aa0_0 .net/2u *"_ivl_40", 3 0, L_0x7f77d666e258;  1 drivers
v0x976c90_0 .net *"_ivl_42", 0 0, L_0x97b5b0;  1 drivers
v0x976d50_0 .net *"_ivl_45", 0 0, L_0x97b650;  1 drivers
L_0x7f77d666e2a0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x976e10_0 .net/2u *"_ivl_46", 3 0, L_0x7f77d666e2a0;  1 drivers
v0x976ef0_0 .net *"_ivl_48", 0 0, L_0x97b7a0;  1 drivers
v0x976fb0_0 .net *"_ivl_51", 0 0, L_0x97b8f0;  1 drivers
L_0x7f77d666e2e8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x977070_0 .net/2u *"_ivl_52", 3 0, L_0x7f77d666e2e8;  1 drivers
v0x977150_0 .net *"_ivl_54", 0 0, L_0x97b9b0;  1 drivers
v0x977210_0 .net *"_ivl_57", 0 0, L_0x97baa0;  1 drivers
L_0x7f77d666e330 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x9772d0_0 .net/2u *"_ivl_58", 3 0, L_0x7f77d666e330;  1 drivers
L_0x7f77d666e0a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x9773b0_0 .net/2u *"_ivl_6", 3 0, L_0x7f77d666e0a8;  1 drivers
v0x977490_0 .net *"_ivl_60", 0 0, L_0x97bc00;  1 drivers
v0x977550_0 .net *"_ivl_63", 0 0, L_0x97bd60;  1 drivers
L_0x7f77d666e378 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x977610_0 .net/2u *"_ivl_64", 3 0, L_0x7f77d666e378;  1 drivers
v0x9776f0_0 .net *"_ivl_66", 0 0, L_0x97be70;  1 drivers
v0x9777b0_0 .net *"_ivl_8", 0 0, L_0x97a870;  1 drivers
v0x977870_0 .net "a", 0 0, v0x975360_0;  alias, 1 drivers
v0x977b20_0 .net "b", 0 0, v0x975400_0;  alias, 1 drivers
v0x977c10_0 .net "c", 0 0, v0x9754a0_0;  alias, 1 drivers
v0x977d00_0 .net "d", 0 0, v0x9755e0_0;  alias, 1 drivers
v0x977df0_0 .net "num", 3 0, L_0x97a360;  1 drivers
v0x977ed0_0 .net "out_pos", 0 0, L_0x97bf60;  alias, 1 drivers
v0x977f90_0 .net "out_sop", 0 0, L_0x97ab40;  alias, 1 drivers
L_0x97a360 .concat [ 1 1 1 1], v0x9755e0_0, v0x9754a0_0, v0x975400_0, v0x975360_0;
L_0x97a730 .cmp/eq 4, L_0x97a360, L_0x7f77d666e060;
L_0x97a870 .cmp/eq 4, L_0x97a360, L_0x7f77d666e0a8;
L_0x97aa70 .cmp/eq 4, L_0x97a360, L_0x7f77d666e0f0;
L_0x97acf0 .cmp/ne 4, L_0x97a360, L_0x7f77d666e138;
L_0x97ade0 .cmp/ne 4, L_0x97a360, L_0x7f77d666e180;
L_0x97b020 .cmp/ne 4, L_0x97a360, L_0x7f77d666e1c8;
L_0x97b250 .cmp/ne 4, L_0x97a360, L_0x7f77d666e210;
L_0x97b5b0 .cmp/ne 4, L_0x97a360, L_0x7f77d666e258;
L_0x97b7a0 .cmp/ne 4, L_0x97a360, L_0x7f77d666e2a0;
L_0x97b9b0 .cmp/ne 4, L_0x97a360, L_0x7f77d666e2e8;
L_0x97bc00 .cmp/ne 4, L_0x97a360, L_0x7f77d666e330;
L_0x97be70 .cmp/ne 4, L_0x97a360, L_0x7f77d666e378;
S_0x978110 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x92dbd0;
 .timescale -12 -12;
E_0x9159f0 .event anyedge, v0x978f00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x978f00_0;
    %nor/r;
    %assign/vec4 v0x978f00_0, 0;
    %wait E_0x9159f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x974830;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9756d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x975770_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x974830;
T_4 ;
    %wait E_0x92c490;
    %load/vec4 v0x975810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9756d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x974830;
T_5 ;
    %wait E_0x92c330;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
    %wait E_0x92c330;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
    %wait E_0x92c330;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
    %wait E_0x92c330;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
    %wait E_0x92c330;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
    %wait E_0x92c330;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
    %wait E_0x92c330;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
    %wait E_0x92c330;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
    %wait E_0x92c330;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
    %wait E_0x92c330;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
    %wait E_0x92c330;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
    %wait E_0x92c330;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
    %wait E_0x92c330;
    %load/vec4 v0x9756d0_0;
    %store/vec4 v0x975770_0, 0, 1;
    %fork t_1, S_0x974b60;
    %jmp t_0;
    .scope S_0x974b60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x974da0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x974da0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x92c330;
    %load/vec4 v0x974da0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x974da0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x974da0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x974830;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x92c490;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9755e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9754a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x975400_0, 0;
    %assign/vec4 v0x975360_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x9756d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x975770_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x92dbd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x978aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x978f00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x92dbd0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x978aa0_0;
    %inv;
    %store/vec4 v0x978aa0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x92dbd0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x975540_0, v0x979070_0, v0x9788c0_0, v0x978960_0, v0x978a00_0, v0x978b40_0, v0x978dc0_0, v0x978d20_0, v0x978c80_0, v0x978be0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x92dbd0;
T_9 ;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x978e60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x92dbd0;
T_10 ;
    %wait E_0x92c490;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x978e60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x978e60_0, 4, 32;
    %load/vec4 v0x978fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x978e60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x978e60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x978e60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x978dc0_0;
    %load/vec4 v0x978dc0_0;
    %load/vec4 v0x978d20_0;
    %xor;
    %load/vec4 v0x978dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x978e60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x978e60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x978c80_0;
    %load/vec4 v0x978c80_0;
    %load/vec4 v0x978be0_0;
    %xor;
    %load/vec4 v0x978c80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x978e60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x978e60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x978e60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2013_q2/iter0/response16/top_module.sv";
