<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F107xC HAL User Manual: stm32f1xx_hal_rcc_ex.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F107xC HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f1xx_hal_rcc_ex.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL Extension module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f1xx_hal_def.h&quot;</code><br/>
</div>
<p><a href="stm32f1xx__hal__rcc__ex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__PLL2InitTypeDef.html">RCC_PLL2InitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL2 configuration structure definition.  <a href="structRCC__PLL2InitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.  <a href="structRCC__OscInitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__PLLI2SInitTypeDef.html">RCC_PLLI2SInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLLI2S configuration structure definition.  <a href="structRCC__PLLI2SInitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__PeriphCLKInitTypeDef.html">RCC_PeriphCLKInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC extended clocks structure definition.  <a href="structRCC__PeriphCLKInitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Constants.html#ga3ef461cc8d21a2025c21875d3870e46d">PLLI2SON_BITNUMBER</a>&#160;&#160;&#160;RCC_CR_PLL3ON_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Constants.html#gaba1aa8936828d49aab102dd1fcc1ce22">RCC_CR_PLLI2SON_BB</a>&#160;&#160;&#160;((uint32_t)(PERIPH_BB_BASE + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (PLLI2SON_BITNUMBER * 4U)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Constants.html#ga261090f81fbcb73114399a0efca6b26b">PLL2ON_BITNUMBER</a>&#160;&#160;&#160;RCC_CR_PLL2ON_Pos</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Constants.html#ga50f06a2402b0238d8646e8e59f072038">RCC_CR_PLL2ON_BB</a>&#160;&#160;&#160;((uint32_t)(PERIPH_BB_BASE + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (PLL2ON_BITNUMBER * 4U)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Constants.html#ga50ad77d63441cb945dd630964285cc07">PLLI2S_TIMEOUT_VALUE</a>&#160;&#160;&#160;100U  /* 100 ms */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Constants.html#ga86c015c6436d8371b1d25acbce330ef1">PLL2_TIMEOUT_VALUE</a>&#160;&#160;&#160;100U  /* 100 ms */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a>&#160;&#160;&#160;((uint8_t)1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Macros.html#gaa71eba243e2b3b50991c9dfd2c3d47c2">IS_RCC_PREDIV1_SOURCE</a>(__SOURCE__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Macros.html#gac11d788cab2ff6f84e2cab45da43c5d4">IS_RCC_HSE_PREDIV</a>(__DIV__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Macros.html#gaaa87e62aba8556651b5d09e2f7ec4db5">IS_RCC_PLL_MUL</a>(__MUL__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Macros.html#ga17690472f266a032db5324907a0ddc31">IS_RCC_MCO1SOURCE</a>(__SOURCE__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Macros.html#ga755487c23148a5a52184ff6dc796c1d1">IS_RCC_ADCPLLCLK_DIV</a>(__ADCCLK__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Macros.html#ga6a49a9c60f0bafa3b05ed9d30ff2f9d9">IS_RCC_I2S2CLKSOURCE</a>(__SOURCE__)&#160;&#160;&#160;(((__SOURCE__) == <a class="el" href="group__RCCEx__I2S2__Clock__Source.html#ga8db6cf62719e156fd20940aafc6fdd71">RCC_I2S2CLKSOURCE_SYSCLK</a>)  || ((__SOURCE__) == <a class="el" href="group__RCCEx__I2S2__Clock__Source.html#ga2bc29f17be1f1749fa94a2fbcd364631">RCC_I2S2CLKSOURCE_PLLI2S_VCO</a>))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Macros.html#gad94afeec9e671bb4ba01b6bb57ea91e5">IS_RCC_I2S3CLKSOURCE</a>(__SOURCE__)&#160;&#160;&#160;(((__SOURCE__) == <a class="el" href="group__RCCEx__I2S3__Clock__Source.html#ga5f6c556c4f13c6b71710410577858da5">RCC_I2S3CLKSOURCE_SYSCLK</a>)  || ((__SOURCE__) == <a class="el" href="group__RCCEx__I2S3__Clock__Source.html#ga876e46cd5378b21d81dbcf95036d3aa9">RCC_I2S3CLKSOURCE_PLLI2S_VCO</a>))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Macros.html#ga373f9fe69b52eec2577a90b8c5da4a12">IS_RCC_USBPLLCLK_DIV</a>(__USBCLK__)&#160;&#160;&#160;(((__USBCLK__) == <a class="el" href="group__RCCEx__USB__Prescaler.html#ga8afa6d84f8480689d5b57842ce4ecc6b">RCC_USBCLKSOURCE_PLL_DIV2</a>)  || ((__USBCLK__) == <a class="el" href="group__RCCEx__USB__Prescaler.html#ga846fe85b5f91fa3f98f411a4c2b163df">RCC_USBCLKSOURCE_PLL_DIV3</a>))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Macros.html#gadbbf9109add31430065a2bf393ac3a69">IS_RCC_PLLI2S_MUL</a>(__MUL__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Macros.html#gaa38af22f92573e63f1531860f537993b">IS_RCC_HSE_PREDIV2</a>(__DIV__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Macros.html#ga859be675f1ab0239f91956ee9c287835">IS_RCC_PLL2</a>(__PLL__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Macros.html#gacc40a5aefe8059b9de5184b4abb128a2">IS_RCC_PLL2_MUL</a>(__MUL__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Private__Macros.html#ga7ef5298a4d0e7b186c4a4e5471987084">IS_RCC_PERIPHCLOCK</a>(__SELECTION__)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Periph__Clock__Selection.html#gaede03aaafb5319bb39767bf50182406f">RCC_PERIPHCLK_RTC</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Periph__Clock__Selection.html#gaa234e496ace2f188b106dc15a95ed6bc">RCC_PERIPHCLK_ADC</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Periph__Clock__Selection.html#gac059932abb02c0664b3c4549e81e24ce">RCC_PERIPHCLK_I2S2</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Periph__Clock__Selection.html#gac0ad871596a016930fca7171d067a9a2">RCC_PERIPHCLK_I2S3</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Periph__Clock__Selection.html#gadcb42dbf21f29d046443b8158f95fb81">RCC_PERIPHCLK_USB</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__ADC__Prescaler.html#gabf0c62e72916675e7a7fb4d1ff6daa17">RCC_ADCPCLK2_DIV2</a>&#160;&#160;&#160;RCC_CFGR_ADCPRE_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__ADC__Prescaler.html#ga8faad39ce8c436a2db1b0c26e27ee5c3">RCC_ADCPCLK2_DIV4</a>&#160;&#160;&#160;RCC_CFGR_ADCPRE_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__ADC__Prescaler.html#gac487ed2d7f4c9d67b72c847ae2a2e292">RCC_ADCPCLK2_DIV6</a>&#160;&#160;&#160;RCC_CFGR_ADCPRE_DIV6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__ADC__Prescaler.html#gaabcb60850e93dcba0a166361166eecaf">RCC_ADCPCLK2_DIV8</a>&#160;&#160;&#160;RCC_CFGR_ADCPRE_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__I2S2__Clock__Source.html#ga8db6cf62719e156fd20940aafc6fdd71">RCC_I2S2CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__I2S2__Clock__Source.html#ga2bc29f17be1f1749fa94a2fbcd364631">RCC_I2S2CLKSOURCE_PLLI2S_VCO</a>&#160;&#160;&#160;RCC_CFGR2_I2S2SRC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__I2S3__Clock__Source.html#ga5f6c556c4f13c6b71710410577858da5">RCC_I2S3CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__I2S3__Clock__Source.html#ga876e46cd5378b21d81dbcf95036d3aa9">RCC_I2S3CLKSOURCE_PLLI2S_VCO</a>&#160;&#160;&#160;RCC_CFGR2_I2S3SRC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__USB__Prescaler.html#ga8afa6d84f8480689d5b57842ce4ecc6b">RCC_USBCLKSOURCE_PLL_DIV2</a>&#160;&#160;&#160;RCC_CFGR_OTGFSPRE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__USB__Prescaler.html#ga846fe85b5f91fa3f98f411a4c2b163df">RCC_USBCLKSOURCE_PLL_DIV3</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#gad1f3469e40927f31437d2375e45a6c2e">RCC_PLLI2S_MUL8</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#gaf85434e22fa7c603f6b891464d2a16ac">RCC_PLLI2S_MUL9</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga718129efff4c1ae14d3c3e66d4bc5deb">RCC_PLLI2S_MUL10</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#gadd9f7c1b9533cf41755343ba29d9d1ef">RCC_PLLI2S_MUL11</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga836072ab3818a30ed5747f3e99aaae8a">RCC_PLLI2S_MUL12</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga8bfbbc75fa52ceaa25c86d121847d931">RCC_PLLI2S_MUL13</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga684344656b942c18f1c616392819fbe6">RCC_PLLI2S_MUL14</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga330a5a4b52e8f02eb8965564e0fa782e">RCC_PLLI2S_MUL16</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga89ce06d0541803aa7b9beee96f7916af">RCC_PLLI2S_MUL20</a>&#160;&#160;&#160;RCC_CFGR2_PLL3MUL20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Source.html#ga8f5a86f08e6a5a06ca47b587ef42e517">RCC_PREDIV1_SOURCE_HSE</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1SRC_HSE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Source.html#ga62d729d58b9369511436dde800d17668">RCC_PREDIV1_SOURCE_PLL2</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1SRC_PLL2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#gaab87e46cf9de9a7bd69b5844e3fb6e8d">RCC_HSE_PREDIV_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#gaac01eab0da229849f4619a7d69dda65e">RCC_HSE_PREDIV_DIV2</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#ga21d9afb7cd5438365890cdb0dfb66bd4">RCC_HSE_PREDIV_DIV3</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#gadd89fe878b2647bfaefd57c1de89703d">RCC_HSE_PREDIV_DIV4</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#gaedc0a17db25dd50148b3fb3f84e1a863">RCC_HSE_PREDIV_DIV5</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#gabf410b380d5ab856c2c37e63668d3d7b">RCC_HSE_PREDIV_DIV6</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#ga16a6b373c24d0c9abb03bd3049e82b8e">RCC_HSE_PREDIV_DIV7</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#gad900d15f8e083b94273bc60b3c2a4408">RCC_HSE_PREDIV_DIV8</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#ga67eef0466cd83bf872fd803a0e253301">RCC_HSE_PREDIV_DIV9</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#ga0d3652b80568e08739d8817019ebe603">RCC_HSE_PREDIV_DIV10</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#gac6efdbd5e4f7e0982324eeaf5b4c65de">RCC_HSE_PREDIV_DIV11</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#ga10ca73283fb221cedc667954f943279e">RCC_HSE_PREDIV_DIV12</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#ga5004f9799373ec8bea8716c50a016507">RCC_HSE_PREDIV_DIV13</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#gaa29e20bfed4699e510cd55c5d5fff9db">RCC_HSE_PREDIV_DIV14</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#ga2011997a95a554617569d24f6c35bbd3">RCC_HSE_PREDIV_DIV15</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv1__Factor.html#ga79d4cdf96f9d45f3aecc3962a1d85a00">RCC_HSE_PREDIV_DIV16</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga77aff731224dfbb2c08462a25832c613">RCC_HSE_PREDIV2_DIV1</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga3f68045af8da9e9c7318c26e5dc7c1bf">RCC_HSE_PREDIV2_DIV2</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga1a28975061a4cbc84f767add6e760561">RCC_HSE_PREDIV2_DIV3</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#gab732721e70dcc94163fb752f57fd6f92">RCC_HSE_PREDIV2_DIV4</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#gafed0d08ed1a9343f6f79e175de5c4d9b">RCC_HSE_PREDIV2_DIV5</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#gad53924a1fea0bf0b8d7c8f8833a3584c">RCC_HSE_PREDIV2_DIV6</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#gad291e72ac2f39514a85b8ebab0769ad2">RCC_HSE_PREDIV2_DIV7</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga47cb71de4c37ad3d3d00e210fe2c77d2">RCC_HSE_PREDIV2_DIV8</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga85c776a8e3dbc498059204b7df2e7bc7">RCC_HSE_PREDIV2_DIV9</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#gadfbba8d8483a80b626afda585caffc36">RCC_HSE_PREDIV2_DIV10</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga3c20a5c021997b175f517847c37d74e8">RCC_HSE_PREDIV2_DIV11</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga8b77947b9b9a9e8eb750be010acd7332">RCC_HSE_PREDIV2_DIV12</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga9c96926a90ad92dfa2d50498e1703f9c">RCC_HSE_PREDIV2_DIV13</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga202a08bdf628f80f4f9195e0ee7daa3f">RCC_HSE_PREDIV2_DIV14</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#gae4bfacef2da1cd113735456ae4a648b0">RCC_HSE_PREDIV2_DIV15</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga81ca14eaeee828624433da6cf5cd5385">RCC_HSE_PREDIV2_DIV16</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL2__Config.html#ga3df3b821e4efd8d78ed6fcced12fcbb0">RCC_PLL2_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL2__Config.html#gad8d9af575cf34dc6bf416f5c80ec2377">RCC_PLL2_OFF</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL2__Config.html#ga585252d705e5b1647049b43d72498009">RCC_PLL2_ON</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga6ada5388ef796a8cce7be8dcc7c51f4f">RCC_PLL2_MUL8</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#gace7ab6e428feb3cb8b7cd207cda7a453">RCC_PLL2_MUL9</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga7ecae8ea875e656ad5ef50da990c8763">RCC_PLL2_MUL10</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#gad02c7dc77c2b7fd03ccbebde48254378">RCC_PLL2_MUL11</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga5020a4a21fcd55af1fae3ea0ce780328">RCC_PLL2_MUL12</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#gacce21515ef554cad6776897c10f782c9">RCC_PLL2_MUL13</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga0fcbd85a0f8496df9003ef3cbb152f8b">RCC_PLL2_MUL14</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga42f7071e4008d0b2600d1eee8218d67e">RCC_PLL2_MUL16</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#gaf955708383158ac3c0cf4d3f65c0dae8">RCC_PLL2_MUL20</a>&#160;&#160;&#160;RCC_CFGR2_PLL2MUL20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL__Multiplication__Factor.html#ga2aedc8bc6552d98fb748b58a2379820b">RCC_PLL_MUL4</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL__Multiplication__Factor.html#ga3b2b6019d1b1de880b009ff2a6769f03">RCC_PLL_MUL5</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL__Multiplication__Factor.html#gae2f8dd748556470dcac6901ac7a3e650">RCC_PLL_MUL6</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL__Multiplication__Factor.html#gae215b8ba691fe0ea413c45d56e77eca0">RCC_PLL_MUL7</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL__Multiplication__Factor.html#gaddfa6ebdecba8c5951a774b271fa82eb">RCC_PLL_MUL8</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL__Multiplication__Factor.html#ga653f185ecd0b9b440180433fb1a6ff3d">RCC_PLL_MUL9</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLL__Multiplication__Factor.html#gaa2649e47772cb1f882cb09f67ebac155">RCC_PLL_MUL6_5</a>&#160;&#160;&#160;RCC_CFGR_PLLMULL6_5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__MCO1__Clock__Source.html#ga725a16362f3324ef5866dc5a1ff07cf5">RCC_MCO1SOURCE_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_NOCLOCK)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__MCO1__Clock__Source.html#gae8ca2959a1252ecd319843da02c79526">RCC_MCO1SOURCE_SYSCLK</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_SYSCLK)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__MCO1__Clock__Source.html#gad99c388c455852143220397db3730635">RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_HSI)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__MCO1__Clock__Source.html#ga5582d2ab152eb440a6cc3ae4833b043f">RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_HSE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__MCO1__Clock__Source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">RCC_MCO1SOURCE_PLLCLK</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_PLLCLK_DIV2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__MCO1__Clock__Source.html#gae3d8affc9d1e70d5c65a83aa9a4c00e3">RCC_MCO1SOURCE_PLL2CLK</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_PLL2CLK)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__MCO1__Clock__Source.html#gaaee0692d4c6fda747c6d29293b2b9f60">RCC_MCO1SOURCE_PLL3CLK_DIV2</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_PLL3CLK_DIV2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__MCO1__Clock__Source.html#ga709d16e9f704189727072ab039960208">RCC_MCO1SOURCE_EXT_HSE</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_EXT_HSE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__MCO1__Clock__Source.html#ga025c75531fa8b72275b28b324aae5edb">RCC_MCO1SOURCE_PLL3CLK</a>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_PLL3CLK)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Interrupt.html#gaefaac7cea56a4e13482cafd21e16ad47">RCC_IT_PLL2RDY</a>&#160;&#160;&#160;((uint8_t)RCC_CIR_PLL2RDYF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Interrupt.html#ga6468ff3bad854272cf1120ffbf69b7ac">RCC_IT_PLLI2SRDY</a>&#160;&#160;&#160;((uint8_t)RCC_CIR_PLL3RDYF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Flag.html#ga1a766526379aac32d5c74d4a0f1d4dbd">RCC_FLAG_PLL2RDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group__RCCEx__Private__Constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5U) | RCC_CR_PLL2RDY_Pos))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Flag.html#ga31e67a9f19cf673acf196d19f443f3d5">RCC_FLAG_PLLI2SRDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group__RCCEx__Private__Constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5U) | RCC_CR_PLL3RDY_Pos))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga1b5c4bd52d8e7c70e105dd415a191afd">__HAL_RCC_DMA2_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#gaa97383d7ee14e9a638eb8c9ba35658f0">__HAL_RCC_DMA2_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA2EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#gade1fdadf89ca65cdaf8fc75de7a3aa1e">__HAL_RCC_USB_OTG_FS_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga2564a1cc04e854a0aa895416f11e32a6">__HAL_RCC_USB_OTG_FS_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_OTGFSEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#gaeb36ed97470ac9e2882e2e5c21ecc90f">__HAL_RCC_ETHMAC_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#gabe01a8a3b090f57905520b639c22dd3d">__HAL_RCC_ETHMACTX_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga0c54c27fb4b2ffba0bdefbb4b76369e8">__HAL_RCC_ETHMACRX_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga02d914a6a539a0e9d2d288d4def5ccd9">__HAL_RCC_ETHMAC_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_ETHMACEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga97a0dff6a546d541c668a798df4c6ad6">__HAL_RCC_ETHMACTX_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_ETHMACTXEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga1822e8d34fbcef1e531e6d93eaa52ea0">__HAL_RCC_ETHMACRX_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_ETHMACRXEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#gaaec2db8be7cd6f6a9b0a6291070a16b6">__HAL_RCC_ETH_CLK_ENABLE</a>()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable ETHERNET clock.  <a href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#gaaec2db8be7cd6f6a9b0a6291070a16b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga3111da9e2c834663c494ad725928ac6d">__HAL_RCC_ETH_CLK_DISABLE</a>()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable ETHERNET clock.  <a href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga3111da9e2c834663c494ad725928ac6d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gad0ccdaf669ea327e80c455db4dc36177">__HAL_RCC_DMA2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA2EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga725d2a38d8519867922438d48a5885cf">__HAL_RCC_DMA2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA2EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gaa4b2148406841d5459e86a25c277e0a3">__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_OTGFSEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gad1a3a82461316522f4cb37d3aad3fd23">__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_OTGFSEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga7ff89028a8931f448060bb44a2321824">__HAL_RCC_ETHMAC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gabee19b45f83d965f41e8dc4c1c16c0a8">__HAL_RCC_ETHMAC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gac214e7083cd67739079f21f2c8379539">__HAL_RCC_ETHMACTX_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACTXEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gaaefc294cb1ac77b8a8f869c1c609dc84">__HAL_RCC_ETHMACTX_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACTXEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gae3ea476946728b6188dd597cc010c7aa">__HAL_RCC_ETHMACRX_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACRXEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga2ac650ebf761120564827043b057ec39">__HAL_RCC_ETHMACRX_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACRXEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga886a8892d3ad60d020ccb1e0d2d6f06c">__HAL_RCC_CAN1_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gad8f3d2055731b09adc0e9588a1dce823">__HAL_RCC_CAN1_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gaf9b08205c361d1779b6c7a3afdb67e7c">__HAL_RCC_TIM4_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga12352adbb876f2b827d6ac3a04d94e26">__HAL_RCC_SPI2_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga34a7bf921d694c001b67dcd531c807a3">__HAL_RCC_USART3_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga7826848ae938c7f59984d12bc883a6f0">__HAL_RCC_I2C2_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga8888dfd8a1e50f8019f581506ec776d8">__HAL_RCC_TIM4_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gabb56a85a6424a60da8edc681f3a1c918">__HAL_RCC_SPI2_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI2EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga5b0866dac14f73ddeafa6308ac447bec">__HAL_RCC_USART3_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga3ebc5988bcf1e2965ed482fd76c67b22">__HAL_RCC_I2C2_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C2EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gab6669f7a9f892e39fb22b349c1afd78d">__HAL_RCC_TIM5_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga669982035ad2dd6cf095fd8b281f9dab">__HAL_RCC_TIM6_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga92313068bbe6883497ca424b24f31d44">__HAL_RCC_TIM7_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga16612e19c1a7d4cd3c601bf2be916026">__HAL_RCC_SPI3_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga4a09294d81a526606fb6e2a8bd8f2955">__HAL_RCC_UART4_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga801a26037f0fd4fa1bad78fefe677f89">__HAL_RCC_UART5_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gabf537ba2ca2f41342fdfb724b1f3f260">__HAL_RCC_DAC_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga44f246a1407fadc350e416e4c3256f6e">__HAL_RCC_TIM5_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM5EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga1ee14a6e314a50eee7a1a09482a25abf">__HAL_RCC_TIM6_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga865f11c3f70a9b85ebc5f09baf60eec9">__HAL_RCC_TIM7_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gadc6ab93c1c538a7f2ee24a85a6831274">__HAL_RCC_SPI3_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga0c7d9a072dd5ad3f28220667001bfc08">__HAL_RCC_UART4_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga8a95ee8616f039fd0b00b0efa7297e6c">__HAL_RCC_UART5_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga6817d8397756e235e5d29e980c7dbb47">__HAL_RCC_DAC_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga24dc2364cfd00eb8854073af7b1fbadd">__HAL_RCC_CAN2_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gafdd330ba875df2bbda10222dcc37274c">__HAL_RCC_CAN2_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga33330d380c0f0c7b3122e86aa3a1ae2c">__HAL_RCC_CAN1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga817f67e1c99ce380a0e399efd8d32db0">__HAL_RCC_CAN1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga62bee605d886067f86f890ee3af68eb5">__HAL_RCC_TIM4_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga30913be6e4b95cf2ebdf79647af18f34">__HAL_RCC_TIM4_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga282522dda9557cf715be3ee13c031a5b">__HAL_RCC_SPI2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gaab213cf8807d6e7e8b3867ffb404d763">__HAL_RCC_SPI2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga5addec8b6604857d81c1386cad21c391">__HAL_RCC_USART3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga9c6b66352f998564a6492d3e5d6aa536">__HAL_RCC_USART3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga2ae540056d72f4230da38c082b6c34c1">__HAL_RCC_I2C2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gae051ecb26de5c5b44f1827923c9837a5">__HAL_RCC_I2C2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga76f0a16fed0812fbab8bf15621939c8b">__HAL_RCC_TIM5_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gacbe7ae446991adf3d9d6102549a3faac">__HAL_RCC_TIM5_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gabb273361eaae66c857b5db26b639ff45">__HAL_RCC_TIM6_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga70e84a0b11a0dab64a048f8dd6bbafb2">__HAL_RCC_TIM6_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga5642c4226ce18792efeca9d39cb0c5e0">__HAL_RCC_TIM7_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gac230813514cd9ee769f8f46b83d83f23">__HAL_RCC_TIM7_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga3de049f8b2ad6c2d4561863021f9e2f9">__HAL_RCC_SPI3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga625e04cf32d6c74d418ba29368f680d4">__HAL_RCC_SPI3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga76b47e85a8669651c01256ec11ebdc3f">__HAL_RCC_UART4_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga1384af5e720a24c083a2154c22e60391">__HAL_RCC_UART4_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gabb2b7e20045558372779949fb841ae00">__HAL_RCC_UART5_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga1e5611011911ef745b5e9d2c8d3160f6">__HAL_RCC_UART5_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga22c9af6855a6f9f9c947497908adcc9f">__HAL_RCC_DAC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gadb2c1ec9bfcc21993094506a39e08f33">__HAL_RCC_DAC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga7afed5bd30e0175ae5e46e78173b112f">__HAL_RCC_TIM12_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga211c8274b7043802f9c746ac4f18e0fd">__HAL_RCC_TIM12_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB2__Clock__Enable__Disable.html#ga39066209e4e4386d4924bb8ee31ff761">__HAL_RCC_ADC2_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB2__Clock__Enable__Disable.html#gab85790f59a2033b43e7b58e2bfd91aa7">__HAL_RCC_ADC2_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB2__Clock__Enable__Disable.html#ga2cba7d47b6aee57d469f1d8972d442f1">__HAL_RCC_GPIOE_CLK_ENABLE</a>()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB2__Clock__Enable__Disable.html#gad8982750e98b22493ae0677b3021b01b">__HAL_RCC_GPIOE_CLK_DISABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPEEN))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga15b3a60ca51c76fa9da900d5cbcd4234">__HAL_RCC_ADC2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga0768b7e93fe5c5d335e4da3cac2218b6">__HAL_RCC_ADC2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga2c0dd8ae5cf2026dab691c05f55fa384">__HAL_RCC_GPIOE_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPEEN)) != RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga04deb9fe7c5fad8f1644682c1114613f">__HAL_RCC_GPIOE_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPEEN)) == RESET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Force__Release.html#ga70ac7ee64a7f1911e3c89d54efb13695">__HAL_RCC_AHB_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR = 0xFFFFFFFFU)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Force__Release.html#gaaa1c3a6f5933e1a0c7335a20b34b6f4d">__HAL_RCC_USB_OTG_FS_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_OTGFSRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Force__Release.html#gae8f63674877f663996728ebc096a1876">__HAL_RCC_ETHMAC_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_ETHMACRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Force__Release.html#gab9a849fdb7ef7ea4021af51799b474d7">__HAL_RCC_AHB_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR = 0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Force__Release.html#gaa6020376afc45814f682e039aa1248e7">__HAL_RCC_USB_OTG_FS_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_OTGFSRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Clock__Force__Release.html#ga6bef07c6990549d74c2593ab996019e4">__HAL_RCC_ETHMAC_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_ETHMACRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga9cadd1984daacca632f99a6f77677c28">__HAL_RCC_CAN1_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga4b2e677ba2e3a39f1c8f0c074ce50664">__HAL_RCC_CAN1_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga16ff4de009e6cf02e8bfff068866837a">__HAL_RCC_TIM4_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga869e4f5c1132e3dfce084099cf454c51">__HAL_RCC_SPI2_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga8902e16d49b4335d213b6a115c19127b">__HAL_RCC_USART3_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#gaed404dfdc9bc032cf718b7ed17f664f0">__HAL_RCC_I2C2_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#gaab43d37f4682740d15c4b1fadb908d51">__HAL_RCC_TIM4_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#gacb910fd0c3c5a27d020ef3df20fce4c7">__HAL_RCC_SPI2_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga25b71d0f7fb3b9455fb360fcb780c492">__HAL_RCC_USART3_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga2fa8cc909b285813af86c253ec110356">__HAL_RCC_I2C2_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga20ca12317dd14485d79902863aad063b">__HAL_RCC_TIM5_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM5RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga3446c3ea4d5e101b591fcb0222d0fb10">__HAL_RCC_TIM6_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga350e60b0e21e094ff1624e1da9855e65">__HAL_RCC_TIM7_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#gafb0c679992eba330a2d47ac722a5c143">__HAL_RCC_SPI3_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga462f7bbb84307a5841556d43d7932d83">__HAL_RCC_UART4_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga326264be9dae134e1bdccdd0161b23d1">__HAL_RCC_UART5_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#gad8ea14ca039a7298fecf64b829dc6384">__HAL_RCC_DAC_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#gaf7e0cde5ea8f6425d87ebf2d91e8b360">__HAL_RCC_TIM5_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM5RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga7eba1763b83169bc7cec3e10bfbccf20">__HAL_RCC_TIM6_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga4451d9cbc82223d913fae1f6b8187996">__HAL_RCC_TIM7_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga1fb7a5367cfed25545058af0eb4f55f1">__HAL_RCC_SPI3_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#gabbfb393dffbb0652bbd581302f4de609">__HAL_RCC_UART4_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga7009cc550412874444d1d519b0b56b07">__HAL_RCC_UART5_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga1ac476b29c9395378bc16a7c4df08c7c">__HAL_RCC_DAC_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#gad83fdb2559b29abcb388a73816b7e0a1">__HAL_RCC_CAN2_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB1__Force__Release__Reset.html#ga9ca7610abeef9662dc2398f15bc32163">__HAL_RCC_CAN2_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB2__Force__Release__Reset.html#ga4735f506e81378a2f30d44fd510849d6">__HAL_RCC_ADC2_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADC2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB2__Force__Release__Reset.html#ga1dfecbb0ca4a7e1b315159e16f79a946">__HAL_RCC_ADC2_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADC2RST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB2__Force__Release__Reset.html#ga00bf47b2dc642a42de9c96477db2a2c3">__HAL_RCC_GPIOE_FORCE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPERST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__APB2__Force__Release__Reset.html#ga38fcc37f656d6f5e5698d9eb01d4c552">__HAL_RCC_GPIOE_RELEASE_RESET</a>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPERST))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__HSE__Configuration.html#gafc6bfe4fd172ea49871172fa137b60e0">__HAL_RCC_HSE_PREDIV_CONFIG</a>(__HSE_PREDIV_VALUE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1, (uint32_t)(__HSE_PREDIV_VALUE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL.  <a href="group__RCCEx__HSE__Configuration.html#gafc6bfe4fd172ea49871172fa137b60e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__HSE__Configuration.html#ga33799456f6dcbcdb9e66374277083d4c">__HAL_RCC_HSE_GET_PREDIV</a>()&#160;&#160;&#160;READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get prediv1 factor for PLL.  <a href="group__RCCEx__HSE__Configuration.html#ga33799456f6dcbcdb9e66374277083d4c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Configuration.html#ga397893a952906f8caa8579a56c3a17a6">__HAL_RCC_PLLI2S_ENABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCCEx__Private__Constants.html#gaba1aa8936828d49aab102dd1fcc1ce22">RCC_CR_PLLI2SON_BB</a> = ENABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable the main PLLI2S.  <a href="group__RCCEx__PLLI2S__Configuration.html#ga397893a952906f8caa8579a56c3a17a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Configuration.html#ga44da2cd20aaa56a79141f6142dfb6942">__HAL_RCC_PLLI2S_DISABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCCEx__Private__Constants.html#gaba1aa8936828d49aab102dd1fcc1ce22">RCC_CR_PLLI2SON_BB</a> = DISABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to disable the main PLLI2S.  <a href="group__RCCEx__PLLI2S__Configuration.html#ga44da2cd20aaa56a79141f6142dfb6942"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Configuration.html#gaa815731a52254b8f6f7d3d45c124b057">__HAL_RCC_PLLI2S_CONFIG</a>(__PLLI2SMUL__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PLL3MUL,(__PLLI2SMUL__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">macros to configure the main PLLI2S multiplication factor.  <a href="group__RCCEx__PLLI2S__Configuration.html#gaa815731a52254b8f6f7d3d45c124b057"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Configuration.html#gac7b6f8c09f7a8a3f7a8c44e3d3c9359e">__HAL_RCC_USB_CONFIG</a>(__USBCLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_OTGFSPRE, (uint32_t)(__USBCLKSOURCE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USB OTSclock.  <a href="group__RCCEx__Peripheral__Configuration.html#gac7b6f8c09f7a8a3f7a8c44e3d3c9359e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Configuration.html#ga2b796e523b7f4c4cd7b5f06b7f995315">__HAL_RCC_GET_USB_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_OTGFSPRE)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USB clock (USBCLK).  <a href="group__RCCEx__Peripheral__Configuration.html#ga2b796e523b7f4c4cd7b5f06b7f995315"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Configuration.html#ga4c75b81d1b7d65cda934c9f1350ea97b">__HAL_RCC_ADC_CONFIG</a>(__ADCCLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_ADCPRE, (uint32_t)(__ADCCLKSOURCE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the ADCx clock (x=1 to 3 depending on devices).  <a href="group__RCCEx__Peripheral__Configuration.html#ga4c75b81d1b7d65cda934c9f1350ea97b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Peripheral__Configuration.html#ga2ee9f1838a8450f949b548a06ed3bc58">__HAL_RCC_GET_ADC_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_ADCPRE)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the ADC clock (ADCxCLK, x=1 to 3 depending on devices).  <a href="group__RCCEx__Peripheral__Configuration.html#ga2ee9f1838a8450f949b548a06ed3bc58"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__HSE__Configuration.html#ga8adb48ddb40115a9574290fae4c9a0a6">__HAL_RCC_HSE_PREDIV2_CONFIG</a>(__HSE_PREDIV2_VALUE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV2, (uint32_t)(__HSE_PREDIV2_VALUE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL2 &amp; PLLI2S Predivision factor.  <a href="group__RCCEx__HSE__Configuration.html#ga8adb48ddb40115a9574290fae4c9a0a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__HSE__Configuration.html#gaf5648086379a047c2ae7464e59cd096f">__HAL_RCC_HSE_GET_PREDIV2</a>()&#160;&#160;&#160;READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV2)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get prediv2 factor for PLL2 &amp; PLL3.  <a href="group__RCCEx__HSE__Configuration.html#gaf5648086379a047c2ae7464e59cd096f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Configuration.html#gacc1a8ad328f57e3dcade01e5355e0add">__HAL_RCC_PLL2_ENABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCCEx__Private__Constants.html#ga50f06a2402b0238d8646e8e59f072038">RCC_CR_PLL2ON_BB</a> = ENABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable the main PLL2.  <a href="group__RCCEx__PLLI2S__Configuration.html#gacc1a8ad328f57e3dcade01e5355e0add"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Configuration.html#ga1e44121d27a8d6096c170d4a2e7c1981">__HAL_RCC_PLL2_DISABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCCEx__Private__Constants.html#ga50f06a2402b0238d8646e8e59f072038">RCC_CR_PLL2ON_BB</a> = DISABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to disable the main PLL2.  <a href="group__RCCEx__PLLI2S__Configuration.html#ga1e44121d27a8d6096c170d4a2e7c1981"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Configuration.html#ga2cb62df2fea21933702ee7a2c59dac97">__HAL_RCC_PLL2_CONFIG</a>(__PLL2MUL__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PLL2MUL,(__PLL2MUL__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">macros to configure the main PLL2 multiplication factor.  <a href="group__RCCEx__PLLI2S__Configuration.html#ga2cb62df2fea21933702ee7a2c59dac97"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__I2S__Configuration.html#ga9bbb441d8fc2932d3534adf73a19a98d">__HAL_RCC_I2S2_CONFIG</a>(__I2S2CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_I2S2SRC, (uint32_t)(__I2S2CLKSOURCE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2S2 clock.  <a href="group__RCCEx__I2S__Configuration.html#ga9bbb441d8fc2932d3534adf73a19a98d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__I2S__Configuration.html#ga4497f87c25250a2dd5d045c9946a5d6f">__HAL_RCC_GET_I2S2_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_I2S2SRC)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2S2 clock (I2S2CLK).  <a href="group__RCCEx__I2S__Configuration.html#ga4497f87c25250a2dd5d045c9946a5d6f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__I2S__Configuration.html#ga5b114b201cb84bd72755a5b91cb538a4">__HAL_RCC_I2S3_CONFIG</a>(__I2S2CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_I2S3SRC, (uint32_t)(__I2S2CLKSOURCE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2S3 clock.  <a href="group__RCCEx__I2S__Configuration.html#ga5b114b201cb84bd72755a5b91cb538a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__I2S__Configuration.html#gae1f34209aeb2f0dad3da3fde31ea4af3">__HAL_RCC_GET_I2S3_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_I2S3SRC)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2S3 clock (I2S3CLK).  <a href="group__RCCEx__I2S__Configuration.html#gae1f34209aeb2f0dad3da3fde31ea4af3"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Exported__Functions__Group1.html#ga0c0f61a1e2f47cc81bc43d83ba3e0d95">HAL_RCCEx_PeriphCLKConfig</a> (<a class="el" href="structRCC__PeriphCLKInitTypeDef.html">RCC_PeriphCLKInitTypeDef</a> *PeriphClkInit)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the RCC extended peripherals clocks according to the specified parameters in the <a class="el" href="structRCC__PeriphCLKInitTypeDef.html" title="RCC extended clocks structure definition.">RCC_PeriphCLKInitTypeDef</a>.  <a href="group__RCCEx__Exported__Functions__Group1.html#ga0c0f61a1e2f47cc81bc43d83ba3e0d95"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Exported__Functions__Group1.html#ga754fc5136c63ad52b7c459aafc8a3927">HAL_RCCEx_GetPeriphCLKConfig</a> (<a class="el" href="structRCC__PeriphCLKInitTypeDef.html">RCC_PeriphCLKInitTypeDef</a> *PeriphClkInit)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the PeriphClkInit according to the internal RCC configuration registers.  <a href="group__RCCEx__Exported__Functions__Group1.html#ga754fc5136c63ad52b7c459aafc8a3927"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Exported__Functions__Group1.html#ga14acaeb88163a6bb0839470b753ba1bd">HAL_RCCEx_GetPeriphCLKFreq</a> (uint32_t PeriphClk)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the peripheral clock frequency.  <a href="group__RCCEx__Exported__Functions__Group1.html#ga14acaeb88163a6bb0839470b753ba1bd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Exported__Functions__Group2.html#gab38471af14446e69ac3e299b2e76fd30">HAL_RCCEx_EnablePLLI2S</a> (<a class="el" href="structRCC__PLLI2SInitTypeDef.html">RCC_PLLI2SInitTypeDef</a> *PLLI2SInit)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLI2S.  <a href="group__RCCEx__Exported__Functions__Group2.html#gab38471af14446e69ac3e299b2e76fd30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Exported__Functions__Group2.html#gafd47e0656151bd2ea5b23e8d25a7cf98">HAL_RCCEx_DisablePLLI2S</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLI2S.  <a href="group__RCCEx__Exported__Functions__Group2.html#gafd47e0656151bd2ea5b23e8d25a7cf98"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Exported__Functions__Group3.html#ga2775c3fbe1308f2146972e717351d9b6">HAL_RCCEx_EnablePLL2</a> (<a class="el" href="structRCC__PLL2InitTypeDef.html">RCC_PLL2InitTypeDef</a> *PLL2Init)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL2.  <a href="group__RCCEx__Exported__Functions__Group3.html#ga2775c3fbe1308f2146972e717351d9b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Exported__Functions__Group3.html#ga0d88783a2b9526194ca89ef36e981575">HAL_RCCEx_DisablePLL2</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL2.  <a href="group__RCCEx__Exported__Functions__Group3.html#ga0d88783a2b9526194ca89ef36e981575"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL Extension module. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:58:38 for STM32F107xC HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
