Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Mar 11 21:01:55 2018
| Host         : eews908b-004 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   349 |
| Unused register locations in slices containing registers |   890 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7705 |         2298 |
| No           | No                    | Yes                    |             122 |           39 |
| No           | Yes                   | No                     |             643 |          228 |
| Yes          | No                    | No                     |            6536 |         2143 |
| Yes          | No                    | Yes                    |             131 |           24 |
| Yes          | Yes                   | No                     |            1005 |          314 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                 Enable Signal                                                                                                |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                |                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                       |                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                               |                                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                1 |              3 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                   | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                               |                2 |              4 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ar_hs                                                                                                                                       | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/rdata[7]_i_1_n_2                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                   | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_2                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_2                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                   | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                        |                3 |              6 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                             |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/waddr                                                                                                                                       |                                                                                                                                                                                                       |                3 |              6 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_429                                                                                                                   |                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_419                                                                                                                   |                                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_2                                                                                                                        |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_399                                                                                                                   |                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_389                                                                                                                   |                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_379                                                                                                                   |                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_369                                                                                                                   |                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_359                                                                                                                   |                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_349                                                                                                                   |                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_339                                                                                                                   |                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_329                                                                                                                   |                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_319                                                                                                                   |                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_309                                                                                                                   |                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2                                                                                                                       |                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_409                                                                                                                   |                                                                                                                                                                                                       |                2 |              7 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/stat_addr_bit_cnt_reg[6][0]                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_469                                                                                                                   |                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_459                                                                                                                   |                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_449                                                                                                                   |                                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_s_fu_213_p2_439                                                                                                                   |                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                    |                                                                                                                                                                                                       |                2 |              8 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[3][0]     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                     |                3 |              8 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                        | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                    |                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_2                                                                                                                           |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_2                                                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                              |                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                          |                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                |                4 |             10 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                        | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                             |                2 |             10 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              |                                                                                                                                                                                                       |                6 |             11 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_5                                                                                                                                                |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_3                                                                                                                                                |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_2                                                                                                                                                |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_11                                                                                                                                               |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_10                                                                                                                                               |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_1                                                                                                                                                |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_13                                                                                                                                               |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_0                                                                                                                                                |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_14                                                                                                                                               |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce                                                                                                                                                  |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_6                                                                                                                                                |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_4                                                                                                                                                |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_9                                                                                                                                                |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                            |                                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_8                                                                                                                                                |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_12                                                                                                                                               |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/shiftReg_ce_7                                                                                                                                                |                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_sig_402                                                                                                                            |                                                                                                                                                                                                       |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                               |                                                                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                 |                                                                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1156/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1147/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1138/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1129/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1165/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1111/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1084/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1102/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1075/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1066/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1057/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1048/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1039/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1030/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1021/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1093/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1120/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1012/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_2                                                                                                             |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                   |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                        |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_2                                                                                                             |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                   |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                               |                                                                                                                                                                                                       |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_2                                                                                                              |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2                                                                                                                 |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/svm_classifier_0/inst/in_V_channel_U/ap_reg_s_in_9_V_loc_channel_full_n_reg                                                                                                                |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_2                                                                                                             |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_2                                                                                                             |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_2                                                                                                             |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_2                                                                                                     |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_2                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_2                                                                                                             |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_2                                                                                                             |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       |                                                                                                                                                                                                       |                2 |             16 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_2                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_2                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_2                                                                                                             |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_2                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_2                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][0]                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  dbg_hub/inst/idrck                             |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_4_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_4_0_V_loc_channel_ram/shiftReg_ce                                                                                 |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/shiftReg_ce                                                                                                                           |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/svm_classifier_0/inst/ch_sums_V_16_0_loc_channel_U/ap_reg_ch_sums_V_16_0_loc_channel_full_n_reg_0                                                                                          |               16 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_0_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_0_0_V_loc_channel_ram/shiftReg_ce                                                                                 |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_1_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_1_0_V_loc_channel_ram/shiftReg_ce                                                                                 |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_2_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_2_0_V_loc_channel_ram/shiftReg_ce                                                                                 |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_3_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_ram/shiftReg_ce                                                                                 |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_5_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_5_0_V_loc_channel_ram/shiftReg_ce                                                                                 |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_V_10_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_10_0_loc_channel_ram/shiftReg_ce                                                                               |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_V_11_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_11_0_loc_channel_ram/shiftReg_ce                                                                               |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_V_12_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_12_0_loc_channel_ram/shiftReg_ce                                                                               |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_V_13_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_13_0_loc_channel_ram/shiftReg_ce                                                                               |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_V_14_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_14_0_loc_channel_ram/shiftReg_ce                                                                               |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_V_15_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_15_0_loc_channel_ram/shiftReg_ce                                                                               |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_V_16_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_16_0_loc_channel_ram/shiftReg_ce                                                                               |                                                                                                                                                                                                       |                3 |             18 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_V_6_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_6_0_loc_channel_ram/shiftReg_ce                                                                                 |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_V_7_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_7_0_loc_channel_ram/shiftReg_ce                                                                                 |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_V_8_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_8_0_loc_channel_ram/shiftReg_ce                                                                                 |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/ch_sums_V_9_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_9_0_loc_channel_ram/shiftReg_ce                                                                                 |                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_1                                                                                                                    |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_9                                                                                                                    |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_8                                                                                                                    |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_7                                                                                                                    |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_6                                                                                                                    |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_5                                                                                                                    |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_4                                                                                                                    |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_3                                                                                                                    |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_2                                                                                                                    |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_16                                                                                                                   |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_15                                                                                                                   |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_14                                                                                                                   |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_13                                                                                                                   |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_12                                                                                                                   |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_11                                                                                                                   |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_10                                                                                                                   |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750                                                                                                                      |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_5_reg_11750_0                                                                                                                    |                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_122                                                                                                                  |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_105                                                                                                                  |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_139                                                                                                                  |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_156                                                                                                                  |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_173                                                                                                                  |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_190                                                                                                                  |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_20                                                                                                                   |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_207                                                                                                                  |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_224                                                                                                                  |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                    |                                                                                                                                                                                                       |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_258                                                                                                                  |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_275                                                                                                                  |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_292                                                                                                                  |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_37                                                                                                                   |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_54                                                                                                                   |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_71                                                                                                                   |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_88                                                                                                                   |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410_241                                                                                                                  |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/mf15_3_reg_11410                                                                                                                      |                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                  |               10 |             21 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                       |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 |                                                                                                                                                                                                       |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ar_hs                                                                                                                                       | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                    |               15 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                               |                                                                                                                                                                                                       |                7 |             28 |
|  dbg_hub/inst/idrck                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                |                                                                                                                                                                                                       |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                |                                                                                                                                                                                                       |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                               |                                                                                                                                                                                                       |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1066/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1066/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1039/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1165/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1075/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1075/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1039/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1165/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1102/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1102/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1030/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1084/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1084/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1030/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1021/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1048/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1111/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1111/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1021/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1093/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1120/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1120/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1138/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1012/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1129/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1138/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               12 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1156/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1093/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1057/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1057/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1129/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1012/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1147/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1048/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1156/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1147/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2_reg[0]_0[0]                                                  |                                                                                                                                                                                                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/int_in_V[255]_i_1_n_2                                                                                                                       | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/int_in_V[223]_i_1_n_2                                                                                                                       | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/int_in_V[191]_i_1_n_2                                                                                                                       | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/int_in_V[159]_i_1_n_2                                                                                                                       | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/int_in_V[95]_i_1_n_2                                                                                                                        | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/int_in_V[127]_i_1_n_2                                                                                                                       | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/int_in_V[63]_i_1_n_2                                                                                                                        | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/int_in_V[31]_i_1_n_2                                                                                                                        | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                         |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                          |                                                                                                                                                                                                       |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                               |                                                                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/i_reg_7910                                                                                                                            | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_15s_13s_26_1_U151/svm_classifier_mul_mul_15s_13s_26_1_DSP48_0_U/ap_reg_ppiten_pp0_it00                  |               17 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                               |                                                                                                                                                                                                       |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                 |                                                                                                                                                                                                       |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/tmp18_reg_2810                                                                                                                    |                                                                                                                                                                                                       |               15 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                   |               13 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1075/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1165/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1039/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1084/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1156/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1147/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1102/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1048/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1066/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1057/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1030/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1138/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1021/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1129/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1012/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1120/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1111/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1093/ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3                                                              |                                                                                                                                                                                                       |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                             |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_reg_ppiten_pp0_it7                                                                                                                 |                                                                                                                                                                                                       |               22 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                      |               26 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               26 |             99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_0_in__1[1]                                                                                                                          |                                                                                                                                                                                                       |               30 |            108 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_1084/E[0]                                                                                               |                                                                                                                                                                                                       |               39 |            132 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_reg_ppiten_pp0_it24                                                                                                                |                                                                                                                                                                                                       |               94 |            167 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                         |               71 |            178 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_8_reg_14794[14]_i_1_n_2                                                                                                   |                                                                                                                                                                                                       |               48 |            180 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_15s_13s_26_1_U151/svm_classifier_mul_mul_15s_13s_26_1_DSP48_0_U/ap_reg_ppiten_pp0_it00                         |                                                                                                                                                                                                       |              168 |            204 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Block_proc_U0/svm_classifier_Block_proc_U0_in_V_read                                                                                                         | design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                         |              107 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/parameter_k_V_0_6_reg_14994[7]_i_1_n_2                                                                                                |                                                                                                                                                                                                       |              115 |            209 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ch_sums_V_5_reg_946[0]_i_1_n_2                                                                                                        | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_15s_13s_26_1_U151/svm_classifier_mul_mul_15s_13s_26_1_DSP48_0_U/ap_reg_ppiten_pp0_it00                  |               90 |            324 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/in_V_channel_U/U_FIFO_svm_classifier_in_V_channel_ram/shiftReg_ce_15                                                                                                        |                                                                                                                                                                                                       |               80 |            416 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/tmp_215_reg_14019[14]_i_1_n_2                                                                                                         |                                                                                                                                                                                                       |              249 |            720 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              |                                                                                                                                                                                                       |             2415 |           8075 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


