 module tb;
 reg a,b;
 wire diff,borrw;
 HS_gate
 dut(.a(a), .b(b), .diff(diff), .borrw(bo
 rrw));
 initial begin
 a=0; b=0;
 #100 a=0; b=1;
 #100 a=1; b=0;
 #100 a=1; b=1;
 $display($time, "a=%b, b=%b,
 diff=%b, borrw=%b",
 a,b,diff,borrw);
 end
 endmodule
