library ieee;
use ieee.std_logic_1164.all;

entity parity is
port( a,b,c,d: in bit;
		bp: out bit);
end parity;


architecture hardware of parity is
begin

bp <= a xor b xor c xor d;

end hardware;
