<?xml version="1.0" encoding="UTF-8"?>
<module id="SYS0" HW_revision="" XML_version="1.0" description="This is top module of SYS0
" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="DESC" width="32" description="Description Register 
This register provides IP module ID, revision information, instance index and standard MMR registers offset." id="DESC" offset="0x0">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Module Identifier is used to uniquely identify this IP" id="MODID" resetval="0x6b4e">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Standard IP MMR block offset. Standard IP MMRs are the set from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist

0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)" id="STDIPOFF" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15)." id="INSTIDX" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Major revision of IP (0-15)." id="MAJREV" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Minor revision of IP (0-15)." id="MINREV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MUNLOCK" width="32" description="Mutable section Unlock
This register unlocks registers in mutable section
" id="MUNLOCK" offset="0xc">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="WO" description="Write the unlock key 0xC5AF_6927 to temporarily unlock registers in mutable section. The lock is set automatically if no write accesses, to the mutable section, are detected for consecutive 32 CLKULL (24MHz) clock cycles. Writing any value other that the unlock key will immediately lock the mutable register space for write access." id="KEY" resetval="0x0">
         <bitenum id="UNLOCK" value="3316607271" token="Unlock registers in the mutable section" description="Unlock registers in the mutable section"/>
         <bitenum id="LOCK" value="0" token="Lock registers in the mutable section" description="Lock registers in the mutable section"/>
      </bitfield>
   </register>
   <register acronym="ATESTCFG" width="32" description="ATEST Configuration
This register is used to configure analog switches in ATEST module.
" id="ATESTCFG" offset="0x100">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="WO" description="Key must be written with value 0x5A for successful write to ATESTCFG and to unlock register state. 
Write with any value other than 0x5A to KEY will be ignored and register content is not updated.
It is recommended to write this register with incorrect KEY to lock back register state after necessary ATESTCFG updates are done. 
Read value of KEY is 0x0." id="KEY" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="15" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Selects supply for ATEST switches.
" id="VSEL" resetval="0x0">
         <bitenum id="VDDA" value="1" token="Selects VDDA" description="Selects VDDA"/>
         <bitenum id="VDDBST" value="0" token="Selects VDDBOOST" description="Selects VDDBOOST"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Enables isolation switch between VA_ATEST_A1 and VA_PAD_A1." id="VA2VA1" resetval="0x0">
         <bitenum id="CLOSE" value="1" token="Switch is closed" description="Switch is closed"/>
         <bitenum id="OPEN" value="0" token="Switch is open" description="Switch is open"/>
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Enables isolation switch between VA_ATEST_A0 and VA_PAD_A0." id="VA2VA0" resetval="0x0">
         <bitenum id="CLOSE" value="1" token="Switch is closed" description="Switch is closed"/>
         <bitenum id="OPEN" value="0" token="Switch is open" description="Switch is open"/>
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Enables isolation switch between VR_ATEST_A1 and VA_ATEST_A1." id="VR2VA1" resetval="0x0">
         <bitenum id="CLOSE" value="1" token="Switch is closed" description="Switch is closed"/>
         <bitenum id="OPEN" value="0" token="Switch is open" description="Switch is open"/>
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Enables isolation switch between VR_ATEST_A0 and VA_ATEST_A0." id="VR2VA0" resetval="0x0">
         <bitenum id="CLOSE" value="1" token="Switch is closed" description="Switch is closed"/>
         <bitenum id="OPEN" value="0" token="Switch is open" description="Switch is open"/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Shorts VA_ATEST_A1 to ground." id="SHTVA1" resetval="0x1">
         <bitenum id="CLOSE" value="1" token="Switch is closed" description="Switch is closed"/>
         <bitenum id="OPEN" value="0" token="Switch is open" description="Switch is open"/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Shorts VA_ATEST_A0 to ground." id="SHTVA0" resetval="0x1">
         <bitenum id="CLOSE" value="1" token="Switch is closed" description="Switch is closed"/>
         <bitenum id="OPEN" value="0" token="Switch is open" description="Switch is open"/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Shorts VR_ATEST_A1 to ground." id="SHTVR1" resetval="0x1">
         <bitenum id="CLOSE" value="1" token="Switch is closed" description="Switch is closed"/>
         <bitenum id="OPEN" value="0" token="Switch is open" description="Switch is open"/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Shorts VR_ATEST_A0 to ground." id="SHTVR0" resetval="0x1">
         <bitenum id="CLOSE" value="1" token="Switch is closed" description="Switch is closed"/>
         <bitenum id="OPEN" value="0" token="Switch is open" description="Switch is open"/>
      </bitfield>
   </register>
   <register acronym="TSENSCFG" width="32" description="TSENSE Configuration
This register is used to configure temperature sensor module. 
" id="TSENSCFG" offset="0x108">
      <bitfield range="" begin="31" width="6" end="26" rwaccess="RW" description="Spare bits " id="SPARE1" resetval="0x0">
         <bitenum id="MAX" value="63" token="maximum value " description="maximum value "/>
         <bitenum id="MIN" value="0" token="minimum value " description="minimum value "/>
      </bitfield>
      <bitfield range="" begin="25" width="14" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved field. Writing any other value than the reset value may result in undefined behavior" id="RESERVED12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="This is the enable bit for the second temperature sensor in AUX. " id="TSENS2EN" resetval="0x0">
         <bitenum id="EN" value="1" token="Second temperature sensor is enabled." description="Second temperature sensor is enabled."/>
         <bitenum id="DIS" value="0" token="Second temperature sensor is disabled." description="Second temperature sensor is disabled."/>
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RW" description="Spare bits " id="SPARE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="6" end="2" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="Used to enable and configure temperature sensor module. Setting the value to 0x3 will disable the temperature sensor." id="SEL" resetval="0x0">
         <bitenum id="GND" value="2" token="20uA current is injected on VR_ATEST_A0 and ground measured on VR_ATEST_A1" description="20uA current is injected on VR_ATEST_A0 and ground measured on VR_ATEST_A1"/>
         <bitenum id="VALUE" value="1" token="20uA current is injected on VR_ATEST_A0 and voltage measured on VR_ATEST_A1" description="20uA current is injected on VR_ATEST_A0 and voltage measured on VR_ATEST_A1"/>
         <bitenum id="DISABLE" value="0" token="Temperature sensor is disabled" description="Temperature sensor is disabled"/>
      </bitfield>
   </register>
   <register acronym="LPCMPCFG" width="32" description="LPCMP configuration
This register is used to configure and check the status of low-power comparator (LPCOMP) module.
" id="LPCMPCFG" offset="0x10c">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved field. Writing any other value than the reset value may result in undefined behavior" id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Spare bit for LPCOMP" id="HYSPOL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="2" end="28" rwaccess="RW" description="Used to configure ATEST mux in comparator module and provides chosen output on VA_ATEST_A0.
Note: This bit field is write-protected using global lock indicator on production device." id="ATESTMUX" resetval="0x0">
         <bitenum id="IBIASOUT" value="3" token="Selects bias current output" description="Selects bias current output"/>
         <bitenum id="COMP_VIN_NEG" value="2" token="Selects voltage divider output" description="Selects voltage divider output"/>
         <bitenum id="COMPOUT" value="1" token="Selects comparator output" description="Selects comparator output"/>
         <bitenum id="OFF" value="0" token="ATEST mux is off" description="ATEST mux is off"/>
      </bitfield>
      <bitfield range="" begin="27" width="3" end="25" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED25" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Event flag

The event flag is set when the comparator output transition is qualified based on the edge polarity configuration in EDGCFG.

" id="EVTIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Set" description="Set"/>
         <bitenum id="CLR" value="0" token="Clear" description="Clear"/>
      </bitfield>
      <bitfield range="" begin="23" width="2" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Enables LPCOMP output on device pin." id="COUTEN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enabled" description="Enabled"/>
         <bitenum id="DIS" value="0" token="Disabled" description="Disabled"/>
      </bitfield>
      <bitfield range="" begin="20" width="1" end="20" rwaccess="RO" description="LPCOMP output status. This bit captures the value LPCOMP raw output." id="COUT" resetval="0x0">
         <bitenum id="HIGH" value="1" token="Output is high" description="Output is high"/>
         <bitenum id="LOW" value="0" token="Output is low" description="Output is low"/>
      </bitfield>
      <bitfield range="" begin="19" width="1" end="19" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="Enables lpcmpcfg output to wake device from standby." id="WUENSB" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="Enables event generation. Comparator module will produce event on ULL event fabric when EVTIFG is set." id="EVTEN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Selects positive edge or negative edge detection on comparator output to set the event flag" id="EDGCFG" resetval="0x0">
         <bitenum id="FALL" value="1" token="Fall edge detection" description="Fall edge detection"/>
         <bitenum id="RISE" value="0" token="Rise edge detection" description="Rise edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="3" end="12" rwaccess="RW" description="Negative input selection. Setting values 0x5-0x7 will open all the switches." id="NSEL" resetval="0x0">
         <bitenum id="VDDD" value="4" token="Selects VDDD" description="Selects VDDD"/>
         <bitenum id="VDDA" value="3" token="Selects VDDA" description="Selects VDDA"/>
         <bitenum id="VA_PAD_A3" value="2" token="Selects VA_PAD_A3" description="Selects VA_PAD_A3"/>
         <bitenum id="VA_PAD_A2" value="1" token="Selects VA_PAD_A2" description="Selects VA_PAD_A2"/>
         <bitenum id="OPEN" value="0" token="All switches are open" description="All switches are open"/>
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RW" description="Positive input selection. Setting values 0x9-0xF will open all the switches." id="PSEL" resetval="0x0">
         <bitenum id="VDDA" value="8" token="Selects VDDA" description="Selects VDDA"/>
         <bitenum id="VA_ATEST_A1" value="7" token="Selects VA_ATEST_A1" description="Selects VA_ATEST_A1"/>
         <bitenum id="VA_ATEST_A0" value="6" token="Selects VA_ATEST_A0" description="Selects VA_ATEST_A0"/>
         <bitenum id="VR_ATEST_A1" value="5" token="Selects VR_ATEST_A1" description="Selects VR_ATEST_A1"/>
         <bitenum id="VR_ATEST_A0" value="4" token="Selects VR_ATEST_A0" description="Selects VR_ATEST_A0"/>
         <bitenum id="VA_PAD_A3" value="3" token="Selects VA_PAD_A3" description="Selects VA_PAD_A3"/>
         <bitenum id="VA_PAD_A2" value="2" token="Selects VA_PAD_A2" description="Selects VA_PAD_A2"/>
         <bitenum id="VA_PAD_A1" value="1" token="Selects VA_PAD_A1" description="Selects VA_PAD_A1"/>
         <bitenum id="OPEN" value="0" token="All switches are open" description="All switches are open"/>
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RW" description="Used to enable and select hysteresis level

Hysteresis is disabled when HYSSEL = 0 and enabled for other values of HYSSEL from 1 to 7. Refer to device specific datasheet for individual hysteresis values.

" id="HYSSEL" resetval="0x0">
         <bitenum id="VAL7" value="7" token="Hysteresis value: TBD" description="Hysteresis value: TBD"/>
         <bitenum id="VAL6" value="6" token="Hysteresis value: TBD" description="Hysteresis value: TBD"/>
         <bitenum id="VAL5" value="5" token="Hysteresis value: TBD" description="Hysteresis value: TBD"/>
         <bitenum id="VAL4" value="4" token="Hysteresis value: TBD" description="Hysteresis value: TBD"/>
         <bitenum id="VAL3" value="3" token="Hysteresis value: TBD" description="Hysteresis value: TBD"/>
         <bitenum id="VAL2" value="2" token="Hysteresis value: TBD" description="Hysteresis value: TBD"/>
         <bitenum id="VAL1" value="1" token="Hysteresis value: TBD" description="Hysteresis value: TBD"/>
         <bitenum id="VAL0" value="0" token="Hysteresis is disabled" description="Hysteresis is disabled"/>
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Used to select the path on which voltage divider is applied" id="DIVPATH" resetval="0x0">
         <bitenum id="PSIDE" value="1" token="Divider is applied on P-side" description="Divider is applied on P-side"/>
         <bitenum id="NSIDE" value="0" token="Divider is applied on N-side" description="Divider is applied on N-side"/>
      </bitfield>
      <bitfield range="" begin="3" width="3" end="1" rwaccess="RW" description="Used to configure reference divider. Setting values 0x5-0x7 will set the divide value to 1." id="DIV" resetval="0x0">
         <bitenum id="VAL4" value="4" token="Divide value is 1/4" description="Divide value is 1/4"/>
         <bitenum id="VAL3" value="3" token="Divide value is 1/3" description="Divide value is 1/3"/>
         <bitenum id="VAL2" value="2" token="Divide value is 1/2" description="Divide value is 1/2"/>
         <bitenum id="VAL1" value="1" token="Divide value is 3/4" description="Divide value is 3/4"/>
         <bitenum id="VAL0" value="0" token="Divide value is 1" description="Divide value is 1"/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Used to enable comparator module." id="EN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
   </register>
   <register acronym="VGMCFG" width="32" description="This register is used to configure the VGM module.
" id="VGMCFG" offset="0x110">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="WO" description="Key must be written with value 0x5A for successful write to VGMCFG and to unlock register state. 
Write with any value other than 0x5A to KEY will be ignored and the register content is not updated.
Read value of KEY is 0x0." id="KEY" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED20" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RW" description="Spare bits " id="SPARE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RW" description="These bits are used to generate VGM ATB mux selection control." id="ATBMUXSEL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="6" end="2" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Disables overshoot detector in VGM." id="OSHDETDIS" resetval="0x1">
         <bitenum id="DIS" value="1" token="Disable" description="Disable"/>
         <bitenum id="EN" value="0" token="Enable" description="Enable"/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Disables undershoot detector in VGM." id="USHTDETDIS" resetval="0x1">
         <bitenum id="DIS" value="1" token="Disable" description="Disable"/>
         <bitenum id="EN" value="0" token="Enable" description="Enable"/>
      </bitfield>
   </register>
   <register acronym="VGMTRIMDBG" width="32" description="This register is used to trim and debug VGM module.
" id="VGMTRIMDBG" offset="0x114">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="RESERVED" id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Test mode bit for glitchy supply mux selection." id="TMODE5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="3" end="27" rwaccess="RW" description="Test mode bits for VREF mux selection for overshoot detector." id="TMODE4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="Test mode bits for VREF mux selection for undershoot detector." id="TMODE3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="2" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="2" end="20" rwaccess="RW" description="Test mode for level shifter isolation." id="TMODE2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="2" end="18" rwaccess="RW" description="Test mode bits for low voltage SR latch reset." id="TMODE1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Test mode bits for 3V SR latch reset." id="TMODE0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RW" description="These bits are used to program VGM bias current generator." id="IBPROG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RW" description="These bits are used to trim VGM overshoot detector." id="OSHDETTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="These bits are used to trim VGM undershoot detector." id="USHTDETTRIM" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DEVICEID" width="32" description="Device ID
This register provides Device ID information.
Note: This 32-bit register value is provided as output to DEBUGSS.
" id="DEVICEID" offset="0x3fc">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Monotonic increasing value indicating new hardware revision. A newer hardware revision shall never have a lower version than an older revision of hardware." id="VERSION" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Value generated by RAMP for the SOC. This value uniquely identifies the die from any other TI device.
" id="DEVICE" resetval="0xbb98">
      </bitfield>
      <bitfield range="" begin="11" width="11" end="1" rwaccess="RO" description="JEP 106 assigned manufacturer ID. This field identifies the device as a Texas Instruments device." id="MANFACTURER" resetval="0x17">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Value 1 in this bit field means that a 32-bit scan register exists." id="ALWAYSONE" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="DBGAUTH" width="32" description="Debug Authentication. This register is used by ROM to store Debug Authnetication Status
" id="DBGAUTH" offset="0x410">
      <bitfield range="" begin="31" width="14" end="18" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED18" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="WO" description="Clears Authentication Status" id="CLR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="14" end="2" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="WO" description="Sets Authentication Status" id="SET" resetval="0x0">
         <bitenum id="DBG_SEC" value="3" token="Secure Debug Authorized" description="Secure Debug Authorized"/>
         <bitenum id="DBG_NON_SEC" value="2" token="Non-Secure Debug Authorized" description="Non-Secure Debug Authorized"/>
         <bitenum id="DBG_NON_INV" value="1" token="Only Non-Invasive Debug Authorized" description="Only Non-Invasive Debug Authorized"/>
         <bitenum id="DBG_UNAUTH" value="0" token="Debug Unauthorized" description="Debug Unauthorized"/>
      </bitfield>
   </register>
   <register acronym="PARTID" width="32" description="Part ID
This register is programmed by boot code with Part ID information. Note: This 32-bit register value is provided as output to DEBUGSS
" id="PARTID" offset="0x7f8">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Start bit" id="START" resetval="0x0">
         <bitenum id="SET" value="1" token="Set" description="Set"/>
         <bitenum id="CLR" value="0" token="Clear" description="Clear"/>
      </bitfield>
      <bitfield range="" begin="30" width="3" end="28" rwaccess="RW" description="Monotonic increasing value indicating a new revision of the SKU significant enough that users of the device may have to revise PCB or software design" id="MAJORREV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="Monotonic increasing value indicating a new revision of the SKU that preserves compatibility with lesser MINORREV values" id="MINORREV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="Bit pattern uniquely identifying a variant of a part


" id="VARIANT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Bit pattern uniquely identifying a part


" id="PART" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TMUTE0" width="32" description="Internal. Only to be used through TI provided API." id="TMUTE0" offset="0x800">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="CDACL" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TMUTE1" width="32" description="Internal. Only to be used through TI provided API." id="TMUTE1" offset="0x804">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="CDACM" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TMUTE2" width="32" description="TMUTE2 trim Register
" id="TMUTE2" offset="0x808">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="RESERVED" id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="5" end="26" rwaccess="RW" description="LPCOMP: Bias current trim, 250nA to be terminated across I2V, 1M ohm setting.  Resulting target trim voltage 250mV." id="IBTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="25" width="3" end="23" rwaccess="RW" description="ADC REFBUF trim bits." id="TRIM" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="22" width="7" end="16" rwaccess="RW" description="SOC ADC: Latch trim bits. These bits are used in the analog IP." id="LATCH" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="12" end="4" rwaccess="RW" description="SOCADC: Offset trim bits. These bits are used in DTC." id="OFFSET" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="2" end="2" rwaccess="RW" description="SOCADC: Resistor trim bits. These bits are used in the analog IP. " id="RES" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="SOCADC: Upper 2 bits of CDAC trim. These bits are used in DTC." id="CDACU" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TMUTE3" width="32" description="Internal. Only to be used through TI provided API." id="TMUTE3" offset="0x80c">
      <bitfield range="" begin="31" width="6" end="26" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="BATC1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="25" width="7" end="19" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="BATC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="5" end="14" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="TEMPC2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="6" end="8" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="TEMPC1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="TEMPC0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TMUTE4" width="32" description="TMUTE4 trim Register
" id="TMUTE4" offset="0x810">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="RECHCOMPREFLVL" resetval="0xb">
      </bitfield>
      <bitfield range="" begin="27" width="2" end="26" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="IOSTRCFG2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="25" width="4" end="22" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="IOSTRCFG1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="3" end="19" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="MAX" resetval="0x5">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="MED" resetval="0x6">
      </bitfield>
      <bitfield range="" begin="15" width="3" end="13" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="MIN" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="12" width="2" end="11" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="DCDCLOAD" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RW" description="DCDC: Set inductor peak current
Min = 0x0
Max = 0x7
DCDC load support increases from 0x0 to 0x7" id="IPEAK" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="2" end="6" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="DTIME" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="3" end="3" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="LENSEL" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="HENSEL" resetval="0x7">
      </bitfield>
   </register>
   <register acronym="TMUTE5" width="32" description="Internal. Only to be used through TI provided API." id="TMUTE5" offset="0x814">
      <bitfield range="" begin="31" width="19" end="13" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED13" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="3" end="10" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="DCDCDRVDS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="5" end="5" rwaccess="WO" description="Internal. Only to be used through TI provided API." id="GLDOISCLR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="WO" description="Internal. Only to be used through TI provided API." id="GLDOISSET" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
</module>
