James Bentley, jbentley@ucsd.edu

B07, Lindsey Kostas

1) FPGA and ASIC design!

2) Finding representative batches of subgraphs for optimal batch processing to reduce training time and compute resources used.

3) We currently are considering partition and centrality algorithms. I am considering that we also include 
