// Seed: 1782221826
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input tri id_2,
    input wire id_3,
    output wand id_4,
    output wor id_5,
    output supply1 id_6,
    output tri1 id_7
);
  final $signed(17);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout tri id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output supply0 id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_14;
  assign id_4 = -1'b0;
  parameter id_15 = 1;
  module_2 modCall_1 (
      id_8,
      id_15
  );
  uwire id_16 = 1;
  parameter id_17 = -1;
  wire id_18;
  wire id_19;
  wire id_20;
  assign id_10 = 1;
endmodule
