#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 17:43:10 2025
# Process ID: 45412
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 3217.120 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2448.484 ; gain = 115.992 ; free physical = 190234 ; free virtual = 410938
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45541
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.871 ; gain = 425.480 ; free physical = 189377 ; free virtual = 410330
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 4761.395 ; gain = 2289.004 ; free physical = 187456 ; free virtual = 408468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 4761.395 ; gain = 2289.004 ; free physical = 187470 ; free virtual = 408456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 4781.320 ; gain = 2308.930 ; free physical = 187459 ; free virtual = 408458
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 4877.320 ; gain = 2404.930 ; free physical = 176512 ; free virtual = 396391
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               12 Bit    Registers := 636   
	               10 Bit    Registers := 3656  
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 5521  
	   2 Input   10 Bit        Muxes := 5460  
	   2 Input    9 Bit        Muxes := 3076  
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 980   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i_i_i2221_i2221_i_i_reg_160040_reg[9]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_159890_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_i_i_i_reg_155780_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_59738_reg[9]' (FDE) to 'reg_59788_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_155450_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[2]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[3]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i1941_i1941_i_i_1_reg_158905_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i_i1941_i1941_i_i_1_reg_158905_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i1941_i1941_i_i_1_reg_158905_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i_i1941_i1941_i_i_1_reg_158905_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i1941_i1941_i_i_1_reg_158905_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i_i1941_i1941_i_i_1_reg_158905_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[8]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_1_reg_158885_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[8]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_1_reg_158895_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i1941_i1941_i_i_1_reg_158905_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i_i1941_i1941_i_i_1_reg_158905_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i1941_i1941_i_i_reg_158900_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i1939_i_i_reg_158890_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i1975_i_i_reg_158880_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_reg_158930_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i1883_i1883_i_i_reg_158920_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i2015_i_i_reg_158870_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i_i2013_i2013_i_i_reg_158860_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i2049_i2049_i_i_reg_158850_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i2047_i2047_i_i_reg_158840_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i_i2901_i_i_reg_158490_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i2899_i_i_reg_158480_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i_i3329_i_i_reg_158300_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i_i_i_reg_157340_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i25_i_i_i_i_1_reg_160885_reg[4]' (FDE) to 'agg_tmp3_i_i_i25_i_i_i_i_1_reg_160885_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i25_i_i_i_i_1_reg_160885_reg[5]' (FDE) to 'agg_tmp3_i_i_i25_i_i_i_i_1_reg_160885_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i25_i_i_i_i_1_reg_160885_reg[6]' (FDE) to 'agg_tmp3_i_i_i25_i_i_i_i_1_reg_160885_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i25_i_i_i_i_1_reg_160885_reg[7]' (FDE) to 'agg_tmp3_i_i_i25_i_i_i_i_1_reg_160885_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i25_i_i_i_i_1_reg_160885_reg[8]' (FDE) to 'agg_tmp3_i_i_i25_i_i_i_i_1_reg_160885_reg[11]'
INFO: [Synth 8-3886] merging instance 'reg_59630_reg[9]' (FDE) to 'reg_59618_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i_i_i_reg_156880_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_156870_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i25_i_i_i_i_reg_160880_reg[9]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_159890_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_reg_156860_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_59618_reg[9]' (FDE) to 'reg_59498_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_i_reg_160870_reg[9]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_159890_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i146_i_i_i_reg_160850_reg[9]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_159890_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_156675_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_156675_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_156675_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_156675_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_156675_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_156675_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_156675_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_156675_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_156675_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_156675_reg[8]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_156675_reg[10]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_reg_156670_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i542_i_i_reg_160680_reg[9]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_159890_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i_i_i_reg_156700_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_reg_160750_reg[9]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_159890_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i_i_i_reg_156690_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i146_i_i_reg_160740_reg[9]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_159890_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_156680_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i2167_i2167_i_i_reg_158790_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i_i_i_i_reg_156380_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i_i_i_i_reg_156370_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i_i_i_reg_160360_reg[9]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_159890_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i575_i_i_i_i_reg_156190_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i_i_i_reg_160150_reg[9]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_159890_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i_i_i_reg_155920_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_i_reg_160140_reg[9]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_159890_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i_i_i_reg_155910_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i_i_i_i_reg_155730_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_i_i_i_reg_155720_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i945_i_i3499_i_i_reg_159980_reg[9]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_159890_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i_i_i_i_reg_155700_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i625_i625_i_i_i_reg_159890_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i_i_i_i_i_reg_155580_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_59788_reg[9]' (FDE) to 'reg_59778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i_i_i_i_i_reg_155510_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59778_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59498_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_reg_158270_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i65_i_reg_160930_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_30058_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_30054_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_30050_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_30046_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_30042_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59654_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59718_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_58970_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i_i_i_i_i_i_reg_155480_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59006_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i627_i_i3181_i_i_reg_160000_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59510_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i_i460_i_i_reg_160690_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i_i_i2127_i_i_i_reg_156610_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59768_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i_i701_i_i_i_i_reg_156140_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59534_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i295_i295_i295_i295_i_i_1_reg_159705_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i_i1094_i_i_reg_160580_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157265_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157275_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157275_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157265_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157275_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157265_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157275_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157265_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157275_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157265_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157275_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157265_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157265_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157275_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157275_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157265_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157275_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_reg_157270_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_157260_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_157385_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i_i2093_i2093_i_i_1_reg_158825_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_157395_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_157395_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_157385_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_157385_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_157395_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_157395_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_157385_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_157385_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_157395_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_157395_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_reg_158780_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_1_reg_159675_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i1247_i_i_i_1_reg_160345_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i385_i385_i_i_i_reg_160490_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_156260_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59114_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156090_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i_i1174_i_i_reg_160570_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59102_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i311_i311_i_i2865_i_i_reg_160010_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i_i_i_i_i_reg_155740_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i_i3813_i_i_reg_159970_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59486_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i_i979_i_i3533_i_i_reg_158210_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i533_i533_i533_i_i_reg_159570_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i_i853_i_i_i_i_reg_156060_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i311_i_i1585_i1585_i_i_reg_160060_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59126_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i_i853_i_i_i_i_1_reg_156065_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i_i667_i667_i667_i_i_reg_159520_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i461_i_i_i_i_reg_160270_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i575_i575_i_i3129_i_i_reg_158390_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59522_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_reg_159030_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i300_i_i_i_reg_160820_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_reg_156780_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_reg_156590_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i379_i379_i379_i_i_reg_159650_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_reg_159470_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59594_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i_i_i2289_i2289_i_i_reg_158750_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i_i_i1096_i_i_reg_160590_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:03:13 . Memory (MB): peak = 4893.332 ; gain = 2420.941 ; free physical = 174170 ; free virtual = 394639
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:32 ; elapsed = 00:04:00 . Memory (MB): peak = 4893.332 ; gain = 2420.941 ; free physical = 174692 ; free virtual = 394628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4_U0/reg_59636_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4_U0/agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_1_reg_158275_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4_U0/agg_tmp_i_i65_i_i_i_i1167_i_i_i_i_1_reg_155935_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4_U0/agg_tmp_i_i65_i_i219_i_i853_i853_i_i_i_1_reg_157165_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4_U0/agg_tmp3_i_i_i_i295_i295_i295_i_i2849_i_i_1_reg_158515_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4_U0/agg_tmp_i_i_i_i613_i613_i_i_i_1_reg_160455_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4_U0/reg_59372_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4_U0/agg_tmp_i_i_i139_i_i_i_i_i4915_i_i_1_reg_157615_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4_U0/agg_tmp_i31_i_i_i_i_i1207_i1207_i_i_i_1_reg_157015_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4_U0/agg_tmp3_i33_i_i_i_i575_i575_i_i3129_i_i_1_reg_158395_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4_U0/agg_tmp3_i_i67_i67_i_i_i_i2289_i2289_i_i_1_reg_158755_reg[3] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:43 ; elapsed = 00:04:12 . Memory (MB): peak = 4901.336 ; gain = 2428.945 ; free physical = 174060 ; free virtual = 394150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:05 ; elapsed = 00:04:35 . Memory (MB): peak = 4901.336 ; gain = 2428.945 ; free physical = 173678 ; free virtual = 394131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:06 ; elapsed = 00:04:35 . Memory (MB): peak = 4901.336 ; gain = 2428.945 ; free physical = 173667 ; free virtual = 394129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:10 ; elapsed = 00:04:40 . Memory (MB): peak = 4901.336 ; gain = 2428.945 ; free physical = 173597 ; free virtual = 394114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:11 ; elapsed = 00:04:40 . Memory (MB): peak = 4901.336 ; gain = 2428.945 ; free physical = 173592 ; free virtual = 394113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:02 ; elapsed = 00:05:33 . Memory (MB): peak = 4901.336 ; gain = 2428.945 ; free physical = 172744 ; free virtual = 394146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:03 ; elapsed = 00:05:33 . Memory (MB): peak = 4901.336 ; gain = 2428.945 ; free physical = 172736 ; free virtual = 394146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     6|
|3     |LUT2  |  7862|
|4     |LUT3  |  4473|
|5     |LUT4  | 18593|
|6     |LUT5  |  9004|
|7     |LUT6  | 46805|
|8     |MUXF7 |   467|
|9     |FDRE  | 40827|
|10    |FDSE  |    16|
|11    |IBUF  | 30004|
|12    |OBUF  |    58|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|      |Instance                                                            |Module                                                                   |Cells  |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|1     |top                                                                 |                                                                         | 158116|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |     45|
|3     |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w10_d2_S                                                  |     45|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_7                                       |     37|
|5     |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w10_d2_S_0                                                |     45|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_6                                       |     37|
|7     |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w10_d2_S_1                                                |     51|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_5                                       |     37|
|9     |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w10_d2_S_2                                                |     50|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_4                                       |     37|
|11    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w10_d2_S_3                                                |     46|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg                                         |     37|
|13    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4 | 127766|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:03 ; elapsed = 00:05:33 . Memory (MB): peak = 4901.336 ; gain = 2428.945 ; free physical = 172737 ; free virtual = 394147
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:06 ; elapsed = 00:05:36 . Memory (MB): peak = 4901.336 ; gain = 2428.945 ; free physical = 187427 ; free virtual = 408608
Synthesis Optimization Complete : Time (s): cpu = 00:05:06 ; elapsed = 00:05:36 . Memory (MB): peak = 4901.336 ; gain = 2428.945 ; free physical = 187448 ; free virtual = 408606
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4901.336 ; gain = 0.000 ; free physical = 187333 ; free virtual = 408559
INFO: [Netlist 29-17] Analyzing 30472 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_5_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4945.438 ; gain = 0.000 ; free physical = 187229 ; free virtual = 408516
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 30004 instances

Synth Design complete | Checksum: 5840c400
INFO: [Common 17-83] Releasing license: Synthesis
199 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:42 ; elapsed = 00:06:17 . Memory (MB): peak = 4945.438 ; gain = 2496.953 ; free physical = 187238 ; free virtual = 408525
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18641.122; main = 4210.069; forked = 14663.052
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23707.871; main = 4945.441; forked = 18810.453
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5009.469 ; gain = 64.031 ; free physical = 187099 ; free virtual = 408510

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f45ab828

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 5049.047 ; gain = 39.578 ; free physical = 186534 ; free virtual = 408521

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d021d7dd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5049.047 ; gain = 0.000 ; free physical = 186513 ; free virtual = 408501
INFO: [Opt 31-389] Phase Retarget created 16 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: b6bbf926

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 5049.047 ; gain = 0.000 ; free physical = 186510 ; free virtual = 408502
INFO: [Opt 31-389] Phase Constant propagation created 39 cells and removed 83 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b551f12a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 5049.047 ; gain = 0.000 ; free physical = 186514 ; free virtual = 408506
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: d7f78cb7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 5049.047 ; gain = 0.000 ; free physical = 186516 ; free virtual = 408509
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: d5aaccb5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 5049.047 ; gain = 0.000 ; free physical = 186505 ; free virtual = 408497
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              16  |              16  |                                              0  |
|  Constant propagation         |              39  |              83  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: caaff439

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 5049.047 ; gain = 0.000 ; free physical = 186495 ; free virtual = 408488

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: caaff439

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5049.047 ; gain = 0.000 ; free physical = 186506 ; free virtual = 408502

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: caaff439

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5049.047 ; gain = 0.000 ; free physical = 186506 ; free virtual = 408502

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5049.047 ; gain = 0.000 ; free physical = 186506 ; free virtual = 408502
Ending Netlist Obfuscation Task | Checksum: caaff439

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5049.047 ; gain = 0.000 ; free physical = 186506 ; free virtual = 408502
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 5049.047 ; gain = 103.609 ; free physical = 186506 ; free virtual = 408502
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 17:51:04 2025...
