$date
	Sat Sep 05 04:36:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 3 ! Y [2:0] $end
$var reg 1 " A $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module U1 $end
$var wire 1 " A $end
$var wire 1 % Sf0 $end
$var wire 1 & Sf1 $end
$var wire 1 ' Sf2 $end
$var wire 1 # clk $end
$var wire 1 ( nA $end
$var wire 1 ) nS0 $end
$var wire 1 * nS1 $end
$var wire 1 + nS2 $end
$var wire 1 $ reset $end
$var wire 3 , Y [2:0] $end
$var wire 1 - S2 $end
$var wire 1 . S1 $end
$var wire 1 / S0 $end
$scope module U1 $end
$var wire 1 & D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 . Q $end
$upscope $end
$scope module U2 $end
$var wire 1 % D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 / Q $end
$upscope $end
$scope module U3 $end
$var wire 1 ' D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
b0 ,
1+
1*
1)
0(
0'
0&
0%
1$
1#
1"
b0 !
$end
#1
0#
#2
1#
0$
#3
0#
#4
1#
#5
0#
#6
1#
#7
0#
#8
1#
#9
0#
#10
1#
#11
0#
#12
1#
#13
0#
#14
1#
#15
0#
#16
1#
1(
0"
#17
0#
#18
1#
#19
0#
#20
1#
