Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Fri May 16 13:40:48 2025
| Host         : ares running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  110         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (70)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (70)
-------------------------------
 There are 70 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.805        0.000                      0                 1282        0.095        0.000                      0                 1282        3.750        0.000                       0                   437  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.805        0.000                      0                 1282        0.095        0.000                      0                 1282        3.750        0.000                       0                   437  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 4.009ns (74.104%)  route 1.401ns (25.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.401     6.383    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 4.009ns (74.189%)  route 1.395ns (25.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.395     6.377    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[44]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 4.009ns (74.189%)  route 1.395ns (25.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.395     6.377    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[44]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[44])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 4.009ns (76.119%)  route 1.258ns (23.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.258     6.240    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[18])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 4.009ns (76.119%)  route 1.258ns (23.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.258     6.240    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[45]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 4.009ns (76.119%)  route 1.258ns (23.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.258     6.240    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[45]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[45])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 4.009ns (76.252%)  route 1.249ns (23.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.249     6.231    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[17])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 4.009ns (76.252%)  route 1.249ns (23.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.249     6.231    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 4.009ns (76.252%)  route 1.249ns (23.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.249     6.231    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[34]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 4.009ns (76.279%)  route 1.247ns (23.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.247     6.229    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[34])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  2.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y18         FDRE                                         r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[12]/Q
                         net (fo=2, routed)           0.159     0.710    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0_1[12]
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_2_reg_731_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_124_fu_142_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y16         FDRE                                         r  bd_0_i/hls_inst/inst/i_2_reg_731_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/i_2_reg_731_reg[2]/Q
                         net (fo=6, routed)           0.068     0.619    bd_0_i/hls_inst/inst/i_2_reg_731[2]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.664 r  bd_0_i/hls_inst/inst/i_124_fu_142[5]_i_1/O
                         net (fo=1, routed)           0.000     0.664    bd_0_i/hls_inst/inst/i_fu_336_p2[5]
    SLICE_X32Y16         FDRE                                         r  bd_0_i/hls_inst/inst/i_124_fu_142_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y16         FDRE                                         r  bd_0_i/hls_inst/inst/i_124_fu_142_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/i_124_fu_142_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.357%)  route 0.217ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y18         FDRE                                         r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[9]/Q
                         net (fo=2, routed)           0.217     0.768    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0_1[9]
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/indvar_flatten18_fu_126_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten18_fu_126_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y25         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten18_fu_126_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/indvar_flatten18_fu_126_reg[0]/Q
                         net (fo=8, routed)           0.114     0.665    bd_0_i/hls_inst/inst/indvar_flatten18_fu_126_reg[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.710 r  bd_0_i/hls_inst/inst/indvar_flatten18_fu_126[4]_i_1/O
                         net (fo=1, routed)           0.000     0.710    bd_0_i/hls_inst/inst/indvar_flatten18_fu_126[4]_i_1_n_125
    SLICE_X34Y25         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten18_fu_126_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y25         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten18_fu_126_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/indvar_flatten18_fu_126_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/image_out_addr_reg_807_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_reg[11]/Q
                         net (fo=1, routed)           0.118     0.669    bd_0_i/hls_inst/inst/image_out_addr_reg_807[11]
    SLICE_X37Y15         FDRE                                         r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y15         FDRE                                         r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/image_out_addr_reg_807_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_reg[3]/Q
                         net (fo=1, routed)           0.121     0.672    bd_0_i/hls_inst/inst/image_out_addr_reg_807[3]
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/image_out_addr_reg_807_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_reg[2]/Q
                         net (fo=1, routed)           0.119     0.670    bd_0_i/hls_inst/inst/image_out_addr_reg_807[2]
    SLICE_X37Y15         FDRE                                         r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y15         FDRE                                         r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_2_reg_731_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i17_fu_122_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y16         FDRE                                         r  bd_0_i/hls_inst/inst/i_2_reg_731_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/i_2_reg_731_reg[2]/Q
                         net (fo=6, routed)           0.131     0.682    bd_0_i/hls_inst/inst/i_2_reg_731[2]
    SLICE_X33Y15         FDRE                                         r  bd_0_i/hls_inst/inst/i17_fu_122_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y15         FDRE                                         r  bd_0_i/hls_inst/inst/i17_fu_122_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y15         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/i17_fu_122_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_2_reg_731_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i17_fu_122_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.354%)  route 0.139ns (49.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y16         FDRE                                         r  bd_0_i/hls_inst/inst/i_2_reg_731_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/i_2_reg_731_reg[3]/Q
                         net (fo=5, routed)           0.139     0.690    bd_0_i/hls_inst/inst/i_2_reg_731[3]
    SLICE_X33Y15         FDRE                                         r  bd_0_i/hls_inst/inst/i17_fu_122_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y15         FDRE                                         r  bd_0_i/hls_inst/inst/i17_fu_122_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y15         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/i17_fu_122_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.590%)  route 0.255ns (64.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y16         FDRE                                         r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/image_out_addr_reg_807_pp0_iter2_reg_reg[6]/Q
                         net (fo=2, routed)           0.255     0.806    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0_1[6]
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y7    bd_0_i/hls_inst/inst/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y6    bd_0_i/hls_inst/inst/mac_muladd_7ns_7ns_7ns_13_4_1_U3/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y22  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y21  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_BUS1_arvalid
                            (input port)
  Destination:            s_axi_BUS1_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_arvalid (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARVALID
    SLICE_X24Y19         LUT5 (Prop_lut5_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_WREADY_INST_0/O
                         net (fo=0)                   0.973     2.070    s_axi_BUS1_wready
                                                                      r  s_axi_BUS1_wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_BUS1_arvalid
                            (input port)
  Destination:            s_axi_BUS1_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_arvalid (IN)
                         net (fo=20, unset)           0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARVALID
    SLICE_X24Y19         LUT5 (Prop_lut5_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_WREADY_INST_0/O
                         net (fo=0)                   0.410     0.865    s_axi_BUS1_wready
                                                                      r  s_axi_BUS1_wready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.086ns  (logic 0.580ns (14.193%)  route 3.506ns (85.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X25Y24         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_reg/Q
                         net (fo=34, routed)          2.533     3.962    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.086 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_RVALID_INST_0/O
                         net (fo=0)                   0.973     5.059    s_axi_BUS1_rvalid
                                                                      r  s_axi_BUS1_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.624ns  (logic 0.580ns (22.107%)  route 2.044ns (77.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X25Y21         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[0]/Q
                         net (fo=23, routed)          1.071     2.500    bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate[0]
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.624 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_WREADY_INST_0/O
                         net (fo=0)                   0.973     3.597    s_axi_BUS1_wready
                                                                      r  s_axi_BUS1_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.437ns  (logic 0.608ns (24.951%)  route 1.829ns (75.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X23Y21         FDSE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate_reg[0]/Q
                         net (fo=19, routed)          0.856     2.285    bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate[0]
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.152     2.437 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_BVALID_INST_0/O
                         net (fo=0)                   0.973     3.410    s_axi_BUS1_bvalid
                                                                      r  s_axi_BUS1_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.411ns  (logic 0.744ns (30.864%)  route 1.667ns (69.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X25Y20         FDSE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDSE (Prop_fdse_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[1]/Q
                         net (fo=23, routed)          0.694     2.086    bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate[1]
    SLICE_X25Y21         LUT2 (Prop_lut2_I0_O)        0.325     2.411 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARREADY_INST_0/O
                         net (fo=0)                   0.973     3.384    s_axi_BUS1_arready
                                                                      r  s_axi_BUS1_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.285ns  (logic 0.608ns (26.614%)  route 1.677ns (73.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X23Y21         FDSE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate_reg[1]/Q
                         net (fo=19, routed)          0.704     2.133    bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate[1]
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.152     2.285 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_AWREADY_INST_0/O
                         net (fo=0)                   0.973     3.258    s_axi_BUS1_awready
                                                                      r  s_axi_BUS1_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X24Y26         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.973     2.464    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X24Y23         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[28]/Q
                         net (fo=0)                   0.973     2.464    s_axi_BUS1_rdata[28]
                                                                      r  s_axi_BUS1_rdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X24Y23         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[31]/Q
                         net (fo=0)                   0.973     2.464    s_axi_BUS1_rdata[31]
                                                                      r  s_axi_BUS1_rdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.451ns  (logic 0.478ns (32.943%)  route 0.973ns (67.057%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X24Y23         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[29]/Q
                         net (fo=0)                   0.973     2.424    s_axi_BUS1_rdata[29]
                                                                      r  s_axi_BUS1_rdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X25Y26         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.973     2.402    s_axi_BUS1_rdata[0]
                                                                      r  s_axi_BUS1_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X27Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[11]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[11]
                                                                      r  s_axi_BUS1_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X29Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[13]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[13]
                                                                      r  s_axi_BUS1_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X26Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[15]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[15]
                                                                      r  s_axi_BUS1_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X27Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[17]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[17]
                                                                      r  s_axi_BUS1_rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X29Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[19]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[19]
                                                                      r  s_axi_BUS1_rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X27Y22         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[21]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[21]
                                                                      r  s_axi_BUS1_rdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X27Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[23]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[23]
                                                                      r  s_axi_BUS1_rdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X29Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[25]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[25]
                                                                      r  s_axi_BUS1_rdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X26Y23         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[27]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[27]
                                                                      r  s_axi_BUS1_rdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X25Y26         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.410     0.961    s_axi_BUS1_rdata[0]
                                                                      r  s_axi_BUS1_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           641 Endpoints
Min Delay           641 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_BUS1_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.534ns  (logic 0.524ns (11.556%)  route 4.010ns (88.444%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[12] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[12]
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=2, routed)           0.845     1.942    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=4, routed)           0.864     2.931    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I2_O)        0.124     3.055 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          1.328     4.382    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X26Y25         LUT3 (Prop_lut3_I1_O)        0.152     4.534 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     4.534    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_141
    SLICE_X26Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X26Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[15]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.506ns  (logic 0.496ns (11.007%)  route 4.010ns (88.993%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[12] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[12]
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=2, routed)           0.845     1.942    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=4, routed)           0.864     2.931    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I2_O)        0.124     3.055 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          1.328     4.382    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X26Y25         LUT3 (Prop_lut3_I1_O)        0.124     4.506 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     4.506    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_142
    SLICE_X26Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X26Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[14]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.501ns  (logic 0.524ns (11.642%)  route 3.977ns (88.358%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[12] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[12]
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=2, routed)           0.845     1.942    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=4, routed)           0.864     2.931    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I2_O)        0.124     3.055 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          1.294     4.349    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X29Y25         LUT3 (Prop_lut3_I1_O)        0.152     4.501 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     4.501    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_143
    SLICE_X29Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X29Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[13]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 0.496ns (11.089%)  route 3.977ns (88.911%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[12] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[12]
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=2, routed)           0.845     1.942    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=4, routed)           0.864     2.931    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I2_O)        0.124     3.055 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          1.294     4.349    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X29Y25         LUT3 (Prop_lut3_I1_O)        0.124     4.473 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     4.473    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_144
    SLICE_X29Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X29Y25         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[12]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.451ns  (logic 0.726ns (16.311%)  route 3.725ns (83.689%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[12] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[12]
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=2, routed)           0.845     1.942    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=4, routed)           0.837     2.904    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_125
    SLICE_X25Y25         LUT5 (Prop_lut5_I3_O)        0.152     3.056 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[9]_i_3/O
                         net (fo=10, routed)          1.069     4.125    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/rdata_reg[2]
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.326     4.451 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     4.451    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out_n_131
    SLICE_X29Y27         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X29Y27         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[3]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.448ns  (logic 0.726ns (16.322%)  route 3.722ns (83.678%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[12] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[12]
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=2, routed)           0.845     1.942    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=4, routed)           0.837     2.904    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_125
    SLICE_X25Y25         LUT5 (Prop_lut5_I3_O)        0.152     3.056 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[9]_i_3/O
                         net (fo=10, routed)          1.066     4.122    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/rdata_reg[2]
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.326     4.448 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     4.448    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out_n_127
    SLICE_X29Y27         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X29Y27         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[7]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.405ns  (logic 0.726ns (16.481%)  route 3.679ns (83.519%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_araddr[12] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[12]
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=2, routed)           0.845     1.942    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.066 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=4, routed)           0.837     2.904    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_125
    SLICE_X25Y25         LUT5 (Prop_lut5_I3_O)        0.152     3.056 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[9]_i_3/O
                         net (fo=10, routed)          1.023     4.079    bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[9]_i_3_n_125
    SLICE_X30Y26         LUT6 (Prop_lut6_I1_O)        0.326     4.405 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.000     4.405    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_ap_ready_i_1_n_125
    SLICE_X30Y26         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X30Y26         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_ap_ready_reg/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.389ns  (logic 0.726ns (16.540%)  route 3.663ns (83.460%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[12] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[12]
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=2, routed)           0.845     1.942    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=4, routed)           0.837     2.904    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_125
    SLICE_X25Y25         LUT5 (Prop_lut5_I3_O)        0.152     3.056 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[9]_i_3/O
                         net (fo=10, routed)          1.008     4.063    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/rdata_reg[2]
    SLICE_X27Y26         LUT5 (Prop_lut5_I4_O)        0.326     4.389 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.389    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out_n_125
    SLICE_X27Y26         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X27Y26         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[9]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.385ns  (logic 0.726ns (16.555%)  route 3.659ns (83.445%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[12] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[12]
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=2, routed)           0.845     1.942    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=4, routed)           0.837     2.904    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_125
    SLICE_X25Y25         LUT5 (Prop_lut5_I3_O)        0.152     3.056 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[9]_i_3/O
                         net (fo=10, routed)          1.004     4.059    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/rdata_reg[2]
    SLICE_X27Y26         LUT4 (Prop_lut4_I3_O)        0.326     4.385 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     4.385    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out_n_129
    SLICE_X27Y26         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X27Y26         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[5]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.330ns  (logic 0.522ns (12.054%)  route 3.808ns (87.946%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[12] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[12]
    SLICE_X25Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=2, routed)           0.845     1.942    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.066 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=4, routed)           0.864     2.931    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_125
    SLICE_X25Y24         LUT6 (Prop_lut6_I2_O)        0.124     3.055 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          1.126     4.180    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X26Y23         LUT3 (Prop_lut3_I1_O)        0.150     4.330 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     4.330    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_129
    SLICE_X26Y23         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X26Y23         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_BUS1_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[0] (IN)
                         net (fo=7, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[0]
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[10] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[10]
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[11] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[11]
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[12] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[12]
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[13] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[13]
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[14] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[14]
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[15] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[15]
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[1] (IN)
                         net (fo=5, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[1]
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[2] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[2]
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[3] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[3]
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK





