<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: -6 (means success: 0)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_n_out_primitive.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_n_out_primitive.v</a>
time_elapsed: 0.004s
ram usage: 9592 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_n_out_primitive.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_n_out_primitive.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: code_verilog_tutorial_n_out_primitive.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_n_out_primitive.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_n_out_primitive.v</a> to parse list
Warning::PARSE_TO_AST code_verilog_tutorial_n_out_primitive.v::9 error in parsing: (syntax error, unexpected &#39;,&#39;)
buf u_buf1 (out_0, out_1, out_2, out_3, in);
Warning::PARSE_TO_AST code_verilog_tutorial_n_out_primitive.v::11 error in parsing: (syntax error, unexpected &#39;,&#39;)
not u_not0 (out_a, out_b, out_c, in);
Warning::AST code_verilog_tutorial_n_out_primitive.v::13 there are no ports for the module (n_out_primitive)
	all logic will be dropped since it is not driving an output
endmodule
Optimizing module by AST based optimizations
Error::PARSE_TO_AST Parser found (2) errors in your syntax, exiting
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1589474561519/work/ODIN_II/SRC/odin_error.cpp]verify_delayed_error::27 

</pre>
</body>