/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [9:0] _03_;
  reg [2:0] _04_;
  wire [7:0] _05_;
  wire [10:0] _06_;
  reg [2:0] _07_;
  wire [20:0] _08_;
  wire [9:0] _09_;
  reg [6:0] _10_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [17:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire [31:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [13:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [9:0] celloutsig_0_47z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_62z;
  wire [2:0] celloutsig_0_65z;
  wire [2:0] celloutsig_0_68z;
  wire [10:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_70z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [18:0] _11_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 19'h00000;
    else _11_ <= { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z };
  assign { _08_[20:10], _08_[8:6], _08_[4:0] } = _11_;
  assign celloutsig_0_0z = in_data[33] ? in_data[7] : in_data[28];
  assign celloutsig_1_2z = in_data[142] ? in_data[142] : in_data[120];
  assign celloutsig_0_5z = ~(celloutsig_0_2z & celloutsig_0_0z);
  assign celloutsig_0_72z = ~(celloutsig_0_65z[0] & celloutsig_0_13z);
  assign celloutsig_1_3z = ~(_00_ & in_data[127]);
  assign celloutsig_0_25z = ~(celloutsig_0_16z & celloutsig_0_7z);
  assign celloutsig_0_2z = ~(in_data[73] & in_data[45]);
  assign celloutsig_0_16z = ~celloutsig_0_13z;
  assign celloutsig_0_23z = ~celloutsig_0_5z;
  assign celloutsig_0_8z = ~((celloutsig_0_10z | celloutsig_0_10z) & celloutsig_0_5z);
  assign celloutsig_1_9z = ~((in_data[179] | celloutsig_1_4z[1]) & celloutsig_1_4z[6]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_24z = ~((celloutsig_0_21z | celloutsig_0_1z) & (celloutsig_0_22z[11] | celloutsig_0_22z[9]));
  assign celloutsig_0_34z = celloutsig_0_25z ^ _01_;
  assign celloutsig_0_44z = celloutsig_0_41z[4] ^ celloutsig_0_15z;
  assign celloutsig_0_52z = celloutsig_0_47z[4] ^ _02_;
  assign celloutsig_1_19z = celloutsig_1_11z[0] ^ celloutsig_1_5z[3];
  assign celloutsig_0_6z = in_data[53:43] + { in_data[82:76], celloutsig_0_2z, celloutsig_0_5z, 1'h0, celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_4z[1], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z } + { _00_, _03_[1], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_28z = celloutsig_0_22z[13:5] + { celloutsig_0_18z[8:5], celloutsig_0_6z[2], celloutsig_0_18z[3:2], celloutsig_0_7z, celloutsig_0_18z[0] };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 3'h0;
    else _04_ <= { in_data[56:55], celloutsig_0_0z };
  reg [10:0] _33_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _33_ <= 11'h000;
    else _33_ <= in_data[117:107];
  assign { _03_[9:3], _00_, _03_[1], _06_[1:0] } = _33_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 3'h0;
    else _07_ <= celloutsig_1_5z[3:1];
  reg [9:0] _35_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _35_ <= 10'h000;
    else _35_ <= { celloutsig_0_6z[10:2], celloutsig_0_2z };
  assign { _01_, _09_[8], _05_[7:5], _02_, _05_[3:1], _09_[0] } = _35_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 7'h00;
    else _10_ <= { celloutsig_0_18z[7:5], celloutsig_0_6z[2], celloutsig_0_18z[3:2], celloutsig_0_1z };
  assign celloutsig_0_93z = { _01_, _09_[8], _05_[7:5], _02_, _05_[3:1], _09_[0], celloutsig_0_62z[4:1], celloutsig_0_62z[1], celloutsig_0_68z, celloutsig_0_34z } == { 1'h0, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_72z, celloutsig_0_70z, celloutsig_0_41z, _10_ };
  assign celloutsig_0_17z = { in_data[76:39], celloutsig_0_12z, 1'h0, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z, _08_[20:10], 1'h0, _08_[8:6], 1'h0, _08_[4:0], celloutsig_0_13z } == { in_data[93:90], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_15z, 1'h0, celloutsig_0_14z, celloutsig_0_2z, _08_[20:10], 1'h0, _08_[8:6], 1'h0, _08_[4:0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_5z, _08_[20:10], 1'h0, _08_[8:6], 1'h0, _08_[4:0], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_27z = { celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_24z } == celloutsig_0_22z[14:11];
  assign celloutsig_0_53z = ! { celloutsig_0_36z[7:6], celloutsig_0_7z, celloutsig_0_44z, celloutsig_0_17z, celloutsig_0_17z, _04_ };
  assign celloutsig_0_54z = ! { celloutsig_0_32z[5:1], celloutsig_0_18z[9:5], celloutsig_0_6z[2], celloutsig_0_18z[3:2], celloutsig_0_7z, celloutsig_0_18z[0] };
  assign celloutsig_0_55z = ! { _09_[8], _05_[7:5], _02_, _05_[3:1] };
  assign celloutsig_0_11z = ! { celloutsig_0_6z[9:0], celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_13z = ! { _08_[15:11], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_14z = ! { celloutsig_0_6z[1:0], celloutsig_0_8z };
  assign celloutsig_0_15z = ! _08_[18:16];
  assign celloutsig_0_21z = ! { in_data[14:12], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_30z = ! _08_[3:1];
  assign celloutsig_1_1z = { _03_[7:3], _00_, _03_[1], _06_[1] } || { _03_[6:3], _00_, _03_[1], _06_[1:0] };
  assign celloutsig_0_12z = { _08_[14:10], _08_[8:6], _08_[4:3], celloutsig_0_11z } || { _08_[19:10], _08_[8:7] };
  assign celloutsig_0_7z = celloutsig_0_6z[8:1] < { in_data[8:2], celloutsig_0_10z };
  assign celloutsig_0_20z = { in_data[38:36], celloutsig_0_10z, celloutsig_0_13z } < { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_5z, 1'h0, celloutsig_0_12z };
  assign celloutsig_0_65z = { _05_[2:1], _09_[0] } % { 1'h1, celloutsig_0_30z, celloutsig_0_35z };
  assign celloutsig_0_47z = celloutsig_0_29z[22:13] * { _01_, _09_[8], _05_[7:5], _02_, _05_[3:1], _09_[0] };
  assign celloutsig_0_22z = { celloutsig_0_0z, celloutsig_0_10z, _01_, _09_[8], _05_[7:5], _02_, _05_[3:1], _09_[0], celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_10z } * { in_data[79], celloutsig_0_20z, _01_, _09_[8], _05_[7:5], _02_, _05_[3:1], _09_[0], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_29z = { _08_[16:10], 1'h0, _08_[8:6], 1'h0, _08_[4:0], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_16z, _01_, _09_[8], _05_[7:5], _02_, _05_[3:1], _09_[0] } * { _08_[16:10], 1'h0, _08_[8:6], _08_[20:10], 1'h0, _08_[8:6], 1'h0, _08_[4:0] };
  assign celloutsig_0_36z = celloutsig_0_13z ? { celloutsig_0_6z[7:3], celloutsig_0_28z } : { celloutsig_0_29z[13:1], celloutsig_0_8z };
  assign celloutsig_1_4z[13:1] = celloutsig_1_3z ? in_data[181:169] : { in_data[154:153], _03_[9:3], _00_, _03_[1], _06_[1:0] };
  assign celloutsig_1_18z = { _07_[1], celloutsig_1_1z, celloutsig_1_4z[13:1], celloutsig_1_1z, celloutsig_1_8z } !== celloutsig_1_6z;
  assign celloutsig_0_41z = ~ { celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_70z = ~ { celloutsig_0_6z[6:5], celloutsig_0_53z };
  assign celloutsig_1_5z = ~ { celloutsig_1_4z[5:1], celloutsig_1_2z };
  assign celloutsig_0_35z = | { _08_[1], celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_10z = | in_data[9:5];
  assign celloutsig_1_8z = | celloutsig_1_6z[14:2];
  assign celloutsig_0_26z = | { celloutsig_0_6z[7:2], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_68z = { celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_52z } >> { celloutsig_0_8z, 1'h0, celloutsig_0_17z };
  assign celloutsig_1_6z = in_data[185:169] << { _03_[9:3], _00_, _03_[1], _06_[1:0], celloutsig_1_5z };
  assign { celloutsig_0_18z[2], celloutsig_0_18z[0], celloutsig_0_18z[3], celloutsig_0_18z[6], celloutsig_0_18z[9:7], celloutsig_0_18z[5] } = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z, in_data[46:44], celloutsig_0_0z } ^ { celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_6z[1], celloutsig_0_6z[4], celloutsig_0_6z[7:5], celloutsig_0_6z[3] };
  assign { celloutsig_0_62z[2], celloutsig_0_62z[3], celloutsig_0_62z[1], celloutsig_0_62z[4] } = ~ { celloutsig_0_55z, celloutsig_0_54z, celloutsig_0_44z, celloutsig_0_17z };
  assign { celloutsig_0_32z[0], celloutsig_0_32z[5:1] } = ~ { celloutsig_0_26z, _08_[4:0] };
  assign { _03_[2], _03_[0] } = { _00_, celloutsig_1_1z };
  assign { _05_[4], _05_[0] } = { _02_, celloutsig_0_10z };
  assign _06_[10:2] = { _03_[9:3], _00_, _03_[1] };
  assign { _08_[9], _08_[5] } = 2'h0;
  assign { _09_[9], _09_[7:1] } = { _01_, _05_[7:5], _02_, _05_[3:1] };
  assign { celloutsig_0_18z[4], celloutsig_0_18z[1] } = { celloutsig_0_6z[2], celloutsig_0_7z };
  assign celloutsig_0_32z[6] = 1'h1;
  assign celloutsig_0_62z[0] = celloutsig_0_62z[1];
  assign celloutsig_1_4z[0] = celloutsig_1_1z;
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_65z };
endmodule
