 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rop3_smart
Version: O-2018.06
Date   : Wed Oct 24 20:39:28 2018
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Mode[5] (input port clocked by clk)
  Endpoint: Result_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         ForQA                 saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   1.6000     1.6000 r
  Mode[5] (in)                           0.0000     1.6000 r
  U64/Y (MUX41X1_HVT)                    0.1738     1.7738 r
  U66/Y (AO22X1_HVT)                     0.1361     1.9098 r
  Result_reg_0_/D (DFFX1_HVT)            0.0000     1.9098 r
  data arrival time                                 1.9098

  clock clk (rise edge)                  3.2000     3.2000
  clock network delay (ideal)            0.0000     3.2000
  Result_reg_0_/CLK (DFFX1_HVT)          0.0000     3.2000 r
  library setup time                    -0.0914     3.1086
  data required time                                3.1086
  -----------------------------------------------------------
  data required time                                3.1086
  data arrival time                                -1.9098
  -----------------------------------------------------------
  slack (MET)                                       1.1987


1
