

================================================================
== Vivado HLS Report for 'Stream2Mem_64u_8u_s'
================================================================
* Date:           Thu May  7 18:29:34 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        lfcW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.38|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 3.40ns
ST_1: tmp_3_read (5)  [1/1] 0.00ns
.critedge:0  %tmp_3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tmp_3)

ST_1: out_V3_read (6)  [1/1] 0.00ns
.critedge:1  %out_V3_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %out_V3)

ST_1: tmp_3_cast_cast (8)  [1/1] 0.00ns
.critedge:3  %tmp_3_cast_cast = zext i32 %tmp_3_read to i62

ST_1: out_V3_cast (9)  [1/1] 0.00ns
.critedge:4  %out_V3_cast = zext i61 %out_V3_read to i62

ST_1: sum (10)  [1/1] 3.40ns
.critedge:5  %sum = add i62 %out_V3_cast, %tmp_3_cast_cast


 <State 2>: 4.38ns
ST_2: sum_cast (11)  [1/1] 0.00ns
.critedge:6  %sum_cast = zext i62 %sum to i64

ST_2: out_V_addr (12)  [1/1] 0.00ns
.critedge:7  %out_V_addr = getelementptr i64* %out_V, i64 %sum_cast

ST_2: tmp_V (16)  [1/1] 1.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:155
.critedge:11  %tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)

ST_2: out_V_addr_req (17)  [1/1] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:12  %out_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_V_addr, i32 1)


 <State 3>: 4.38ns
ST_3: StgValue_18 (18)  [1/1] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:13  call void @_ssdm_op_Write.m_axi.i64P(i64* %out_V_addr, i64 %tmp_V, i8 -1)


 <State 4>: 4.38ns
ST_4: out_V_addr_resp (19)  [5/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:14  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 5>: 4.38ns
ST_5: out_V_addr_resp (19)  [4/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:14  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 6>: 4.38ns
ST_6: out_V_addr_resp (19)  [3/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:14  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 7>: 4.38ns
ST_7: out_V_addr_resp (19)  [2/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:14  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 8>: 4.38ns
ST_8: StgValue_23 (7)  [1/1] 0.00ns
.critedge:2  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_24 (13)  [1/1] 0.00ns
.critedge:8  call void (...)* @_ssdm_op_SpecInterface(i64* %out_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_8: tmp (14)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
.critedge:9  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)

ST_8: StgValue_26 (15)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:154
.critedge:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

ST_8: out_V_addr_resp (19)  [1/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
.critedge:14  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)

ST_8: empty (20)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:157
.critedge:15  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp)

ST_8: StgValue_29 (21)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:158
.critedge:16  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_V3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_3_read      (read           ) [ 000000000]
out_V3_read     (read           ) [ 000000000]
tmp_3_cast_cast (zext           ) [ 000000000]
out_V3_cast     (zext           ) [ 000000000]
sum             (add            ) [ 011000000]
sum_cast        (zext           ) [ 000000000]
out_V_addr      (getelementptr  ) [ 010111111]
tmp_V           (read           ) [ 010100000]
out_V_addr_req  (writereq       ) [ 000000000]
StgValue_18     (write          ) [ 000000000]
StgValue_23     (specinterface  ) [ 000000000]
StgValue_24     (specinterface  ) [ 000000000]
tmp             (specregionbegin) [ 000000000]
StgValue_26     (specpipeline   ) [ 000000000]
out_V_addr_resp (writeresp      ) [ 000000000]
empty           (specregionend  ) [ 000000000]
StgValue_29     (ret            ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_3_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="out_V3_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="61" slack="0"/>
<pin id="62" dir="0" index="1" bw="61" slack="0"/>
<pin id="63" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V3_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_V_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_writeresp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="0" index="2" bw="64" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="out_V_addr_req/2 StgValue_18/3 out_V_addr_resp/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_3_cast_cast_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast_cast/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="out_V3_cast_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="61" slack="0"/>
<pin id="89" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_V3_cast/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sum_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="61" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sum_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="62" slack="1"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="out_V_addr_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="62" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="sum_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="62" slack="1"/>
<pin id="109" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="112" class="1005" name="out_V_addr_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="1"/>
<pin id="114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="117" class="1005" name="tmp_V_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="86"><net_src comp="54" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="60" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="97" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="100" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="110"><net_src comp="91" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="115"><net_src comp="100" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="120"><net_src comp="66" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="72" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {2 3 4 5 6 7 8 }
 - Input state : 
	Port: Stream2Mem<64u, 8u> : in_V_V | {2 }
	Port: Stream2Mem<64u, 8u> : out_V3 | {1 }
	Port: Stream2Mem<64u, 8u> : tmp_3 | {1 }
  - Chain level:
	State 1
		sum : 1
	State 2
		out_V_addr : 1
		out_V_addr_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |        sum_fu_91       |    0    |    61   |
|----------|------------------------|---------|---------|
|          |  tmp_3_read_read_fu_54 |    0    |    0    |
|   read   | out_V3_read_read_fu_60 |    0    |    0    |
|          |    tmp_V_read_fu_66    |    0    |    0    |
|----------|------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_72  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |  tmp_3_cast_cast_fu_83 |    0    |    0    |
|   zext   |    out_V3_cast_fu_87   |    0    |    0    |
|          |     sum_cast_fu_97     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    61   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|out_V_addr_reg_112|   64   |
|    sum_reg_107   |   62   |
|   tmp_V_reg_117  |   64   |
+------------------+--------+
|       Total      |   190  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_72 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_72 |  p1  |   2  |  64  |   128  ||    64   |
| grp_writeresp_fu_72 |  p2  |   2  |  64  |   128  ||    64   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   259  ||  4.713  ||   128   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   61   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   128  |
|  Register |    -   |   190  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   190  |   189  |
+-----------+--------+--------+--------+
