#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb  9 17:28:27 2020
# Process ID: 13452
# Current directory: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2272 C:\Users\Mohsen\Desktop\zturn_sg_DMA\Zturn_SG_DMA\Zturn_SG_DMA.xpr
# Log file: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/vivado.log
# Journal file: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/mycores/sample_generator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 846.000 ; gain = 218.676
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_3
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- green-electrons:sadri:sample_generator_v2_0:1.0 - sample_generator_v2_0_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from BD file <C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1130.691 ; gain = 22.590
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  9 18:10:30 2020...
