Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Dec  1 01:39:39 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/timing/8_32.txt
| Design       : dut
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 51 input ports with no input delay specified. (HIGH)

iK0[0]
iK0[1]
iK0[2]
iK0[3]
iK0[4]
iK0[5]
iK0[6]
iK0[7]
iK1[0]
iK1[1]
iK1[2]
iK1[3]
iK1[4]
iK1[5]
iK1[6]
iK1[7]
iK2[0]
iK2[1]
iK2[2]
iK2[3]
iK2[4]
iK2[5]
iK2[6]
iK2[7]
iK3[0]
iK3[1]
iK3[2]
iK3[3]
iK3[4]
iK3[5]
iK3[6]
iK3[7]
iStartCipher
iStartDecipher
iV0[0]
iV0[1]
iV0[2]
iV0[3]
iV0[4]
iV0[5]
iV0[6]
iV0[7]
iV1[0]
iV1[1]
iV1[2]
iV1[3]
iV1[4]
iV1[5]
iV1[6]
iV1[7]
rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

oC0[0]
oC0[1]
oC0[2]
oC0[3]
oC0[4]
oC0[5]
oC0[6]
oC0[7]
oC1[0]
oC1[1]
oC1[2]
oC1[3]
oC1[4]
oC1[5]
oC1[6]
oC1[7]
oDoneCipher
oDoneDecipher
oV0[0]
oV0[1]
oV0[2]
oV0[3]
oV0[4]
oV0[5]
oV0[6]
oV0[7]
oV1[0]
oV1[1]
oV1[2]
oV1[3]
oV1[4]
oV1[5]
oV1[6]
oV1[7]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.086        0.000                      0                  222        0.165        0.000                      0                  222        0.600        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.100}        2.200           454.545         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.086        0.000                      0                  222        0.165        0.000                      0                  222        0.600        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.989ns (46.526%)  route 1.137ns (53.474%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 6.657 - 2.200 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.645     4.750    cifrar/CLK
    SLICE_X3Y31          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.269     5.019 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          0.525     5.544    cifrar/state[0]
    SLICE_X3Y30                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X3Y30          LUT5 (Prop_lut5_I2_O)        0.053     5.597 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.368     5.966    cifrar/p_1_in[1]
    SLICE_X4Y30                                                       r  cifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     6.268 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.268    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X4Y31                                                       r  cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.481 r  cifrar/rAux3_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.243     6.724    cifrar/p_2_out[5]
    SLICE_X6Y31                                                       r  cifrar/rAux3[5]_i_1/I2
    SLICE_X6Y31          LUT5 (Prop_lut5_I2_O)        0.152     6.876 r  cifrar/rAux3[5]_i_1/O
                         net (fo=1, routed)           0.000     6.876    cifrar/rAux3_nxt[5]
    SLICE_X6Y31          FDRE                                         r  cifrar/rAux3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.535     6.657    cifrar/CLK
    SLICE_X6Y31          FDRE                                         r  cifrar/rAux3_reg[5]/C
                         clock pessimism              0.267     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.073     6.962    cifrar/rAux3_reg[5]
  -------------------------------------------------------------------
                         required time                          6.962    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.945ns (45.594%)  route 1.128ns (54.406%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 6.659 - 2.200 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.645     4.750    cifrar/CLK
    SLICE_X3Y31          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.269     5.019 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          0.525     5.544    cifrar/state[0]
    SLICE_X3Y30                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X3Y30          LUT5 (Prop_lut5_I2_O)        0.053     5.597 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.368     5.966    cifrar/p_1_in[1]
    SLICE_X4Y30                                                       r  cifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     6.268 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.268    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X4Y31                                                       r  cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.447 r  cifrar/rAux3_reg[7]_i_4/O[3]
                         net (fo=1, routed)           0.234     6.681    cifrar/p_2_out[7]
    SLICE_X5Y32                                                       r  cifrar/rAux3[7]_i_2/I2
    SLICE_X5Y32          LUT5 (Prop_lut5_I2_O)        0.142     6.823 r  cifrar/rAux3[7]_i_2/O
                         net (fo=1, routed)           0.000     6.823    cifrar/rAux3_nxt[7]
    SLICE_X5Y32          FDRE                                         r  cifrar/rAux3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.537     6.659    cifrar/CLK
    SLICE_X5Y32          FDRE                                         r  cifrar/rAux3_reg[7]/C
                         clock pessimism              0.267     6.926    
                         clock uncertainty           -0.035     6.891    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)        0.035     6.926    cifrar/rAux3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.918ns (44.907%)  route 1.126ns (55.093%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 6.659 - 2.200 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.645     4.750    cifrar/CLK
    SLICE_X3Y31          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.269     5.019 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          0.525     5.544    cifrar/state[0]
    SLICE_X3Y30                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X3Y30          LUT5 (Prop_lut5_I2_O)        0.053     5.597 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.368     5.966    cifrar/p_1_in[1]
    SLICE_X4Y30                                                       r  cifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     6.268 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.268    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X4Y31                                                       r  cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.407 r  cifrar/rAux3_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.232     6.639    cifrar/p_2_out[4]
    SLICE_X5Y32                                                       r  cifrar/rAux3[4]_i_1/I2
    SLICE_X5Y32          LUT5 (Prop_lut5_I2_O)        0.155     6.794 r  cifrar/rAux3[4]_i_1/O
                         net (fo=1, routed)           0.000     6.794    cifrar/rAux3_nxt[4]
    SLICE_X5Y32          FDRE                                         r  cifrar/rAux3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.537     6.659    cifrar/CLK
    SLICE_X5Y32          FDRE                                         r  cifrar/rAux3_reg[4]/C
                         clock pessimism              0.267     6.926    
                         clock uncertainty           -0.035     6.891    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)        0.035     6.926    cifrar/rAux3_reg[4]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.912ns (44.623%)  route 1.132ns (55.377%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 6.657 - 2.200 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.645     4.750    cifrar/CLK
    SLICE_X3Y31          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.269     5.019 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          0.525     5.544    cifrar/state[0]
    SLICE_X3Y30                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X3Y30          LUT5 (Prop_lut5_I2_O)        0.053     5.597 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.368     5.966    cifrar/p_1_in[1]
    SLICE_X4Y30                                                       r  cifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     6.268 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.268    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X4Y31                                                       r  cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.404 r  cifrar/rAux3_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.238     6.642    cifrar/p_2_out[6]
    SLICE_X6Y31                                                       r  cifrar/rAux3[6]_i_1/I2
    SLICE_X6Y31          LUT5 (Prop_lut5_I2_O)        0.152     6.794 r  cifrar/rAux3[6]_i_1/O
                         net (fo=1, routed)           0.000     6.794    cifrar/rAux3_nxt[6]
    SLICE_X6Y31          FDRE                                         r  cifrar/rAux3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.535     6.657    cifrar/CLK
    SLICE_X6Y31          FDRE                                         r  cifrar/rAux3_reg[6]/C
                         clock pessimism              0.267     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.073     6.962    cifrar/rAux3_reg[6]
  -------------------------------------------------------------------
                         required time                          6.962    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rAux3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 1.011ns (51.032%)  route 0.970ns (48.968%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.666 - 2.200 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.656     4.761    descifrar/CLK
    SLICE_X5Y48          FDRE                                         r  descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.269     5.030 r  descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.473     5.503    descifrar/state[1]
    SLICE_X5Y47                                                       r  descifrar/rAux3[3]_i_7/I0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.053     5.556 r  descifrar/rAux3[3]_i_7/O
                         net (fo=1, routed)           0.258     5.814    descifrar/p_1_in_0[0]
    SLICE_X4Y45                                                       r  descifrar/rAux3_reg[3]_i_3/DI[0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     6.138 r  descifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.138    descifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X4Y46                                                       r  descifrar/rAux3_reg[7]_i_4/CI
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.351 r  descifrar/rAux3_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.239     6.590    descifrar/p_2_out[5]
    SLICE_X4Y47                                                       r  descifrar/rAux3[5]_i_1/I1
    SLICE_X4Y47          LUT5 (Prop_lut5_I1_O)        0.152     6.742 r  descifrar/rAux3[5]_i_1/O
                         net (fo=1, routed)           0.000     6.742    descifrar/rAux3_nxt[5]
    SLICE_X4Y47          FDRE                                         r  descifrar/rAux3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.544     6.666    descifrar/CLK
    SLICE_X4Y47          FDRE                                         r  descifrar/rAux3_reg[5]/C
                         clock pessimism              0.273     6.939    
                         clock uncertainty           -0.035     6.904    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)        0.035     6.939    descifrar/rAux3_reg[5]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.819ns (42.073%)  route 1.128ns (57.927%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 6.655 - 2.200 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.645     4.750    cifrar/CLK
    SLICE_X3Y31          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.269     5.019 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          0.525     5.544    cifrar/state[0]
    SLICE_X3Y30                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X3Y30          LUT5 (Prop_lut5_I2_O)        0.053     5.597 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.368     5.966    cifrar/p_1_in[1]
    SLICE_X4Y30                                                       r  cifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.355     6.321 r  cifrar/rAux3_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.234     6.555    cifrar/p_2_out[3]
    SLICE_X5Y29                                                       r  cifrar/rAux3[3]_i_1/I2
    SLICE_X5Y29          LUT5 (Prop_lut5_I2_O)        0.142     6.697 r  cifrar/rAux3[3]_i_1/O
                         net (fo=1, routed)           0.000     6.697    cifrar/rAux3_nxt[3]
    SLICE_X5Y29          FDRE                                         r  cifrar/rAux3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.533     6.655    cifrar/CLK
    SLICE_X5Y29          FDRE                                         r  cifrar/rAux3_reg[3]/C
                         clock pessimism              0.267     6.922    
                         clock uncertainty           -0.035     6.887    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.035     6.922    cifrar/rAux3_reg[3]
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.798ns (40.951%)  route 1.151ns (59.049%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 6.659 - 2.200 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.645     4.750    cifrar/CLK
    SLICE_X3Y31          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.269     5.019 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          0.524     5.543    cifrar/state[0]
    SLICE_X5Y30                                                       r  cifrar/rAux3[3]_i_7/I2
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.053     5.596 r  cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.290     5.886    cifrar/p_1_in[0]
    SLICE_X4Y30                                                       r  cifrar/rAux3[3]_i_11/I0
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.053     5.939 r  cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     5.939    cifrar/rAux3[3]_i_11_n_0
    SLICE_X4Y30                                                       r  cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     6.210 r  cifrar/rAux3_reg[3]_i_3/O[1]
                         net (fo=1, routed)           0.337     6.547    cifrar/p_2_out[1]
    SLICE_X5Y32                                                       r  cifrar/rAux3[1]_i_1/I2
    SLICE_X5Y32          LUT5 (Prop_lut5_I2_O)        0.152     6.699 r  cifrar/rAux3[1]_i_1/O
                         net (fo=1, routed)           0.000     6.699    cifrar/rAux3_nxt[1]
    SLICE_X5Y32          FDRE                                         r  cifrar/rAux3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.537     6.659    cifrar/CLK
    SLICE_X5Y32          FDRE                                         r  cifrar/rAux3_reg[1]/C
                         clock pessimism              0.267     6.926    
                         clock uncertainty           -0.035     6.891    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)        0.034     6.925    cifrar/rAux3_reg[1]
  -------------------------------------------------------------------
                         required time                          6.925    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rAux3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.967ns (49.950%)  route 0.969ns (50.050%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.666 - 2.200 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.656     4.761    descifrar/CLK
    SLICE_X5Y48          FDRE                                         r  descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.269     5.030 r  descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.473     5.503    descifrar/state[1]
    SLICE_X5Y47                                                       r  descifrar/rAux3[3]_i_7/I0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.053     5.556 r  descifrar/rAux3[3]_i_7/O
                         net (fo=1, routed)           0.258     5.814    descifrar/p_1_in_0[0]
    SLICE_X4Y45                                                       r  descifrar/rAux3_reg[3]_i_3/DI[0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     6.138 r  descifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.138    descifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X4Y46                                                       r  descifrar/rAux3_reg[7]_i_4/CI
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.317 r  descifrar/rAux3_reg[7]_i_4/O[3]
                         net (fo=1, routed)           0.238     6.555    descifrar/p_2_out[7]
    SLICE_X5Y47                                                       r  descifrar/rAux3[7]_i_2/I1
    SLICE_X5Y47          LUT5 (Prop_lut5_I1_O)        0.142     6.697 r  descifrar/rAux3[7]_i_2/O
                         net (fo=1, routed)           0.000     6.697    descifrar/rAux3_nxt[7]
    SLICE_X5Y47          FDRE                                         r  descifrar/rAux3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.544     6.666    descifrar/CLK
    SLICE_X5Y47          FDRE                                         r  descifrar/rAux3_reg[7]/C
                         clock pessimism              0.273     6.939    
                         clock uncertainty           -0.035     6.904    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.035     6.939    descifrar/rAux3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.794ns (41.402%)  route 1.124ns (58.598%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 6.656 - 2.200 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.645     4.750    cifrar/CLK
    SLICE_X3Y31          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.269     5.019 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          0.525     5.544    cifrar/state[0]
    SLICE_X3Y30                                                       r  cifrar/rAux3[3]_i_6/I2
    SLICE_X3Y30          LUT5 (Prop_lut5_I2_O)        0.053     5.597 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.368     5.966    cifrar/p_1_in[1]
    SLICE_X4Y30                                                       r  cifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320     6.286 r  cifrar/rAux3_reg[3]_i_3/O[2]
                         net (fo=1, routed)           0.230     6.516    cifrar/p_2_out[2]
    SLICE_X5Y30                                                       r  cifrar/rAux3[2]_i_1/I2
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.152     6.668 r  cifrar/rAux3[2]_i_1/O
                         net (fo=1, routed)           0.000     6.668    cifrar/rAux3_nxt[2]
    SLICE_X5Y30          FDRE                                         r  cifrar/rAux3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.534     6.656    cifrar/CLK
    SLICE_X5Y30          FDRE                                         r  cifrar/rAux3_reg[2]/C
                         clock pessimism              0.267     6.923    
                         clock uncertainty           -0.035     6.888    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.034     6.922    cifrar/rAux3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rAux3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.940ns (49.408%)  route 0.963ns (50.592%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 6.665 - 2.200 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.656     4.761    descifrar/CLK
    SLICE_X5Y48          FDRE                                         r  descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.269     5.030 r  descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.473     5.503    descifrar/state[1]
    SLICE_X5Y47                                                       r  descifrar/rAux3[3]_i_7/I0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.053     5.556 r  descifrar/rAux3[3]_i_7/O
                         net (fo=1, routed)           0.258     5.814    descifrar/p_1_in_0[0]
    SLICE_X4Y45                                                       r  descifrar/rAux3_reg[3]_i_3/DI[0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     6.138 r  descifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.138    descifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X4Y46                                                       r  descifrar/rAux3_reg[7]_i_4/CI
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.277 r  descifrar/rAux3_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.231     6.509    descifrar/p_2_out[4]
    SLICE_X7Y46                                                       r  descifrar/rAux3[4]_i_1/I1
    SLICE_X7Y46          LUT5 (Prop_lut5_I1_O)        0.155     6.664 r  descifrar/rAux3[4]_i_1/O
                         net (fo=1, routed)           0.000     6.664    descifrar/rAux3_nxt[4]
    SLICE_X7Y46          FDRE                                         r  descifrar/rAux3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.543     6.665    descifrar/CLK
    SLICE_X7Y46          FDRE                                         r  descifrar/rAux3_reg[4]/C
                         clock pessimism              0.273     6.938    
                         clock uncertainty           -0.035     6.903    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)        0.035     6.938    descifrar/rAux3_reg[4]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  0.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cifrar/sum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/sum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.222%)  route 0.108ns (45.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.629     1.627    cifrar/CLK
    SLICE_X0Y33          FDRE                                         r  cifrar/sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.100     1.727 r  cifrar/sum_reg[4]/Q
                         net (fo=6, routed)           0.108     1.835    cifrar/sum_reg__0[4]
    SLICE_X1Y33                                                       r  cifrar/sum[7]_i_2/I2
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.028     1.863 r  cifrar/sum[7]_i_2/O
                         net (fo=1, routed)           0.000     1.863    cifrar/p_0_in[7]
    SLICE_X1Y33          FDRE                                         r  cifrar/sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.848     2.163    cifrar/CLK
    SLICE_X1Y33          FDRE                                         r  cifrar/sum_reg[7]/C
                         clock pessimism             -0.525     1.638    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.060     1.698    cifrar/sum_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cifrar/sum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/sum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.993%)  route 0.109ns (46.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.629     1.627    cifrar/CLK
    SLICE_X0Y33          FDRE                                         r  cifrar/sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.100     1.727 r  cifrar/sum_reg[4]/Q
                         net (fo=6, routed)           0.109     1.836    cifrar/sum_reg__0[4]
    SLICE_X1Y33                                                       r  cifrar/sum[6]_i_1__0/I4
    SLICE_X1Y33          LUT5 (Prop_lut5_I4_O)        0.028     1.864 r  cifrar/sum[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.864    cifrar/sum[6]_i_1__0_n_0
    SLICE_X1Y33          FDRE                                         r  cifrar/sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.848     2.163    cifrar/CLK
    SLICE_X1Y33          FDRE                                         r  cifrar/sum_reg[6]/C
                         clock pessimism             -0.525     1.638    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.060     1.698    cifrar/sum_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rAux2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.177ns (69.879%)  route 0.076ns (30.121%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.632     1.630    descifrar/CLK
    SLICE_X4Y44          FDRE                                         r  descifrar/sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.100     1.730 r  descifrar/sum_reg[3]/Q
                         net (fo=6, routed)           0.076     1.806    descifrar/sum_reg__0[3]
    SLICE_X5Y44                                                       r  descifrar/rAux2[3]_i_2/I0
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.028     1.834 r  descifrar/rAux2[3]_i_2/O
                         net (fo=1, routed)           0.000     1.834    descifrar/rAux2[3]_i_2_n_0
    SLICE_X5Y44                                                       r  descifrar/rAux2_reg[3]_i_1/S[3]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.883 r  descifrar/rAux2_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    descifrar/rAux2_reg[3]_i_1_n_4
    SLICE_X5Y44          FDRE                                         r  descifrar/rAux2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.854     2.169    descifrar/CLK
    SLICE_X5Y44          FDRE                                         r  descifrar/rAux2_reg[3]/C
                         clock pessimism             -0.528     1.641    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.071     1.712    descifrar/rAux2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/sum_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.726%)  route 0.152ns (54.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.632     1.630    descifrar/CLK
    SLICE_X4Y44          FDRE                                         r  descifrar/sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.100     1.730 r  descifrar/sum_reg[4]/Q
                         net (fo=6, routed)           0.152     1.882    descifrar/sum_reg__0[4]
    SLICE_X6Y44                                                       r  descifrar/sum[5]_i_1__0/I5
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.028     1.910 r  descifrar/sum[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.910    descifrar/sum0[5]
    SLICE_X6Y44          FDSE                                         r  descifrar/sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.854     2.169    descifrar/CLK
    SLICE_X6Y44          FDSE                                         r  descifrar/sum_reg[5]/C
                         clock pessimism             -0.525     1.644    
    SLICE_X6Y44          FDSE (Hold_fdse_C_D)         0.087     1.731    descifrar/sum_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cifrar/rAux3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/oC1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.175ns (54.901%)  route 0.144ns (45.099%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.626     1.624    cifrar/CLK
    SLICE_X5Y32          FDRE                                         r  cifrar/rAux3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.100     1.724 r  cifrar/rAux3_reg[1]/Q
                         net (fo=5, routed)           0.144     1.868    cifrar/rAux3[1]
    SLICE_X2Y32                                                       r  cifrar/oC1[3]_i_8/I0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.028     1.896 r  cifrar/oC1[3]_i_8/O
                         net (fo=1, routed)           0.000     1.896    cifrar/oC1[3]_i_8_n_0
    SLICE_X2Y32                                                       r  cifrar/oC1_reg[3]_i_1/S[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.943 r  cifrar/oC1_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    cifrar/oC1_reg[3]_i_1_n_6
    SLICE_X2Y32          FDRE                                         r  cifrar/oC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.847     2.162    cifrar/CLK
    SLICE_X2Y32          FDRE                                         r  cifrar/oC1_reg[1]/C
                         clock pessimism             -0.505     1.657    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.092     1.749    cifrar/oC1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cifrar/rAux3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/oC1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.178ns (55.557%)  route 0.142ns (44.443%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.626     1.624    cifrar/CLK
    SLICE_X5Y32          FDRE                                         r  cifrar/rAux3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.100     1.724 r  cifrar/rAux3_reg[0]/Q
                         net (fo=5, routed)           0.142     1.866    cifrar/rAux3[0]
    SLICE_X2Y32                                                       r  cifrar/oC1[3]_i_9/I0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.028     1.894 r  cifrar/oC1[3]_i_9/O
                         net (fo=1, routed)           0.000     1.894    cifrar/oC1[3]_i_9_n_0
    SLICE_X2Y32                                                       r  cifrar/oC1_reg[3]_i_1/S[0]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.944 r  cifrar/oC1_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    cifrar/oC1_reg[3]_i_1_n_7
    SLICE_X2Y32          FDRE                                         r  cifrar/oC1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.847     2.162    cifrar/CLK
    SLICE_X2Y32          FDRE                                         r  cifrar/oC1_reg[0]/C
                         clock pessimism             -0.505     1.657    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.092     1.749    cifrar/oC1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.146ns (52.987%)  route 0.130ns (47.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.635     1.633    descifrar/CLK
    SLICE_X2Y47          FDRE                                         r  descifrar/rCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.118     1.751 r  descifrar/rCount_reg[0]/Q
                         net (fo=6, routed)           0.130     1.880    descifrar/rCount_reg__0[0]
    SLICE_X3Y47                                                       r  descifrar/rCount[2]_i_1__0/I0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.028     1.908 r  descifrar/rCount[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.908    descifrar/p_0_in__1[2]
    SLICE_X3Y47          FDRE                                         r  descifrar/rCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.856     2.171    descifrar/CLK
    SLICE_X3Y47          FDRE                                         r  descifrar/rCount_reg[2]/C
                         clock pessimism             -0.527     1.644    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.060     1.704    descifrar/rCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.796%)  route 0.131ns (47.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.635     1.633    descifrar/CLK
    SLICE_X2Y47          FDRE                                         r  descifrar/rCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.118     1.751 r  descifrar/rCount_reg[0]/Q
                         net (fo=6, routed)           0.131     1.881    descifrar/rCount_reg__0[0]
    SLICE_X3Y47                                                       r  descifrar/rCount[3]_i_1__0/I1
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.028     1.909 r  descifrar/rCount[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.909    descifrar/p_0_in__1[3]
    SLICE_X3Y47          FDRE                                         r  descifrar/rCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.856     2.171    descifrar/CLK
    SLICE_X3Y47          FDRE                                         r  descifrar/rCount_reg[3]/C
                         clock pessimism             -0.527     1.644    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.060     1.704    descifrar/rCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 descifrar/oC0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rAux2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.179ns (57.433%)  route 0.133ns (42.567%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.634     1.632    descifrar/CLK
    SLICE_X1Y44          FDRE                                         r  descifrar/oC0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.100     1.732 r  descifrar/oC0_reg[2]/Q
                         net (fo=5, routed)           0.133     1.865    descifrar/Q[2]
    SLICE_X5Y44                                                       r  descifrar/rAux2[3]_i_3/I2
    SLICE_X5Y44          LUT5 (Prop_lut5_I2_O)        0.028     1.893 r  descifrar/rAux2[3]_i_3/O
                         net (fo=1, routed)           0.000     1.893    descifrar/rAux2[3]_i_3_n_0
    SLICE_X5Y44                                                       r  descifrar/rAux2_reg[3]_i_1/S[2]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.944 r  descifrar/rAux2_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.944    descifrar/rAux2_reg[3]_i_1_n_5
    SLICE_X5Y44          FDRE                                         r  descifrar/rAux2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.854     2.169    descifrar/CLK
    SLICE_X5Y44          FDRE                                         r  descifrar/rAux2_reg[2]/C
                         clock pessimism             -0.505     1.664    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.071     1.735    descifrar/rAux2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.597     1.595    cifrar/CLK
    SLICE_X11Y32         FDRE                                         r  cifrar/rCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100     1.695 f  cifrar/rCount_reg[0]/Q
                         net (fo=6, routed)           0.141     1.836    cifrar/rCount_reg__0[0]
    SLICE_X11Y32                                                      f  cifrar/rCount[0]_i_1/I0
    SLICE_X11Y32         LUT1 (Prop_lut1_I0_O)        0.028     1.864 r  cifrar/rCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    cifrar/p_0_in__0[0]
    SLICE_X11Y32         FDRE                                         r  cifrar/rCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.815     2.130    cifrar/CLK
    SLICE_X11Y32         FDRE                                         r  cifrar/rCount_reg[0]/C
                         clock pessimism             -0.535     1.595    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.060     1.655    cifrar/rCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.100 }
Period(ns):         2.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         2.200       0.600      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X4Y32    cifrar/oC1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X9Y32    cifrar/rCount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500      SLICE_X3Y31    cifrar/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500      SLICE_X3Y34    cifrar/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500      SLICE_X3Y31    cifrar/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500      SLICE_X3Y31    cifrar/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500      SLICE_X2Y31    cifrar/oC0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500      SLICE_X2Y31    cifrar/oC0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500      SLICE_X2Y31    cifrar/oC0_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X9Y32    cifrar/rCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X4Y32    cifrar/oC1_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X4Y32    cifrar/oC1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X9Y32    cifrar/rCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X3Y41    cifrar/rAux1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X5Y30    cifrar/rAux3_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X5Y29    cifrar/rAux3_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X1Y44    descifrar/oC0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X1Y45    descifrar/oC0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X1Y44    descifrar/oC0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X3Y31    cifrar/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X3Y31    cifrar/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X3Y34    cifrar/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X3Y34    cifrar/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X3Y31    cifrar/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X3Y31    cifrar/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X3Y31    cifrar/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X3Y31    cifrar/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X2Y31    cifrar/oC0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X2Y31    cifrar/oC0_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 descifrar/oC0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oV0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.323ns  (logic 2.821ns (53.002%)  route 2.502ns (46.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.656     4.761    descifrar/CLK
    SLICE_X2Y45          FDRE                                         r  descifrar/oC0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.308     5.069 r  descifrar/oC0_reg[6]/Q
                         net (fo=5, routed)           2.502     7.571    oV0_OBUF[6]
    C23                                                               r  oV0_OBUF[6]_inst/I
    C23                  OBUF (Prop_obuf_I_O)         2.513    10.084 r  oV0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.084    oV0[6]
    C23                                                               r  oV0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oV0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.230ns  (logic 2.829ns (54.098%)  route 2.401ns (45.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.656     4.761    descifrar/CLK
    SLICE_X2Y45          FDRE                                         r  descifrar/oC0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.308     5.069 r  descifrar/oC0_reg[5]/Q
                         net (fo=5, routed)           2.401     7.470    oV0_OBUF[5]
    C24                                                               r  oV0_OBUF[5]_inst/I
    C24                  OBUF (Prop_obuf_I_O)         2.521     9.991 r  oV0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.991    oV0[5]
    C24                                                               r  oV0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oV0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.219ns  (logic 2.809ns (53.811%)  route 2.411ns (46.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.656     4.761    descifrar/CLK
    SLICE_X1Y45          FDRE                                         r  descifrar/oC0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.269     5.030 r  descifrar/oC0_reg[7]/Q
                         net (fo=4, routed)           2.411     7.441    oV0_OBUF[7]
    C26                                                               r  oV0_OBUF[7]_inst/I
    C26                  OBUF (Prop_obuf_I_O)         2.540     9.980 r  oV0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.980    oV0[7]
    C26                                                               r  oV0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oV0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.184ns  (logic 2.795ns (53.915%)  route 2.389ns (46.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.656     4.761    descifrar/CLK
    SLICE_X1Y44          FDRE                                         r  descifrar/oC0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.269     5.030 r  descifrar/oC0_reg[2]/Q
                         net (fo=5, routed)           2.389     7.419    oV0_OBUF[2]
    B20                                                               r  oV0_OBUF[2]_inst/I
    B20                  OBUF (Prop_obuf_I_O)         2.526     9.945 r  oV0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.945    oV0[2]
    B20                                                               r  oV0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oV0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.177ns  (logic 2.781ns (53.710%)  route 2.397ns (46.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.656     4.761    descifrar/CLK
    SLICE_X1Y44          FDRE                                         r  descifrar/oC0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.269     5.030 r  descifrar/oC0_reg[0]/Q
                         net (fo=6, routed)           2.397     7.427    oV0_OBUF[0]
    E21                                                               r  oV0_OBUF[0]_inst/I
    E21                  OBUF (Prop_obuf_I_O)         2.512     9.938 r  oV0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.938    oV0[0]
    E21                                                               r  oV0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oV0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.123ns  (logic 2.844ns (55.520%)  route 2.279ns (44.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.656     4.761    descifrar/CLK
    SLICE_X2Y45          FDRE                                         r  descifrar/oC0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.308     5.069 r  descifrar/oC0_reg[3]/Q
                         net (fo=5, routed)           2.279     7.348    oV0_OBUF[3]
    C22                                                               r  oV0_OBUF[3]_inst/I
    C22                  OBUF (Prop_obuf_I_O)         2.536     9.884 r  oV0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.884    oV0[3]
    C22                                                               r  oV0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oV0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.952ns  (logic 2.803ns (56.611%)  route 2.149ns (43.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.656     4.761    descifrar/CLK
    SLICE_X1Y45          FDRE                                         r  descifrar/oC0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.269     5.030 r  descifrar/oC0_reg[4]/Q
                         net (fo=4, routed)           2.149     7.179    oV0_OBUF[4]
    D21                                                               r  oV0_OBUF[4]_inst/I
    D21                  OBUF (Prop_obuf_I_O)         2.534     9.713 r  oV0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.713    oV0[4]
    D21                                                               r  oV0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oV0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.945ns  (logic 2.803ns (56.686%)  route 2.142ns (43.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.656     4.761    descifrar/CLK
    SLICE_X1Y45          FDRE                                         r  descifrar/oC0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.269     5.030 r  descifrar/oC0_reg[1]/Q
                         net (fo=5, routed)           2.142     7.172    oV0_OBUF[1]
    A20                                                               r  oV0_OBUF[1]_inst/I
    A20                  OBUF (Prop_obuf_I_O)         2.534     9.706 r  oV0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.706    oV0[1]
    A20                                                               r  oV0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.497ns  (logic 2.780ns (61.816%)  route 1.717ns (38.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.644     4.749    cifrar/CLK
    SLICE_X2Y30          FDRE                                         r  cifrar/oC0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.308     5.057 r  cifrar/oC0_reg[0]/Q
                         net (fo=5, routed)           1.717     6.774    oC0_OBUF[0]
    T25                                                               r  oC0_OBUF[0]_inst/I
    T25                  OBUF (Prop_obuf_I_O)         2.472     9.246 r  oC0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.246    oC0[0]
    T25                                                               r  oC0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.491ns  (logic 2.779ns (61.879%)  route 1.712ns (38.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.644     4.749    cifrar/CLK
    SLICE_X2Y30          FDRE                                         r  cifrar/oC0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.308     5.057 r  cifrar/oC0_reg[3]/Q
                         net (fo=4, routed)           1.712     6.769    oC0_OBUF[3]
    R22                                                               r  oC0_OBUF[3]_inst/I
    R22                  OBUF (Prop_obuf_I_O)         2.471     9.240 r  oC0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.240    oC0[3]
    R22                                                               r  oC0[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 descifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oDoneDecipher
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.412ns (81.134%)  route 0.328ns (18.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.634     1.632    descifrar/CLK
    SLICE_X3Y45          FDRE                                         r  descifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.100     1.732 r  descifrar/oDone_reg/Q
                         net (fo=5, routed)           0.328     2.060    oDoneDecipher_OBUF
    P26                                                               r  oDoneDecipher_OBUF_inst/I
    P26                  OBUF (Prop_obuf_I_O)         1.312     3.372 r  oDoneDecipher_OBUF_inst/O
                         net (fo=0)                   0.000     3.372    oDoneDecipher
    P26                                                               r  oDoneDecipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oV1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.397ns (80.290%)  route 0.343ns (19.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.634     1.632    descifrar/CLK
    SLICE_X1Y43          FDRE                                         r  descifrar/oC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.100     1.732 r  descifrar/oC1_reg[6]/Q
                         net (fo=5, routed)           0.343     2.075    oV1_OBUF[6]
    P24                                                               r  oV1_OBUF[6]_inst/I
    P24                  OBUF (Prop_obuf_I_O)         1.297     3.372 r  oV1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.372    oV1[6]
    P24                                                               r  oV1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.428ns (81.404%)  route 0.326ns (18.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.629     1.627    cifrar/CLK
    SLICE_X2Y33          FDRE                                         r  cifrar/oC1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.118     1.745 r  cifrar/oC1_reg[4]/Q
                         net (fo=3, routed)           0.326     2.071    oC1_OBUF[4]
    P19                                                               r  oC1_OBUF[4]_inst/I
    P19                  OBUF (Prop_obuf_I_O)         1.310     3.381 r  oC1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.381    oC1[4]
    P19                                                               r  oC1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oV1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.427ns (81.071%)  route 0.333ns (18.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.634     1.632    descifrar/CLK
    SLICE_X1Y43          FDRE                                         r  descifrar/oC1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.100     1.732 r  descifrar/oC1_reg[7]/Q
                         net (fo=4, routed)           0.333     2.065    oV1_OBUF[7]
    L25                                                               r  oV1_OBUF[7]_inst/I
    L25                  OBUF (Prop_obuf_I_O)         1.327     3.392 r  oV1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.392    oV1[7]
    L25                                                               r  oV1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.423ns (79.056%)  route 0.377ns (20.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.628     1.626    cifrar/CLK
    SLICE_X2Y32          FDRE                                         r  cifrar/oC1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.118     1.744 r  cifrar/oC1_reg[2]/Q
                         net (fo=4, routed)           0.377     2.121    oC1_OBUF[2]
    M21                                                               r  oC1_OBUF[2]_inst/I
    M21                  OBUF (Prop_obuf_I_O)         1.305     3.426 r  oC1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.426    oC1[2]
    M21                                                               r  oC1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oV1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.437ns (79.571%)  route 0.369ns (20.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.633     1.631    descifrar/CLK
    SLICE_X2Y42          FDRE                                         r  descifrar/oC1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.118     1.749 r  descifrar/oC1_reg[4]/Q
                         net (fo=4, routed)           0.369     2.118    oV1_OBUF[4]
    N26                                                               r  oV1_OBUF[4]_inst/I
    N26                  OBUF (Prop_obuf_I_O)         1.319     3.437 r  oV1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.437    oV1[4]
    N26                                                               r  oV1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.430ns (78.989%)  route 0.380ns (21.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.628     1.626    cifrar/CLK
    SLICE_X2Y32          FDRE                                         r  cifrar/oC1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.118     1.744 r  cifrar/oC1_reg[1]/Q
                         net (fo=4, routed)           0.380     2.124    oC1_OBUF[1]
    M22                                                               r  oC1_OBUF[1]_inst/I
    M22                  OBUF (Prop_obuf_I_O)         1.312     3.437 r  oC1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.437    oC1[1]
    M22                                                               r  oC1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.431ns (78.935%)  route 0.382ns (21.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.628     1.626    cifrar/CLK
    SLICE_X2Y32          FDRE                                         r  cifrar/oC1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.118     1.744 r  cifrar/oC1_reg[3]/Q
                         net (fo=4, routed)           0.382     2.126    oC1_OBUF[3]
    P20                                                               r  oC1_OBUF[3]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         1.313     3.438 r  oC1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.438    oC1[3]
    P20                                                               r  oC1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.393ns (76.624%)  route 0.425ns (23.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.626     1.624    cifrar/CLK
    SLICE_X4Y32          FDRE                                         r  cifrar/oC1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.100     1.724 r  cifrar/oC1_reg[7]/Q
                         net (fo=4, routed)           0.425     2.149    oC1_OBUF[7]
    M20                                                               r  oC1_OBUF[7]_inst/I
    M20                  OBUF (Prop_obuf_I_O)         1.293     3.442 r  oC1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.442    oC1[7]
    M20                                                               r  oC1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.429ns (78.267%)  route 0.397ns (21.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.626     1.624    cifrar/CLK
    SLICE_X4Y32          FDRE                                         r  cifrar/oC1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.100     1.724 r  cifrar/oC1_reg[5]/Q
                         net (fo=4, routed)           0.397     2.121    oC1_OBUF[5]
    L24                                                               r  oC1_OBUF[5]_inst/I
    L24                  OBUF (Prop_obuf_I_O)         1.329     3.450 r  oC1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.450    oC1[5]
    L24                                                               r  oC1[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           180 Endpoints
Min Delay           180 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iK3[1]
                            (input port)
  Destination:            cifrar/rAux3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 1.597ns (33.680%)  route 3.145ns (66.320%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E23                                               0.000     0.000 r  iK3[1] (IN)
                         net (fo=0)                   0.000     0.000    iK3[1]
    E23                                                               r  iK3_IBUF[1]_inst/I
    E23                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  iK3_IBUF[1]_inst/O
                         net (fo=3, routed)           2.534     3.411    cifrar/iK3_IBUF[1]
    SLICE_X3Y30                                                       r  cifrar/rAux3[3]_i_6/I0
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.053     3.464 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.368     3.832    cifrar/p_1_in[1]
    SLICE_X4Y30                                                       r  cifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     4.134 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.134    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X4Y31                                                       r  cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.347 r  cifrar/rAux3_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.243     4.590    cifrar/p_2_out[5]
    SLICE_X6Y31                                                       r  cifrar/rAux3[5]_i_1/I2
    SLICE_X6Y31          LUT5 (Prop_lut5_I2_O)        0.152     4.742 r  cifrar/rAux3[5]_i_1/O
                         net (fo=1, routed)           0.000     4.742    cifrar/rAux3_nxt[5]
    SLICE_X6Y31          FDRE                                         r  cifrar/rAux3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.535     4.457    cifrar/CLK
    SLICE_X6Y31          FDRE                                         r  cifrar/rAux3_reg[5]/C

Slack:                    inf
  Source:                 iK3[1]
                            (input port)
  Destination:            cifrar/rAux3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 1.553ns (33.122%)  route 3.136ns (66.878%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E23                                               0.000     0.000 r  iK3[1] (IN)
                         net (fo=0)                   0.000     0.000    iK3[1]
    E23                                                               r  iK3_IBUF[1]_inst/I
    E23                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  iK3_IBUF[1]_inst/O
                         net (fo=3, routed)           2.534     3.411    cifrar/iK3_IBUF[1]
    SLICE_X3Y30                                                       r  cifrar/rAux3[3]_i_6/I0
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.053     3.464 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.368     3.832    cifrar/p_1_in[1]
    SLICE_X4Y30                                                       r  cifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     4.134 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.134    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X4Y31                                                       r  cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.313 r  cifrar/rAux3_reg[7]_i_4/O[3]
                         net (fo=1, routed)           0.234     4.547    cifrar/p_2_out[7]
    SLICE_X5Y32                                                       r  cifrar/rAux3[7]_i_2/I2
    SLICE_X5Y32          LUT5 (Prop_lut5_I2_O)        0.142     4.689 r  cifrar/rAux3[7]_i_2/O
                         net (fo=1, routed)           0.000     4.689    cifrar/rAux3_nxt[7]
    SLICE_X5Y32          FDRE                                         r  cifrar/rAux3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.537     4.459    cifrar/CLK
    SLICE_X5Y32          FDRE                                         r  cifrar/rAux3_reg[7]/C

Slack:                    inf
  Source:                 iK3[1]
                            (input port)
  Destination:            cifrar/rAux3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.661ns  (logic 1.526ns (32.745%)  route 3.135ns (67.255%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E23                                               0.000     0.000 r  iK3[1] (IN)
                         net (fo=0)                   0.000     0.000    iK3[1]
    E23                                                               r  iK3_IBUF[1]_inst/I
    E23                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  iK3_IBUF[1]_inst/O
                         net (fo=3, routed)           2.534     3.411    cifrar/iK3_IBUF[1]
    SLICE_X3Y30                                                       r  cifrar/rAux3[3]_i_6/I0
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.053     3.464 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.368     3.832    cifrar/p_1_in[1]
    SLICE_X4Y30                                                       r  cifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     4.134 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.134    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X4Y31                                                       r  cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.273 r  cifrar/rAux3_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.232     4.506    cifrar/p_2_out[4]
    SLICE_X5Y32                                                       r  cifrar/rAux3[4]_i_1/I2
    SLICE_X5Y32          LUT5 (Prop_lut5_I2_O)        0.155     4.661 r  cifrar/rAux3[4]_i_1/O
                         net (fo=1, routed)           0.000     4.661    cifrar/rAux3_nxt[4]
    SLICE_X5Y32          FDRE                                         r  cifrar/rAux3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.537     4.459    cifrar/CLK
    SLICE_X5Y32          FDRE                                         r  cifrar/rAux3_reg[4]/C

Slack:                    inf
  Source:                 iK3[1]
                            (input port)
  Destination:            cifrar/rAux3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.661ns  (logic 1.520ns (32.619%)  route 3.140ns (67.381%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E23                                               0.000     0.000 r  iK3[1] (IN)
                         net (fo=0)                   0.000     0.000    iK3[1]
    E23                                                               r  iK3_IBUF[1]_inst/I
    E23                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  iK3_IBUF[1]_inst/O
                         net (fo=3, routed)           2.534     3.411    cifrar/iK3_IBUF[1]
    SLICE_X3Y30                                                       r  cifrar/rAux3[3]_i_6/I0
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.053     3.464 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.368     3.832    cifrar/p_1_in[1]
    SLICE_X4Y30                                                       r  cifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     4.134 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.134    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X4Y31                                                       r  cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     4.270 r  cifrar/rAux3_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.238     4.509    cifrar/p_2_out[6]
    SLICE_X6Y31                                                       r  cifrar/rAux3[6]_i_1/I2
    SLICE_X6Y31          LUT5 (Prop_lut5_I2_O)        0.152     4.661 r  cifrar/rAux3[6]_i_1/O
                         net (fo=1, routed)           0.000     4.661    cifrar/rAux3_nxt[6]
    SLICE_X6Y31          FDRE                                         r  cifrar/rAux3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.535     4.457    cifrar/CLK
    SLICE_X6Y31          FDRE                                         r  cifrar/rAux3_reg[6]/C

Slack:                    inf
  Source:                 iK3[1]
                            (input port)
  Destination:            cifrar/rAux3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.563ns  (logic 1.427ns (31.276%)  route 3.136ns (68.724%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=2)
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E23                                               0.000     0.000 r  iK3[1] (IN)
                         net (fo=0)                   0.000     0.000    iK3[1]
    E23                                                               r  iK3_IBUF[1]_inst/I
    E23                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  iK3_IBUF[1]_inst/O
                         net (fo=3, routed)           2.534     3.411    cifrar/iK3_IBUF[1]
    SLICE_X3Y30                                                       r  cifrar/rAux3[3]_i_6/I0
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.053     3.464 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.368     3.832    cifrar/p_1_in[1]
    SLICE_X4Y30                                                       r  cifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.355     4.187 r  cifrar/rAux3_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.234     4.421    cifrar/p_2_out[3]
    SLICE_X5Y29                                                       r  cifrar/rAux3[3]_i_1/I2
    SLICE_X5Y29          LUT5 (Prop_lut5_I2_O)        0.142     4.563 r  cifrar/rAux3[3]_i_1/O
                         net (fo=1, routed)           0.000     4.563    cifrar/rAux3_nxt[3]
    SLICE_X5Y29          FDRE                                         r  cifrar/rAux3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.533     4.455    cifrar/CLK
    SLICE_X5Y29          FDRE                                         r  cifrar/rAux3_reg[3]/C

Slack:                    inf
  Source:                 iK3[1]
                            (input port)
  Destination:            cifrar/rAux3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.535ns  (logic 1.402ns (30.923%)  route 3.132ns (69.077%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=2)
  Clock Path Skew:        4.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E23                                               0.000     0.000 r  iK3[1] (IN)
                         net (fo=0)                   0.000     0.000    iK3[1]
    E23                                                               r  iK3_IBUF[1]_inst/I
    E23                  IBUF (Prop_ibuf_I_O)         0.877     0.877 r  iK3_IBUF[1]_inst/O
                         net (fo=3, routed)           2.534     3.411    cifrar/iK3_IBUF[1]
    SLICE_X3Y30                                                       r  cifrar/rAux3[3]_i_6/I0
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.053     3.464 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, routed)           0.368     3.832    cifrar/p_1_in[1]
    SLICE_X4Y30                                                       r  cifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.320     4.152 r  cifrar/rAux3_reg[3]_i_3/O[2]
                         net (fo=1, routed)           0.230     4.383    cifrar/p_2_out[2]
    SLICE_X5Y30                                                       r  cifrar/rAux3[2]_i_1/I2
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.152     4.535 r  cifrar/rAux3[2]_i_1/O
                         net (fo=1, routed)           0.000     4.535    cifrar/rAux3_nxt[2]
    SLICE_X5Y30          FDRE                                         r  cifrar/rAux3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.534     4.456    cifrar/CLK
    SLICE_X5Y30          FDRE                                         r  cifrar/rAux3_reg[2]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            cifrar/rAux1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.447ns  (logic 0.886ns (19.914%)  route 3.562ns (80.086%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    T22                                                               f  iStartCipher_IBUF_inst/I
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  iStartCipher_IBUF_inst/O
                         net (fo=33, routed)          1.921     2.754    cifrar/iStartCipher_IBUF
    SLICE_X0Y32                                                       f  cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X0Y32          LUT2 (Prop_lut2_I1_O)        0.053     2.807 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=42, routed)          1.640     4.447    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  cifrar/rAux1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.544     4.466    cifrar/CLK
    SLICE_X3Y41          FDRE                                         r  cifrar/rAux1_reg[1]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            cifrar/rAux1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.401ns  (logic 0.886ns (20.126%)  route 3.515ns (79.874%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    T22                                                               f  iStartCipher_IBUF_inst/I
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  iStartCipher_IBUF_inst/O
                         net (fo=33, routed)          1.921     2.754    cifrar/iStartCipher_IBUF
    SLICE_X0Y32                                                       f  cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X0Y32          LUT2 (Prop_lut2_I1_O)        0.053     2.807 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=42, routed)          1.594     4.401    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  cifrar/rAux1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.540     4.462    cifrar/CLK
    SLICE_X2Y35          FDRE                                         r  cifrar/rAux1_reg[0]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            cifrar/rAux1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.401ns  (logic 0.886ns (20.126%)  route 3.515ns (79.874%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    T22                                                               f  iStartCipher_IBUF_inst/I
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  iStartCipher_IBUF_inst/O
                         net (fo=33, routed)          1.921     2.754    cifrar/iStartCipher_IBUF
    SLICE_X0Y32                                                       f  cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X0Y32          LUT2 (Prop_lut2_I1_O)        0.053     2.807 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=42, routed)          1.594     4.401    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  cifrar/rAux1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.540     4.462    cifrar/CLK
    SLICE_X2Y35          FDRE                                         r  cifrar/rAux1_reg[2]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            cifrar/rAux1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.401ns  (logic 0.886ns (20.126%)  route 3.515ns (79.874%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    T22                                                               f  iStartCipher_IBUF_inst/I
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  iStartCipher_IBUF_inst/O
                         net (fo=33, routed)          1.921     2.754    cifrar/iStartCipher_IBUF
    SLICE_X0Y32                                                       f  cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X0Y32          LUT2 (Prop_lut2_I1_O)        0.053     2.807 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=42, routed)          1.594     4.401    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  cifrar/rAux1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.540     4.462    cifrar/CLK
    SLICE_X2Y35          FDRE                                         r  cifrar/rAux1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iK0[2]
                            (input port)
  Destination:            descifrar/rAux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.158ns (28.247%)  route 0.402ns (71.753%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K23                                               0.000     0.000 r  iK0[2] (IN)
                         net (fo=0)                   0.000     0.000    iK0[2]
    K23                                                               r  iK0_IBUF[2]_inst/I
    K23                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  iK0_IBUF[2]_inst/O
                         net (fo=2, routed)           0.402     0.533    descifrar/iK0_IBUF[2]
    SLICE_X2Y46                                                       r  descifrar/rAux1[2]_i_1/I2
    SLICE_X2Y46          LUT4 (Prop_lut4_I2_O)        0.028     0.561 r  descifrar/rAux1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.561    descifrar/p_4_in[2]
    SLICE_X2Y46          FDRE                                         r  descifrar/rAux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.855     2.170    descifrar/CLK
    SLICE_X2Y46          FDRE                                         r  descifrar/rAux1_reg[2]/C

Slack:                    inf
  Source:                 iK0[0]
                            (input port)
  Destination:            descifrar/rAux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.165ns (26.042%)  route 0.469ns (73.958%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  iK0[0] (IN)
                         net (fo=0)                   0.000     0.000    iK0[0]
    L23                                                               r  iK0_IBUF[0]_inst/I
    L23                  IBUF (Prop_ibuf_I_O)         0.137     0.137 r  iK0_IBUF[0]_inst/O
                         net (fo=2, routed)           0.469     0.606    descifrar/iK0_IBUF[0]
    SLICE_X2Y44                                                       r  descifrar/rAux1[0]_i_1/I2
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.028     0.634 r  descifrar/rAux1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.634    descifrar/p_4_in[0]
    SLICE_X2Y44          FDRE                                         r  descifrar/rAux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.855     2.170    descifrar/CLK
    SLICE_X2Y44          FDRE                                         r  descifrar/rAux1_reg[0]/C

Slack:                    inf
  Source:                 iK0[1]
                            (input port)
  Destination:            descifrar/rAux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.158ns (24.101%)  route 0.496ns (75.899%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J23                                               0.000     0.000 r  iK0[1] (IN)
                         net (fo=0)                   0.000     0.000    iK0[1]
    J23                                                               r  iK0_IBUF[1]_inst/I
    J23                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  iK0_IBUF[1]_inst/O
                         net (fo=2, routed)           0.496     0.626    descifrar/iK0_IBUF[1]
    SLICE_X2Y46                                                       r  descifrar/rAux1[1]_i_1/I2
    SLICE_X2Y46          LUT4 (Prop_lut4_I2_O)        0.028     0.654 r  descifrar/rAux1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.654    descifrar/p_4_in[1]
    SLICE_X2Y46          FDRE                                         r  descifrar/rAux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.855     2.170    descifrar/CLK
    SLICE_X2Y46          FDRE                                         r  descifrar/rAux1_reg[1]/C

Slack:                    inf
  Source:                 iV1[2]
                            (input port)
  Destination:            cifrar/oC1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.134ns (19.789%)  route 0.541ns (80.211%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  iV1[2] (IN)
                         net (fo=0)                   0.000     0.000    iV1[2]
    P16                                                               r  iV1_IBUF[2]_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  iV1_IBUF[2]_inst/O
                         net (fo=2, routed)           0.541     0.600    cifrar/iV1_IBUF[2]
    SLICE_X2Y32                                                       r  cifrar/oC1[3]_i_7/I1
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.028     0.628 r  cifrar/oC1[3]_i_7/O
                         net (fo=1, routed)           0.000     0.628    cifrar/oC1[3]_i_7_n_0
    SLICE_X2Y32                                                       r  cifrar/oC1_reg[3]_i_1/S[2]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.675 r  cifrar/oC1_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.675    cifrar/oC1_reg[3]_i_1_n_5
    SLICE_X2Y32          FDRE                                         r  cifrar/oC1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.847     2.162    cifrar/CLK
    SLICE_X2Y32          FDRE                                         r  cifrar/oC1_reg[2]/C

Slack:                    inf
  Source:                 iK0[3]
                            (input port)
  Destination:            descifrar/rAux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.167ns (23.900%)  route 0.532ns (76.100%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K22                                               0.000     0.000 r  iK0[3] (IN)
                         net (fo=0)                   0.000     0.000    iK0[3]
    K22                                                               r  iK0_IBUF[3]_inst/I
    K22                  IBUF (Prop_ibuf_I_O)         0.139     0.139 r  iK0_IBUF[3]_inst/O
                         net (fo=2, routed)           0.532     0.671    descifrar/iK0_IBUF[3]
    SLICE_X2Y46                                                       r  descifrar/rAux1[3]_i_1/I2
    SLICE_X2Y46          LUT4 (Prop_lut4_I2_O)        0.028     0.699 r  descifrar/rAux1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.699    descifrar/p_4_in[3]
    SLICE_X2Y46          FDRE                                         r  descifrar/rAux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.855     2.170    descifrar/CLK
    SLICE_X2Y46          FDRE                                         r  descifrar/rAux1_reg[3]/C

Slack:                    inf
  Source:                 iV1[2]
                            (input port)
  Destination:            cifrar/oC1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.160ns (22.765%)  route 0.541ns (77.235%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  iV1[2] (IN)
                         net (fo=0)                   0.000     0.000    iV1[2]
    P16                                                               r  iV1_IBUF[2]_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  iV1_IBUF[2]_inst/O
                         net (fo=2, routed)           0.541     0.600    cifrar/iV1_IBUF[2]
    SLICE_X2Y32                                                       r  cifrar/oC1[3]_i_7/I1
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.028     0.628 r  cifrar/oC1[3]_i_7/O
                         net (fo=1, routed)           0.000     0.628    cifrar/oC1[3]_i_7_n_0
    SLICE_X2Y32                                                       r  cifrar/oC1_reg[3]_i_1/S[2]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.073     0.701 r  cifrar/oC1_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.701    cifrar/oC1_reg[3]_i_1_n_4
    SLICE_X2Y32          FDRE                                         r  cifrar/oC1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.847     2.162    cifrar/CLK
    SLICE_X2Y32          FDRE                                         r  cifrar/oC1_reg[3]/C

Slack:                    inf
  Source:                 iK0[1]
                            (input port)
  Destination:            cifrar/rAux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.158ns (21.936%)  route 0.561ns (78.064%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J23                                               0.000     0.000 r  iK0[1] (IN)
                         net (fo=0)                   0.000     0.000    iK0[1]
    J23                                                               r  iK0_IBUF[1]_inst/I
    J23                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  iK0_IBUF[1]_inst/O
                         net (fo=2, routed)           0.561     0.690    cifrar/iK0_IBUF[1]
    SLICE_X3Y41                                                       r  cifrar/rAux1[1]_i_1/I2
    SLICE_X3Y41          LUT4 (Prop_lut4_I2_O)        0.028     0.718 r  cifrar/rAux1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.718    cifrar/p_4_in[1]
    SLICE_X3Y41          FDRE                                         r  cifrar/rAux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.854     2.169    cifrar/CLK
    SLICE_X3Y41          FDRE                                         r  cifrar/rAux1_reg[1]/C

Slack:                    inf
  Source:                 iK0[3]
                            (input port)
  Destination:            cifrar/rAux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.167ns (23.116%)  route 0.556ns (76.884%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K22                                               0.000     0.000 r  iK0[3] (IN)
                         net (fo=0)                   0.000     0.000    iK0[3]
    K22                                                               r  iK0_IBUF[3]_inst/I
    K22                  IBUF (Prop_ibuf_I_O)         0.139     0.139 r  iK0_IBUF[3]_inst/O
                         net (fo=2, routed)           0.556     0.695    cifrar/iK0_IBUF[3]
    SLICE_X2Y35                                                       r  cifrar/rAux1[3]_i_1/I2
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.028     0.723 r  cifrar/rAux1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.723    cifrar/p_4_in[3]
    SLICE_X2Y35          FDRE                                         r  cifrar/rAux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.850     2.165    cifrar/CLK
    SLICE_X2Y35          FDRE                                         r  cifrar/rAux1_reg[3]/C

Slack:                    inf
  Source:                 iK0[5]
                            (input port)
  Destination:            descifrar/rAux1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.207ns (28.609%)  route 0.517ns (71.391%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J25                                               0.000     0.000 r  iK0[5] (IN)
                         net (fo=0)                   0.000     0.000    iK0[5]
    J25                                                               r  iK0_IBUF[5]_inst/I
    J25                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  iK0_IBUF[5]_inst/O
                         net (fo=4, routed)           0.517     0.647    descifrar/iK0_IBUF[5]
    SLICE_X3Y44                                                       r  descifrar/rAux1[7]_i_8/I0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.028     0.675 r  descifrar/rAux1[7]_i_8/O
                         net (fo=1, routed)           0.000     0.675    descifrar/rAux1[7]_i_8_n_0
    SLICE_X3Y44                                                       r  descifrar/rAux1_reg[7]_i_2/S[1]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.724 r  descifrar/rAux1_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.724    descifrar/rAux1_reg[7]_i_2_n_6
    SLICE_X3Y44          FDRE                                         r  descifrar/rAux1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.855     2.170    descifrar/CLK
    SLICE_X3Y44          FDRE                                         r  descifrar/rAux1_reg[5]/C

Slack:                    inf
  Source:                 iK0[0]
                            (input port)
  Destination:            cifrar/rAux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.165ns (22.393%)  route 0.573ns (77.607%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  iK0[0] (IN)
                         net (fo=0)                   0.000     0.000    iK0[0]
    L23                                                               r  iK0_IBUF[0]_inst/I
    L23                  IBUF (Prop_ibuf_I_O)         0.137     0.137 r  iK0_IBUF[0]_inst/O
                         net (fo=2, routed)           0.573     0.710    cifrar/iK0_IBUF[0]
    SLICE_X2Y35                                                       r  cifrar/rAux1[0]_i_1/I2
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.028     0.738 r  cifrar/rAux1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.738    cifrar/p_4_in[0]
    SLICE_X2Y35          FDRE                                         r  cifrar/rAux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.850     2.165    cifrar/CLK
    SLICE_X2Y35          FDRE                                         r  cifrar/rAux1_reg[0]/C





