

================================================================
== Vivado HLS Report for 'dct_1d'
================================================================
* Date:           Mon Dec 14 00:40:31 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution5
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.904|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |    9|    9|         3|          1|          1|     8|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      8|        -|        -|    -|
|Expression           |        -|      -|        0|      136|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        0|      -|      119|       16|    -|
|Multiplexer          |        -|      -|        -|       48|    -|
|Register             |        -|      -|      231|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      8|      350|      200|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------+------------------------------------+--------------+
    |                Instance                |               Module               |  Expression  |
    +----------------------------------------+------------------------------------+--------------+
    |dct_mac_muladd_14ns_16s_29s_29_1_1_U14  |dct_mac_muladd_14ns_16s_29s_29_1_1  | i0 + i1 * i2 |
    |dct_mac_muladd_15s_16s_14ns_29_1_1_U13  |dct_mac_muladd_15s_16s_14ns_29_1_1  | i0 * i1 + i2 |
    |dct_mac_muladd_15s_16s_29s_29_1_1_U15   |dct_mac_muladd_15s_16s_29s_29_1_1   | i0 + i1 * i2 |
    |dct_mac_muladd_15s_16s_29s_29_1_1_U16   |dct_mac_muladd_15s_16s_29s_29_1_1   | i0 + i1 * i2 |
    |dct_mac_muladd_15s_16s_29s_29_1_1_U17   |dct_mac_muladd_15s_16s_29s_29_1_1   | i0 * i1 + i2 |
    |dct_mul_mul_15s_16s_29_1_1_U10          |dct_mul_mul_15s_16s_29_1_1          |    i0 * i1   |
    |dct_mul_mul_15s_16s_29_1_1_U11          |dct_mul_mul_15s_16s_29_1_1          |    i0 * i1   |
    |dct_mul_mul_15s_16s_29_1_1_U12          |dct_mul_mul_15s_16s_29_1_1          |    i0 * i1   |
    +----------------------------------------+------------------------------------+--------------+

    * Memory: 
    +---------------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_coeff_table_0_U  |dct_1d_dct_coeff_table_0  |        0|  14|   2|    0|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_1d_dct_coeff_table_1  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_1d_dct_coeff_table_2  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_1d_dct_coeff_table_3  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_1d_dct_coeff_table_4  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_1d_dct_coeff_table_5  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_1d_dct_coeff_table_6  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_1d_dct_coeff_table_7  |        0|  15|   2|    0|     8|   15|     1|          120|
    +---------------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                          |        0| 119|  16|    0|    64|  119|     8|          952|
    +---------------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln63_3_fu_439_p2     |     +    |      0|  0|  36|          29|          29|
    |add_ln63_7_fu_443_p2     |     +    |      0|  0|  29|          29|          29|
    |add_ln63_8_fu_370_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln63_fu_447_p2       |     +    |      0|  0|  29|          29|          29|
    |k_fu_348_p2              |     +    |      0|  0|  12|           4|           1|
    |icmp_ln55_fu_342_p2      |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 136|         106|         104|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |k_0_reg_307              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  48|         10|    7|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln63_5_reg_656                |  29|   0|   29|          0|
    |add_ln63_8_reg_576                |   8|   0|    8|          0|
    |add_ln63_8_reg_576_pp0_iter1_reg  |   8|   0|    8|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |dct_coeff_table_0_lo_reg_621      |  14|   0|   14|          0|
    |dct_coeff_table_2_lo_reg_631      |  15|   0|   15|          0|
    |dct_coeff_table_4_lo_reg_641      |  15|   0|   15|          0|
    |dct_coeff_table_6_lo_reg_651      |  15|   0|   15|          0|
    |icmp_ln55_reg_567                 |   1|   0|    1|          0|
    |icmp_ln55_reg_567_pp0_iter1_reg   |   1|   0|    1|          0|
    |k_0_reg_307                       |   4|   0|    4|          0|
    |mul_ln61_1_reg_626                |  29|   0|   29|          0|
    |mul_ln61_3_reg_636                |  29|   0|   29|          0|
    |mul_ln61_5_reg_646                |  29|   0|   29|          0|
    |src1_addr_reg_532                 |   3|   0|    3|          0|
    |src2_addr_reg_537                 |   3|   0|    3|          0|
    |src3_addr_reg_542                 |   3|   0|    3|          0|
    |src4_addr_reg_547                 |   3|   0|    3|          0|
    |src5_addr_reg_552                 |   3|   0|    3|          0|
    |src6_addr_reg_557                 |   3|   0|    3|          0|
    |src7_addr_reg_562                 |   3|   0|    3|          0|
    |src_addr_reg_527                  |   3|   0|    3|          0|
    |zext_ln48_1_reg_522               |   4|   0|    8|          4|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 231|   0|  235|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_done        | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|src_address0   | out |    3|  ap_memory |      src     |     array    |
|src_ce0        | out |    1|  ap_memory |      src     |     array    |
|src_q0         |  in |   16|  ap_memory |      src     |     array    |
|src1_address0  | out |    3|  ap_memory |     src1     |     array    |
|src1_ce0       | out |    1|  ap_memory |     src1     |     array    |
|src1_q0        |  in |   16|  ap_memory |     src1     |     array    |
|src2_address0  | out |    3|  ap_memory |     src2     |     array    |
|src2_ce0       | out |    1|  ap_memory |     src2     |     array    |
|src2_q0        |  in |   16|  ap_memory |     src2     |     array    |
|src3_address0  | out |    3|  ap_memory |     src3     |     array    |
|src3_ce0       | out |    1|  ap_memory |     src3     |     array    |
|src3_q0        |  in |   16|  ap_memory |     src3     |     array    |
|src4_address0  | out |    3|  ap_memory |     src4     |     array    |
|src4_ce0       | out |    1|  ap_memory |     src4     |     array    |
|src4_q0        |  in |   16|  ap_memory |     src4     |     array    |
|src5_address0  | out |    3|  ap_memory |     src5     |     array    |
|src5_ce0       | out |    1|  ap_memory |     src5     |     array    |
|src5_q0        |  in |   16|  ap_memory |     src5     |     array    |
|src6_address0  | out |    3|  ap_memory |     src6     |     array    |
|src6_ce0       | out |    1|  ap_memory |     src6     |     array    |
|src6_q0        |  in |   16|  ap_memory |     src6     |     array    |
|src7_address0  | out |    3|  ap_memory |     src7     |     array    |
|src7_ce0       | out |    1|  ap_memory |     src7     |     array    |
|src7_q0        |  in |   16|  ap_memory |     src7     |     array    |
|src_offset     |  in |    4|   ap_none  |  src_offset  |    scalar    |
|dst_address0   | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0        | out |    1|  ap_memory |      dst     |     array    |
|dst_we0        | out |    1|  ap_memory |      dst     |     array    |
|dst_d0         | out |   16|  ap_memory |      dst     |     array    |
|dst_offset     |  in |    4|   ap_none  |  dst_offset  |    scalar    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dst_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %dst_offset)" [dct.cpp:63]   --->   Operation 6 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %src_offset)" [dct.cpp:63]   --->   Operation 7 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %dst_offset_read, i3 0)" [dct.cpp:63]   --->   Operation 8 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i7 %tmp_7 to i8" [dct.cpp:48]   --->   Operation 9 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %src_offset_read to i64" [dct.cpp:48]   --->   Operation 10 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_addr = getelementptr [8 x i16]* %src, i64 0, i64 %zext_ln48" [dct.cpp:61]   --->   Operation 11 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src1_addr = getelementptr [8 x i16]* %src1, i64 0, i64 %zext_ln48" [dct.cpp:61]   --->   Operation 12 'getelementptr' 'src1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src2_addr = getelementptr [8 x i16]* %src2, i64 0, i64 %zext_ln48" [dct.cpp:61]   --->   Operation 13 'getelementptr' 'src2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src3_addr = getelementptr [8 x i16]* %src3, i64 0, i64 %zext_ln48" [dct.cpp:61]   --->   Operation 14 'getelementptr' 'src3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src4_addr = getelementptr [8 x i16]* %src4, i64 0, i64 %zext_ln48" [dct.cpp:61]   --->   Operation 15 'getelementptr' 'src4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src5_addr = getelementptr [8 x i16]* %src5, i64 0, i64 %zext_ln48" [dct.cpp:61]   --->   Operation 16 'getelementptr' 'src5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src6_addr = getelementptr [8 x i16]* %src6, i64 0, i64 %zext_ln48" [dct.cpp:61]   --->   Operation 17 'getelementptr' 'src6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src7_addr = getelementptr [8 x i16]* %src7, i64 0, i64 %zext_ln48" [dct.cpp:61]   --->   Operation 18 'getelementptr' 'src7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.73ns)   --->   "br label %1" [dct.cpp:55]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ 0, %0 ], [ %k, %DCT_Outer_Loop ]"   --->   Operation 20 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.72ns)   --->   "%icmp_ln55 = icmp eq i4 %k_0, -8" [dct.cpp:55]   --->   Operation 21 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.80ns)   --->   "%k = add i4 %k_0, 1" [dct.cpp:55]   --->   Operation 23 'add' 'k' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %2, label %DCT_Outer_Loop" [dct.cpp:55]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i4 %k_0 to i64" [dct.cpp:60]   --->   Operation 25 'zext' 'zext_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %k_0 to i8" [dct.cpp:63]   --->   Operation 26 'zext' 'zext_ln63' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.85ns)   --->   "%add_ln63_8 = add i8 %zext_ln48_1, %zext_ln63" [dct.cpp:63]   --->   Operation 27 'add' 'add_ln63_8' <Predicate = (!icmp_ln55)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%dct_coeff_table_0_ad = getelementptr [8 x i14]* @dct_coeff_table_0, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 28 'getelementptr' 'dct_coeff_table_0_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.29ns)   --->   "%dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2" [dct.cpp:60]   --->   Operation 29 'load' 'dct_coeff_table_0_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%dct_coeff_table_1_ad = getelementptr [8 x i15]* @dct_coeff_table_1, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 30 'getelementptr' 'dct_coeff_table_1_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.29ns)   --->   "%dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2" [dct.cpp:60]   --->   Operation 31 'load' 'dct_coeff_table_1_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 32 [2/2] (0.73ns)   --->   "%src1_load = load i16* %src1_addr, align 2" [dct.cpp:61]   --->   Operation 32 'load' 'src1_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%dct_coeff_table_2_ad = getelementptr [8 x i15]* @dct_coeff_table_2, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 33 'getelementptr' 'dct_coeff_table_2_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.29ns)   --->   "%dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2" [dct.cpp:60]   --->   Operation 34 'load' 'dct_coeff_table_2_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%dct_coeff_table_3_ad = getelementptr [8 x i15]* @dct_coeff_table_3, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 35 'getelementptr' 'dct_coeff_table_3_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.29ns)   --->   "%dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2" [dct.cpp:60]   --->   Operation 36 'load' 'dct_coeff_table_3_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 37 [2/2] (0.73ns)   --->   "%src3_load = load i16* %src3_addr, align 2" [dct.cpp:61]   --->   Operation 37 'load' 'src3_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%dct_coeff_table_4_ad = getelementptr [8 x i15]* @dct_coeff_table_4, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 38 'getelementptr' 'dct_coeff_table_4_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.29ns)   --->   "%dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2" [dct.cpp:60]   --->   Operation 39 'load' 'dct_coeff_table_4_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dct_coeff_table_5_ad = getelementptr [8 x i15]* @dct_coeff_table_5, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 40 'getelementptr' 'dct_coeff_table_5_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.29ns)   --->   "%dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2" [dct.cpp:60]   --->   Operation 41 'load' 'dct_coeff_table_5_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 42 [2/2] (0.73ns)   --->   "%src5_load = load i16* %src5_addr, align 2" [dct.cpp:61]   --->   Operation 42 'load' 'src5_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%dct_coeff_table_6_ad = getelementptr [8 x i15]* @dct_coeff_table_6, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 43 'getelementptr' 'dct_coeff_table_6_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.29ns)   --->   "%dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2" [dct.cpp:60]   --->   Operation 44 'load' 'dct_coeff_table_6_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%dct_coeff_table_7_ad = getelementptr [8 x i15]* @dct_coeff_table_7, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 45 'getelementptr' 'dct_coeff_table_7_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.29ns)   --->   "%dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2" [dct.cpp:60]   --->   Operation 46 'load' 'dct_coeff_table_7_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 47 [2/2] (0.73ns)   --->   "%src7_load = load i16* %src7_addr, align 2" [dct.cpp:61]   --->   Operation 47 'load' 'src7_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 48 [1/2] (1.29ns)   --->   "%dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2" [dct.cpp:60]   --->   Operation 48 'load' 'dct_coeff_table_0_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 49 [2/2] (0.73ns)   --->   "%src_load = load i16* %src_addr, align 2" [dct.cpp:61]   --->   Operation 49 'load' 'src_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 50 [1/2] (1.29ns)   --->   "%dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2" [dct.cpp:60]   --->   Operation 50 'load' 'dct_coeff_table_1_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i15 %dct_coeff_table_1_lo to i29" [dct.cpp:61]   --->   Operation 51 'sext' 'sext_ln61_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (0.73ns)   --->   "%src1_load = load i16* %src1_addr, align 2" [dct.cpp:61]   --->   Operation 52 'load' 'src1_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln61_2 = sext i16 %src1_load to i29" [dct.cpp:61]   --->   Operation 53 'sext' 'sext_ln61_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln61_1 = mul i29 %sext_ln61_1, %sext_ln61_2" [dct.cpp:61]   --->   Operation 54 'mul' 'mul_ln61_1' <Predicate = (!icmp_ln55)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/2] (1.29ns)   --->   "%dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2" [dct.cpp:60]   --->   Operation 55 'load' 'dct_coeff_table_2_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 56 [2/2] (0.73ns)   --->   "%src2_load = load i16* %src2_addr, align 2" [dct.cpp:61]   --->   Operation 56 'load' 'src2_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 57 [1/2] (1.29ns)   --->   "%dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2" [dct.cpp:60]   --->   Operation 57 'load' 'dct_coeff_table_3_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln61_5 = sext i15 %dct_coeff_table_3_lo to i29" [dct.cpp:61]   --->   Operation 58 'sext' 'sext_ln61_5' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (0.73ns)   --->   "%src3_load = load i16* %src3_addr, align 2" [dct.cpp:61]   --->   Operation 59 'load' 'src3_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln61_6 = sext i16 %src3_load to i29" [dct.cpp:61]   --->   Operation 60 'sext' 'sext_ln61_6' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln61_3 = mul i29 %sext_ln61_5, %sext_ln61_6" [dct.cpp:61]   --->   Operation 61 'mul' 'mul_ln61_3' <Predicate = (!icmp_ln55)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/2] (1.29ns)   --->   "%dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2" [dct.cpp:60]   --->   Operation 62 'load' 'dct_coeff_table_4_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 63 [2/2] (0.73ns)   --->   "%src4_load = load i16* %src4_addr, align 2" [dct.cpp:61]   --->   Operation 63 'load' 'src4_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/2] (1.29ns)   --->   "%dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2" [dct.cpp:60]   --->   Operation 64 'load' 'dct_coeff_table_5_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln61_9 = sext i15 %dct_coeff_table_5_lo to i29" [dct.cpp:61]   --->   Operation 65 'sext' 'sext_ln61_9' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (0.73ns)   --->   "%src5_load = load i16* %src5_addr, align 2" [dct.cpp:61]   --->   Operation 66 'load' 'src5_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln61_10 = sext i16 %src5_load to i29" [dct.cpp:61]   --->   Operation 67 'sext' 'sext_ln61_10' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln61_5 = mul i29 %sext_ln61_9, %sext_ln61_10" [dct.cpp:61]   --->   Operation 68 'mul' 'mul_ln61_5' <Predicate = (!icmp_ln55)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/2] (1.29ns)   --->   "%dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2" [dct.cpp:60]   --->   Operation 69 'load' 'dct_coeff_table_6_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 70 [2/2] (0.73ns)   --->   "%src6_load = load i16* %src6_addr, align 2" [dct.cpp:61]   --->   Operation 70 'load' 'src6_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 71 [1/2] (1.29ns)   --->   "%dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2" [dct.cpp:60]   --->   Operation 71 'load' 'dct_coeff_table_7_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln61_13 = sext i15 %dct_coeff_table_7_lo to i29" [dct.cpp:61]   --->   Operation 72 'sext' 'sext_ln61_13' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (0.73ns)   --->   "%src7_load = load i16* %src7_addr, align 2" [dct.cpp:61]   --->   Operation 73 'load' 'src7_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln61_14 = sext i16 %src7_load to i29" [dct.cpp:61]   --->   Operation 74 'sext' 'sext_ln61_14' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln61_7 = mul i29 %sext_ln61_13, %sext_ln61_14" [dct.cpp:61]   --->   Operation 75 'mul' 'mul_ln61_7' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_5 = add i29 %mul_ln61_7, 4096" [dct.cpp:63]   --->   Operation 76 'add' 'add_ln63_5' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.90>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind" [dct.cpp:55]   --->   Operation 77 'specloopname' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind" [dct.cpp:55]   --->   Operation 78 'specregionbegin' 'tmp' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct.cpp:56]   --->   Operation 79 'specpipeline' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i8 %add_ln63_8 to i64" [dct.cpp:63]   --->   Operation 80 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr [64 x i16]* %dst, i64 0, i64 %zext_ln63_1" [dct.cpp:63]   --->   Operation 81 'getelementptr' 'dst_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i14 %dct_coeff_table_0_lo to i29" [dct.cpp:61]   --->   Operation 82 'zext' 'zext_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (0.73ns)   --->   "%src_load = load i16* %src_addr, align 2" [dct.cpp:61]   --->   Operation 83 'load' 'src_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i16 %src_load to i29" [dct.cpp:61]   --->   Operation 84 'sext' 'sext_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln61 = mul i29 %zext_ln61, %sext_ln61" [dct.cpp:61]   --->   Operation 85 'mul' 'mul_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln61_3 = sext i15 %dct_coeff_table_2_lo to i29" [dct.cpp:61]   --->   Operation 86 'sext' 'sext_ln61_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 87 [1/2] (0.73ns)   --->   "%src2_load = load i16* %src2_addr, align 2" [dct.cpp:61]   --->   Operation 87 'load' 'src2_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i16 %src2_load to i29" [dct.cpp:61]   --->   Operation 88 'sext' 'sext_ln61_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln61_2 = mul i29 %sext_ln61_3, %sext_ln61_4" [dct.cpp:61]   --->   Operation 89 'mul' 'mul_ln61_2' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln61_7 = sext i15 %dct_coeff_table_4_lo to i29" [dct.cpp:61]   --->   Operation 90 'sext' 'sext_ln61_7' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 91 [1/2] (0.73ns)   --->   "%src4_load = load i16* %src4_addr, align 2" [dct.cpp:61]   --->   Operation 91 'load' 'src4_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln61_8 = sext i16 %src4_load to i29" [dct.cpp:61]   --->   Operation 92 'sext' 'sext_ln61_8' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln61_4 = mul i29 %sext_ln61_7, %sext_ln61_8" [dct.cpp:61]   --->   Operation 93 'mul' 'mul_ln61_4' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln61_11 = sext i15 %dct_coeff_table_6_lo to i29" [dct.cpp:61]   --->   Operation 94 'sext' 'sext_ln61_11' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 95 [1/2] (0.73ns)   --->   "%src6_load = load i16* %src6_addr, align 2" [dct.cpp:61]   --->   Operation 95 'load' 'src6_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln61_12 = sext i16 %src6_load to i29" [dct.cpp:61]   --->   Operation 96 'sext' 'sext_ln61_12' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln61_6 = mul i29 %sext_ln61_11, %sext_ln61_12" [dct.cpp:61]   --->   Operation 97 'mul' 'mul_ln61_6' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_1 = add i29 %mul_ln61_1, %mul_ln61" [dct.cpp:63]   --->   Operation 98 'add' 'add_ln63_1' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_2 = add i29 %mul_ln61_3, %mul_ln61_2" [dct.cpp:63]   --->   Operation 99 'add' 'add_ln63_2' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/1] (1.13ns)   --->   "%add_ln63_3 = add i29 %add_ln63_1, %add_ln63_2" [dct.cpp:63]   --->   Operation 100 'add' 'add_ln63_3' <Predicate = (!icmp_ln55)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_4 = add i29 %mul_ln61_5, %mul_ln61_4" [dct.cpp:63]   --->   Operation 101 'add' 'add_ln63_4' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_6 = add i29 %mul_ln61_6, %add_ln63_5" [dct.cpp:63]   --->   Operation 102 'add' 'add_ln63_6' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_7 = add i29 %add_ln63_4, %add_ln63_6" [dct.cpp:63]   --->   Operation 103 'add' 'add_ln63_7' <Predicate = (!icmp_ln55)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.89ns) (root node of TernaryAdder)   --->   "%add_ln63 = add i29 %add_ln63_3, %add_ln63_7" [dct.cpp:63]   --->   Operation 104 'add' 'add_ln63' <Predicate = (!icmp_ln55)> <Delay = 0.89> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln63, i32 13, i32 28)" [dct.cpp:63]   --->   Operation 105 'partselect' 'trunc_ln' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.29ns)   --->   "store i16 %trunc_ln, i16* %dst_addr, align 2" [dct.cpp:63]   --->   Operation 106 'store' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp) nounwind" [dct.cpp:64]   --->   Operation 107 'specregionend' 'empty_12' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "br label %1" [dct.cpp:55]   --->   Operation 108 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "ret void" [dct.cpp:65]   --->   Operation 109 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dst_offset_read      (read             ) [ 000000]
src_offset_read      (read             ) [ 000000]
tmp_7                (bitconcatenate   ) [ 000000]
zext_ln48_1          (zext             ) [ 001110]
zext_ln48            (zext             ) [ 000000]
src_addr             (getelementptr    ) [ 001110]
src1_addr            (getelementptr    ) [ 001110]
src2_addr            (getelementptr    ) [ 001110]
src3_addr            (getelementptr    ) [ 001110]
src4_addr            (getelementptr    ) [ 001110]
src5_addr            (getelementptr    ) [ 001110]
src6_addr            (getelementptr    ) [ 001110]
src7_addr            (getelementptr    ) [ 001110]
br_ln55              (br               ) [ 011110]
k_0                  (phi              ) [ 001000]
icmp_ln55            (icmp             ) [ 001110]
empty                (speclooptripcount) [ 000000]
k                    (add              ) [ 011110]
br_ln55              (br               ) [ 000000]
zext_ln60            (zext             ) [ 000000]
zext_ln63            (zext             ) [ 000000]
add_ln63_8           (add              ) [ 001110]
dct_coeff_table_0_ad (getelementptr    ) [ 001100]
dct_coeff_table_1_ad (getelementptr    ) [ 001100]
dct_coeff_table_2_ad (getelementptr    ) [ 001100]
dct_coeff_table_3_ad (getelementptr    ) [ 001100]
dct_coeff_table_4_ad (getelementptr    ) [ 001100]
dct_coeff_table_5_ad (getelementptr    ) [ 001100]
dct_coeff_table_6_ad (getelementptr    ) [ 001100]
dct_coeff_table_7_ad (getelementptr    ) [ 001100]
dct_coeff_table_0_lo (load             ) [ 001010]
dct_coeff_table_1_lo (load             ) [ 000000]
sext_ln61_1          (sext             ) [ 000000]
src1_load            (load             ) [ 000000]
sext_ln61_2          (sext             ) [ 000000]
mul_ln61_1           (mul              ) [ 001010]
dct_coeff_table_2_lo (load             ) [ 001010]
dct_coeff_table_3_lo (load             ) [ 000000]
sext_ln61_5          (sext             ) [ 000000]
src3_load            (load             ) [ 000000]
sext_ln61_6          (sext             ) [ 000000]
mul_ln61_3           (mul              ) [ 001010]
dct_coeff_table_4_lo (load             ) [ 001010]
dct_coeff_table_5_lo (load             ) [ 000000]
sext_ln61_9          (sext             ) [ 000000]
src5_load            (load             ) [ 000000]
sext_ln61_10         (sext             ) [ 000000]
mul_ln61_5           (mul              ) [ 001010]
dct_coeff_table_6_lo (load             ) [ 001010]
dct_coeff_table_7_lo (load             ) [ 000000]
sext_ln61_13         (sext             ) [ 000000]
src7_load            (load             ) [ 000000]
sext_ln61_14         (sext             ) [ 000000]
mul_ln61_7           (mul              ) [ 000000]
add_ln63_5           (add              ) [ 001010]
specloopname_ln55    (specloopname     ) [ 000000]
tmp                  (specregionbegin  ) [ 000000]
specpipeline_ln56    (specpipeline     ) [ 000000]
zext_ln63_1          (zext             ) [ 000000]
dst_addr             (getelementptr    ) [ 000000]
zext_ln61            (zext             ) [ 000000]
src_load             (load             ) [ 000000]
sext_ln61            (sext             ) [ 000000]
mul_ln61             (mul              ) [ 000000]
sext_ln61_3          (sext             ) [ 000000]
src2_load            (load             ) [ 000000]
sext_ln61_4          (sext             ) [ 000000]
mul_ln61_2           (mul              ) [ 000000]
sext_ln61_7          (sext             ) [ 000000]
src4_load            (load             ) [ 000000]
sext_ln61_8          (sext             ) [ 000000]
mul_ln61_4           (mul              ) [ 000000]
sext_ln61_11         (sext             ) [ 000000]
src6_load            (load             ) [ 000000]
sext_ln61_12         (sext             ) [ 000000]
mul_ln61_6           (mul              ) [ 000000]
add_ln63_1           (add              ) [ 000000]
add_ln63_2           (add              ) [ 000000]
add_ln63_3           (add              ) [ 000000]
add_ln63_4           (add              ) [ 000000]
add_ln63_6           (add              ) [ 000000]
add_ln63_7           (add              ) [ 000000]
add_ln63             (add              ) [ 000000]
trunc_ln             (partselect       ) [ 000000]
store_ln63           (store            ) [ 000000]
empty_12             (specregionend    ) [ 000000]
br_ln55              (br               ) [ 011110]
ret_ln65             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_offset">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="dst_offset_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="4" slack="0"/>
<pin id="85" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="src_offset_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="src_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="src1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src1_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="src2_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src2_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="src3_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src3_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="src4_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src4_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="src5_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src5_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="src6_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src6_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="src7_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src7_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="dct_coeff_table_0_ad_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="14" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_0_ad/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_0_lo/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="dct_coeff_table_1_ad_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="15" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_1_ad/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_1_lo/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="1"/>
<pin id="178" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src1_load/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="dct_coeff_table_2_ad_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="15" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_2_ad/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_2_lo/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="dct_coeff_table_3_ad_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="15" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_3_ad/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_3_lo/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="1"/>
<pin id="209" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src3_load/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="dct_coeff_table_4_ad_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="15" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_4_ad/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_4_lo/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="dct_coeff_table_5_ad_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="15" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_5_ad/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_5_lo/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="1"/>
<pin id="240" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src5_load/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="dct_coeff_table_6_ad_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="15" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="4" slack="0"/>
<pin id="247" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_6_ad/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_6_lo/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="dct_coeff_table_7_ad_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="15" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_7_ad/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_7_lo/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="1"/>
<pin id="271" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src7_load/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="2"/>
<pin id="276" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="2"/>
<pin id="281" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src2_load/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="2"/>
<pin id="286" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src4_load/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="2"/>
<pin id="291" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src6_load/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="dst_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="8" slack="0"/>
<pin id="298" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln63_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="307" class="1005" name="k_0_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="1"/>
<pin id="309" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="k_0_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="4" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_7_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln48_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln48_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln55_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="k_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln60_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln63_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln63_8_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="1"/>
<pin id="372" dir="0" index="1" bw="4" slack="0"/>
<pin id="373" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_8/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln61_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="15" slack="0"/>
<pin id="377" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_1/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln61_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_2/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln61_5_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="15" slack="0"/>
<pin id="385" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_5/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln61_6_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_6/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln61_9_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="15" slack="0"/>
<pin id="393" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_9/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln61_10_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_10/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln61_13_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="15" slack="0"/>
<pin id="401" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_13/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln61_14_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_14/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln63_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="2"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln61_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="1"/>
<pin id="413" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln61_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln61_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="15" slack="1"/>
<pin id="420" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_3/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln61_4_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_4/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sext_ln61_7_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="15" slack="1"/>
<pin id="427" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_7/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln61_8_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="0"/>
<pin id="430" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_8/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sext_ln61_11_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="15" slack="1"/>
<pin id="434" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_11/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sext_ln61_12_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_12/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln63_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="29" slack="0"/>
<pin id="441" dir="0" index="1" bw="29" slack="0"/>
<pin id="442" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_3/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln63_7_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="29" slack="0"/>
<pin id="445" dir="0" index="1" bw="29" slack="0"/>
<pin id="446" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_7/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln63_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="29" slack="0"/>
<pin id="449" dir="0" index="1" bw="29" slack="0"/>
<pin id="450" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="29" slack="0"/>
<pin id="456" dir="0" index="2" bw="5" slack="0"/>
<pin id="457" dir="0" index="3" bw="6" slack="0"/>
<pin id="458" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="464" class="1007" name="mul_ln61_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="15" slack="0"/>
<pin id="466" dir="0" index="1" bw="16" slack="0"/>
<pin id="467" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_1/3 "/>
</bind>
</comp>

<comp id="470" class="1007" name="mul_ln61_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="15" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_3/3 "/>
</bind>
</comp>

<comp id="476" class="1007" name="mul_ln61_5_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="15" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="0"/>
<pin id="479" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_5/3 "/>
</bind>
</comp>

<comp id="482" class="1007" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="15" slack="0"/>
<pin id="484" dir="0" index="1" bw="16" slack="0"/>
<pin id="485" dir="0" index="2" bw="29" slack="0"/>
<pin id="486" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_7/3 add_ln63_5/3 "/>
</bind>
</comp>

<comp id="490" class="1007" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="494" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61/4 add_ln63_1/4 "/>
</bind>
</comp>

<comp id="498" class="1007" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="15" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_2/4 add_ln63_2/4 "/>
</bind>
</comp>

<comp id="506" class="1007" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="15" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_4/4 add_ln63_4/4 "/>
</bind>
</comp>

<comp id="514" class="1007" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="15" slack="0"/>
<pin id="516" dir="0" index="1" bw="16" slack="0"/>
<pin id="517" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="518" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_6/4 add_ln63_6/4 "/>
</bind>
</comp>

<comp id="522" class="1005" name="zext_ln48_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="1"/>
<pin id="524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln48_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="src_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="2"/>
<pin id="529" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="src1_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="1"/>
<pin id="534" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="src1_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="src2_addr_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="2"/>
<pin id="539" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="src2_addr "/>
</bind>
</comp>

<comp id="542" class="1005" name="src3_addr_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="1"/>
<pin id="544" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="src3_addr "/>
</bind>
</comp>

<comp id="547" class="1005" name="src4_addr_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="2"/>
<pin id="549" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="src4_addr "/>
</bind>
</comp>

<comp id="552" class="1005" name="src5_addr_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="1"/>
<pin id="554" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="src5_addr "/>
</bind>
</comp>

<comp id="557" class="1005" name="src6_addr_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="2"/>
<pin id="559" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="src6_addr "/>
</bind>
</comp>

<comp id="562" class="1005" name="src7_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="1"/>
<pin id="564" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="src7_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="icmp_ln55_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="571" class="1005" name="k_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="576" class="1005" name="add_ln63_8_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="2"/>
<pin id="578" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln63_8 "/>
</bind>
</comp>

<comp id="581" class="1005" name="dct_coeff_table_0_ad_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="1"/>
<pin id="583" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_ad "/>
</bind>
</comp>

<comp id="586" class="1005" name="dct_coeff_table_1_ad_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="1"/>
<pin id="588" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_ad "/>
</bind>
</comp>

<comp id="591" class="1005" name="dct_coeff_table_2_ad_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="1"/>
<pin id="593" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_ad "/>
</bind>
</comp>

<comp id="596" class="1005" name="dct_coeff_table_3_ad_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="1"/>
<pin id="598" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_ad "/>
</bind>
</comp>

<comp id="601" class="1005" name="dct_coeff_table_4_ad_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="3" slack="1"/>
<pin id="603" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_ad "/>
</bind>
</comp>

<comp id="606" class="1005" name="dct_coeff_table_5_ad_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="1"/>
<pin id="608" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_ad "/>
</bind>
</comp>

<comp id="611" class="1005" name="dct_coeff_table_6_ad_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="1"/>
<pin id="613" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_ad "/>
</bind>
</comp>

<comp id="616" class="1005" name="dct_coeff_table_7_ad_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="1"/>
<pin id="618" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_ad "/>
</bind>
</comp>

<comp id="621" class="1005" name="dct_coeff_table_0_lo_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="14" slack="1"/>
<pin id="623" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_lo "/>
</bind>
</comp>

<comp id="626" class="1005" name="mul_ln61_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="29" slack="1"/>
<pin id="628" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="dct_coeff_table_2_lo_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="15" slack="1"/>
<pin id="633" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_lo "/>
</bind>
</comp>

<comp id="636" class="1005" name="mul_ln61_3_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="29" slack="1"/>
<pin id="638" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61_3 "/>
</bind>
</comp>

<comp id="641" class="1005" name="dct_coeff_table_4_lo_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="15" slack="1"/>
<pin id="643" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_lo "/>
</bind>
</comp>

<comp id="646" class="1005" name="mul_ln61_5_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="29" slack="1"/>
<pin id="648" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61_5 "/>
</bind>
</comp>

<comp id="651" class="1005" name="dct_coeff_table_6_lo_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="15" slack="1"/>
<pin id="653" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_lo "/>
</bind>
</comp>

<comp id="656" class="1005" name="add_ln63_5_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="29" slack="1"/>
<pin id="658" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="299"><net_src comp="18" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="46" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="82" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="88" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="341"><net_src comp="330" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="346"><net_src comp="311" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="48" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="311" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="54" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="311" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="365"><net_src comp="354" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="369"><net_src comp="311" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="170" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="176" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="201" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="207" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="232" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="238" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="263" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="269" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="407" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="417"><net_src comp="274" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="279" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="284" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="289" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="451"><net_src comp="439" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="74" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="76" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="78" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="463"><net_src comp="453" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="468"><net_src comp="375" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="379" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="383" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="387" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="391" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="395" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="399" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="403" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="495"><net_src comp="411" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="414" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="490" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="503"><net_src comp="418" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="421" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="498" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="511"><net_src comp="425" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="428" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="506" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="519"><net_src comp="432" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="435" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="514" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="525"><net_src comp="326" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="530"><net_src comp="94" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="535"><net_src comp="101" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="540"><net_src comp="108" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="545"><net_src comp="115" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="550"><net_src comp="122" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="555"><net_src comp="129" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="560"><net_src comp="136" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="565"><net_src comp="143" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="570"><net_src comp="342" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="348" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="579"><net_src comp="370" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="584"><net_src comp="150" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="589"><net_src comp="163" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="594"><net_src comp="181" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="599"><net_src comp="194" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="604"><net_src comp="212" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="609"><net_src comp="225" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="614"><net_src comp="243" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="619"><net_src comp="256" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="624"><net_src comp="157" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="629"><net_src comp="464" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="634"><net_src comp="188" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="639"><net_src comp="470" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="644"><net_src comp="219" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="649"><net_src comp="476" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="654"><net_src comp="250" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="659"><net_src comp="482" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="514" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src | {}
	Port: src1 | {}
	Port: src2 | {}
	Port: src3 | {}
	Port: src4 | {}
	Port: src5 | {}
	Port: src6 | {}
	Port: src7 | {}
	Port: dst | {4 }
	Port: dct_coeff_table_0 | {}
	Port: dct_coeff_table_1 | {}
	Port: dct_coeff_table_2 | {}
	Port: dct_coeff_table_3 | {}
	Port: dct_coeff_table_4 | {}
	Port: dct_coeff_table_5 | {}
	Port: dct_coeff_table_6 | {}
	Port: dct_coeff_table_7 | {}
 - Input state : 
	Port: dct_1d : src | {3 4 }
	Port: dct_1d : src1 | {2 3 }
	Port: dct_1d : src2 | {3 4 }
	Port: dct_1d : src3 | {2 3 }
	Port: dct_1d : src4 | {3 4 }
	Port: dct_1d : src5 | {2 3 }
	Port: dct_1d : src6 | {3 4 }
	Port: dct_1d : src7 | {2 3 }
	Port: dct_1d : src_offset | {1 }
	Port: dct_1d : dst_offset | {1 }
	Port: dct_1d : dct_coeff_table_0 | {2 3 }
	Port: dct_1d : dct_coeff_table_1 | {2 3 }
	Port: dct_1d : dct_coeff_table_2 | {2 3 }
	Port: dct_1d : dct_coeff_table_3 | {2 3 }
	Port: dct_1d : dct_coeff_table_4 | {2 3 }
	Port: dct_1d : dct_coeff_table_5 | {2 3 }
	Port: dct_1d : dct_coeff_table_6 | {2 3 }
	Port: dct_1d : dct_coeff_table_7 | {2 3 }
  - Chain level:
	State 1
		zext_ln48_1 : 1
		src_addr : 1
		src1_addr : 1
		src2_addr : 1
		src3_addr : 1
		src4_addr : 1
		src5_addr : 1
		src6_addr : 1
		src7_addr : 1
	State 2
		icmp_ln55 : 1
		k : 1
		br_ln55 : 2
		zext_ln60 : 1
		zext_ln63 : 1
		add_ln63_8 : 2
		dct_coeff_table_0_ad : 2
		dct_coeff_table_0_lo : 3
		dct_coeff_table_1_ad : 2
		dct_coeff_table_1_lo : 3
		dct_coeff_table_2_ad : 2
		dct_coeff_table_2_lo : 3
		dct_coeff_table_3_ad : 2
		dct_coeff_table_3_lo : 3
		dct_coeff_table_4_ad : 2
		dct_coeff_table_4_lo : 3
		dct_coeff_table_5_ad : 2
		dct_coeff_table_5_lo : 3
		dct_coeff_table_6_ad : 2
		dct_coeff_table_6_lo : 3
		dct_coeff_table_7_ad : 2
		dct_coeff_table_7_lo : 3
	State 3
		sext_ln61_1 : 1
		sext_ln61_2 : 1
		mul_ln61_1 : 2
		sext_ln61_5 : 1
		sext_ln61_6 : 1
		mul_ln61_3 : 2
		sext_ln61_9 : 1
		sext_ln61_10 : 1
		mul_ln61_5 : 2
		sext_ln61_13 : 1
		sext_ln61_14 : 1
		mul_ln61_7 : 2
		add_ln63_5 : 3
	State 4
		dst_addr : 1
		sext_ln61 : 1
		mul_ln61 : 2
		sext_ln61_4 : 1
		mul_ln61_2 : 2
		sext_ln61_8 : 1
		mul_ln61_4 : 2
		sext_ln61_12 : 1
		mul_ln61_6 : 2
		add_ln63_1 : 3
		add_ln63_2 : 3
		add_ln63_3 : 4
		add_ln63_4 : 3
		add_ln63_6 : 3
		add_ln63_7 : 4
		add_ln63 : 5
		trunc_ln : 6
		store_ln63 : 7
		empty_12 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |          k_fu_348          |    0    |    0    |    12   |
|          |      add_ln63_8_fu_370     |    0    |    0    |    15   |
|    add   |      add_ln63_3_fu_439     |    0    |    0    |    36   |
|          |      add_ln63_7_fu_443     |    0    |    0    |    29   |
|          |       add_ln63_fu_447      |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln55_fu_342      |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_482         |    1    |    0    |    0    |
|          |         grp_fu_490         |    1    |    0    |    0    |
|  muladd  |         grp_fu_498         |    1    |    0    |    0    |
|          |         grp_fu_506         |    1    |    0    |    0    |
|          |         grp_fu_514         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      mul_ln61_1_fu_464     |    1    |    0    |    0    |
|    mul   |      mul_ln61_3_fu_470     |    1    |    0    |    0    |
|          |      mul_ln61_5_fu_476     |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   | dst_offset_read_read_fu_82 |    0    |    0    |    0    |
|          | src_offset_read_read_fu_88 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_7_fu_318        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     zext_ln48_1_fu_326     |    0    |    0    |    0    |
|          |      zext_ln48_fu_330      |    0    |    0    |    0    |
|   zext   |      zext_ln60_fu_354      |    0    |    0    |    0    |
|          |      zext_ln63_fu_366      |    0    |    0    |    0    |
|          |     zext_ln63_1_fu_407     |    0    |    0    |    0    |
|          |      zext_ln61_fu_411      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     sext_ln61_1_fu_375     |    0    |    0    |    0    |
|          |     sext_ln61_2_fu_379     |    0    |    0    |    0    |
|          |     sext_ln61_5_fu_383     |    0    |    0    |    0    |
|          |     sext_ln61_6_fu_387     |    0    |    0    |    0    |
|          |     sext_ln61_9_fu_391     |    0    |    0    |    0    |
|          |     sext_ln61_10_fu_395    |    0    |    0    |    0    |
|          |     sext_ln61_13_fu_399    |    0    |    0    |    0    |
|   sext   |     sext_ln61_14_fu_403    |    0    |    0    |    0    |
|          |      sext_ln61_fu_414      |    0    |    0    |    0    |
|          |     sext_ln61_3_fu_418     |    0    |    0    |    0    |
|          |     sext_ln61_4_fu_421     |    0    |    0    |    0    |
|          |     sext_ln61_7_fu_425     |    0    |    0    |    0    |
|          |     sext_ln61_8_fu_428     |    0    |    0    |    0    |
|          |     sext_ln61_11_fu_432    |    0    |    0    |    0    |
|          |     sext_ln61_12_fu_435    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       trunc_ln_fu_453      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    8    |    0    |   130   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln63_5_reg_656     |   29   |
|     add_ln63_8_reg_576     |    8   |
|dct_coeff_table_0_ad_reg_581|    3   |
|dct_coeff_table_0_lo_reg_621|   14   |
|dct_coeff_table_1_ad_reg_586|    3   |
|dct_coeff_table_2_ad_reg_591|    3   |
|dct_coeff_table_2_lo_reg_631|   15   |
|dct_coeff_table_3_ad_reg_596|    3   |
|dct_coeff_table_4_ad_reg_601|    3   |
|dct_coeff_table_4_lo_reg_641|   15   |
|dct_coeff_table_5_ad_reg_606|    3   |
|dct_coeff_table_6_ad_reg_611|    3   |
|dct_coeff_table_6_lo_reg_651|   15   |
|dct_coeff_table_7_ad_reg_616|    3   |
|      icmp_ln55_reg_567     |    1   |
|         k_0_reg_307        |    4   |
|          k_reg_571         |    4   |
|     mul_ln61_1_reg_626     |   29   |
|     mul_ln61_3_reg_636     |   29   |
|     mul_ln61_5_reg_646     |   29   |
|      src1_addr_reg_532     |    3   |
|      src2_addr_reg_537     |    3   |
|      src3_addr_reg_542     |    3   |
|      src4_addr_reg_547     |    3   |
|      src5_addr_reg_552     |    3   |
|      src6_addr_reg_557     |    3   |
|      src7_addr_reg_562     |    3   |
|      src_addr_reg_527      |    3   |
|     zext_ln48_1_reg_522    |    8   |
+----------------------------+--------+
|            Total           |   248  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_157 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_170 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_188 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_201 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_219 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_232 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_250 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_263 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_490    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_498    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_506    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_514    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   168  ||  8.832  ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   130  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   108  |
|  Register |    -   |    -   |   248  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    8   |   248  |   238  |
+-----------+--------+--------+--------+--------+
