{
  "module_name": "dcn301_smu.h",
  "hash_id": "72b20a7d1080e81092e1dcc0c96d80a14e7c0dcad339f1eafa42dada8094943c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/dcn301_smu.h",
  "human_readable_source": " \n\n#ifndef DAL_DC_301_SMU_H_\n#define DAL_DC_301_SMU_H_\n\n#define SMU13_DRIVER_IF_VERSION 2\n\ntypedef struct {\n\tuint32_t fclk;\n\tuint32_t memclk;\n\tuint32_t voltage;\n} df_pstate_t;\n\ntypedef struct {\n\tuint32_t vclk;\n\tuint32_t dclk;\n} vcn_clk_t;\n\ntypedef enum {\n\tDSPCLK_DCFCLK = 0,\n\tDSPCLK_DISPCLK,\n\tDSPCLK_PIXCLK,\n\tDSPCLK_PHYCLK,\n\tDSPCLK_COUNT,\n} DSPCLK_e;\n\ntypedef struct {\n\tuint16_t Freq; \n\tuint16_t Vid;  \n} DisplayClockTable_t;\n\ntypedef struct {\n\tuint16_t MinClock; \n\tuint16_t MaxClock; \n\tuint16_t MinMclk;\n\tuint16_t MaxMclk;\n\n\tuint8_t  WmSetting;\n\tuint8_t  WmType;  \n\tuint8_t  Padding[2];\n} WatermarkRowGeneric_t;\n\n\n#define NUM_WM_RANGES 4\n\ntypedef enum {\n\tWM_SOCCLK = 0,\n\tWM_DCFCLK,\n\tWM_COUNT,\n} WM_CLOCK_e;\n\ntypedef struct {\n  \n\tWatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];\n\n\tuint32_t     MmHubPadding[7]; \n} Watermarks_t;\n\n\n#define TABLE_WATERMARKS         1\n#define TABLE_DPMCLOCKS          4 \n\n\n#define VG_NUM_DCFCLK_DPM_LEVELS   7\n#define VG_NUM_DISPCLK_DPM_LEVELS  7\n#define VG_NUM_DPPCLK_DPM_LEVELS   7\n#define VG_NUM_SOCCLK_DPM_LEVELS   7\n#define VG_NUM_ISPICLK_DPM_LEVELS  7\n#define VG_NUM_ISPXCLK_DPM_LEVELS  7\n#define VG_NUM_VCN_DPM_LEVELS      5\n#define VG_NUM_FCLK_DPM_LEVELS     4\n#define VG_NUM_SOC_VOLTAGE_LEVELS  8\n\n\nstruct vg_dpm_clocks {\n\tuint32_t DcfClocks[VG_NUM_DCFCLK_DPM_LEVELS];\n\tuint32_t DispClocks[VG_NUM_DISPCLK_DPM_LEVELS];\n\tuint32_t DppClocks[VG_NUM_DPPCLK_DPM_LEVELS];\n\tuint32_t SocClocks[VG_NUM_SOCCLK_DPM_LEVELS];\n\tuint32_t IspiClocks[VG_NUM_ISPICLK_DPM_LEVELS];\n\tuint32_t IspxClocks[VG_NUM_ISPXCLK_DPM_LEVELS];\n\tvcn_clk_t VcnClocks[VG_NUM_VCN_DPM_LEVELS];\n\n\tuint32_t SocVoltage[VG_NUM_SOC_VOLTAGE_LEVELS];\n\n\tdf_pstate_t DfPstateTable[VG_NUM_FCLK_DPM_LEVELS];\n\n\tuint32_t MinGfxClk;\n\tuint32_t MaxGfxClk;\n\n\tuint8_t NumDfPstatesEnabled;\n\tuint8_t NumDcfclkLevelsEnabled;\n\tuint8_t NumDispClkLevelsEnabled;  \n\tuint8_t NumSocClkLevelsEnabled;\n\n\tuint8_t IspClkLevelsEnabled;  \n\tuint8_t VcnClkLevelsEnabled;  \n\tuint8_t spare[2];\n};\n\nstruct smu_dpm_clks {\n\tstruct vg_dpm_clocks *dpm_clks;\n\tunion large_integer mc_address;\n};\n\nstruct watermarks {\n  \n\tWatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];\n\n\tuint32_t     MmHubPadding[7]; \n};\n\n\nstruct display_idle_optimization {\n\tunsigned int df_request_disabled : 1;\n\tunsigned int phy_ref_clk_off     : 1;\n\tunsigned int s0i2_rdy            : 1;\n\tunsigned int reserved            : 29;\n};\n\nunion display_idle_optimization_u {\n\tstruct display_idle_optimization idle_info;\n\tuint32_t data;\n};\n\n\nint dcn301_smu_get_smu_version(struct clk_mgr_internal *clk_mgr);\nint dcn301_smu_set_dispclk(struct clk_mgr_internal *clk_mgr, int requested_dispclk_khz);\nint dcn301_smu_set_dprefclk(struct clk_mgr_internal *clk_mgr);\nint dcn301_smu_set_hard_min_dcfclk(struct clk_mgr_internal *clk_mgr, int requested_dcfclk_khz);\nint dcn301_smu_set_min_deep_sleep_dcfclk(struct clk_mgr_internal *clk_mgr, int requested_min_ds_dcfclk_khz);\nint dcn301_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz);\nvoid dcn301_smu_set_display_idle_optimization(struct clk_mgr_internal *clk_mgr, uint32_t idle_info);\nvoid dcn301_smu_enable_phy_refclk_pwrdwn(struct clk_mgr_internal *clk_mgr, bool enable);\nvoid dcn301_smu_enable_pme_wa(struct clk_mgr_internal *clk_mgr);\nvoid dcn301_smu_set_dram_addr_high(struct clk_mgr_internal *clk_mgr, uint32_t addr_high);\nvoid dcn301_smu_set_dram_addr_low(struct clk_mgr_internal *clk_mgr, uint32_t addr_low);\nvoid dcn301_smu_transfer_dpm_table_smu_2_dram(struct clk_mgr_internal *clk_mgr);\nvoid dcn301_smu_transfer_wm_table_dram_2_smu(struct clk_mgr_internal *clk_mgr);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}