#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17a1640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17a17d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1799b40 .functor NOT 1, L_0x17d1c40, C4<0>, C4<0>, C4<0>;
L_0x17d19a0 .functor XOR 1, L_0x17d1860, L_0x17d1900, C4<0>, C4<0>;
L_0x17d1b30 .functor XOR 1, L_0x17d19a0, L_0x17d1a60, C4<0>, C4<0>;
v0x17cecd0_0 .net *"_ivl_10", 0 0, L_0x17d1a60;  1 drivers
v0x17cedd0_0 .net *"_ivl_12", 0 0, L_0x17d1b30;  1 drivers
v0x17ceeb0_0 .net *"_ivl_2", 0 0, L_0x17d17c0;  1 drivers
v0x17cef70_0 .net *"_ivl_4", 0 0, L_0x17d1860;  1 drivers
v0x17cf050_0 .net *"_ivl_6", 0 0, L_0x17d1900;  1 drivers
v0x17cf180_0 .net *"_ivl_8", 0 0, L_0x17d19a0;  1 drivers
v0x17cf260_0 .var "clk", 0 0;
v0x17cf300_0 .net "f_dut", 0 0, L_0x17d16b0;  1 drivers
v0x17cf3a0_0 .net "f_ref", 0 0, L_0x17d0480;  1 drivers
v0x17cf440_0 .var/2u "stats1", 159 0;
v0x17cf4e0_0 .var/2u "strobe", 0 0;
v0x17cf580_0 .net "tb_match", 0 0, L_0x17d1c40;  1 drivers
v0x17cf640_0 .net "tb_mismatch", 0 0, L_0x1799b40;  1 drivers
v0x17cf700_0 .net "wavedrom_enable", 0 0, v0x17cd310_0;  1 drivers
v0x17cf7a0_0 .net "wavedrom_title", 511 0, v0x17cd3d0_0;  1 drivers
v0x17cf870_0 .net "x1", 0 0, v0x17cd490_0;  1 drivers
v0x17cf910_0 .net "x2", 0 0, v0x17cd530_0;  1 drivers
v0x17cfac0_0 .net "x3", 0 0, v0x17cd620_0;  1 drivers
L_0x17d17c0 .concat [ 1 0 0 0], L_0x17d0480;
L_0x17d1860 .concat [ 1 0 0 0], L_0x17d0480;
L_0x17d1900 .concat [ 1 0 0 0], L_0x17d16b0;
L_0x17d1a60 .concat [ 1 0 0 0], L_0x17d0480;
L_0x17d1c40 .cmp/eeq 1, L_0x17d17c0, L_0x17d1b30;
S_0x17a1960 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x17a17d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x178de70 .functor NOT 1, v0x17cd620_0, C4<0>, C4<0>, C4<0>;
L_0x17a2080 .functor AND 1, L_0x178de70, v0x17cd530_0, C4<1>, C4<1>;
L_0x1799bb0 .functor NOT 1, v0x17cd490_0, C4<0>, C4<0>, C4<0>;
L_0x17cfd60 .functor AND 1, L_0x17a2080, L_0x1799bb0, C4<1>, C4<1>;
L_0x17cfe30 .functor NOT 1, v0x17cd620_0, C4<0>, C4<0>, C4<0>;
L_0x17cfea0 .functor AND 1, L_0x17cfe30, v0x17cd530_0, C4<1>, C4<1>;
L_0x17cff50 .functor AND 1, L_0x17cfea0, v0x17cd490_0, C4<1>, C4<1>;
L_0x17d0010 .functor OR 1, L_0x17cfd60, L_0x17cff50, C4<0>, C4<0>;
L_0x17d0170 .functor NOT 1, v0x17cd530_0, C4<0>, C4<0>, C4<0>;
L_0x17d01e0 .functor AND 1, v0x17cd620_0, L_0x17d0170, C4<1>, C4<1>;
L_0x17d0300 .functor AND 1, L_0x17d01e0, v0x17cd490_0, C4<1>, C4<1>;
L_0x17d0370 .functor OR 1, L_0x17d0010, L_0x17d0300, C4<0>, C4<0>;
L_0x17d04f0 .functor AND 1, v0x17cd620_0, v0x17cd530_0, C4<1>, C4<1>;
L_0x17d0560 .functor AND 1, L_0x17d04f0, v0x17cd490_0, C4<1>, C4<1>;
L_0x17d0480 .functor OR 1, L_0x17d0370, L_0x17d0560, C4<0>, C4<0>;
v0x1799db0_0 .net *"_ivl_0", 0 0, L_0x178de70;  1 drivers
v0x1799e50_0 .net *"_ivl_10", 0 0, L_0x17cfea0;  1 drivers
v0x178dee0_0 .net *"_ivl_12", 0 0, L_0x17cff50;  1 drivers
v0x17cbc70_0 .net *"_ivl_14", 0 0, L_0x17d0010;  1 drivers
v0x17cbd50_0 .net *"_ivl_16", 0 0, L_0x17d0170;  1 drivers
v0x17cbe80_0 .net *"_ivl_18", 0 0, L_0x17d01e0;  1 drivers
v0x17cbf60_0 .net *"_ivl_2", 0 0, L_0x17a2080;  1 drivers
v0x17cc040_0 .net *"_ivl_20", 0 0, L_0x17d0300;  1 drivers
v0x17cc120_0 .net *"_ivl_22", 0 0, L_0x17d0370;  1 drivers
v0x17cc290_0 .net *"_ivl_24", 0 0, L_0x17d04f0;  1 drivers
v0x17cc370_0 .net *"_ivl_26", 0 0, L_0x17d0560;  1 drivers
v0x17cc450_0 .net *"_ivl_4", 0 0, L_0x1799bb0;  1 drivers
v0x17cc530_0 .net *"_ivl_6", 0 0, L_0x17cfd60;  1 drivers
v0x17cc610_0 .net *"_ivl_8", 0 0, L_0x17cfe30;  1 drivers
v0x17cc6f0_0 .net "f", 0 0, L_0x17d0480;  alias, 1 drivers
v0x17cc7b0_0 .net "x1", 0 0, v0x17cd490_0;  alias, 1 drivers
v0x17cc870_0 .net "x2", 0 0, v0x17cd530_0;  alias, 1 drivers
v0x17cc930_0 .net "x3", 0 0, v0x17cd620_0;  alias, 1 drivers
S_0x17cca70 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x17a17d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x17cd250_0 .net "clk", 0 0, v0x17cf260_0;  1 drivers
v0x17cd310_0 .var "wavedrom_enable", 0 0;
v0x17cd3d0_0 .var "wavedrom_title", 511 0;
v0x17cd490_0 .var "x1", 0 0;
v0x17cd530_0 .var "x2", 0 0;
v0x17cd620_0 .var "x3", 0 0;
E_0x179c520/0 .event negedge, v0x17cd250_0;
E_0x179c520/1 .event posedge, v0x17cd250_0;
E_0x179c520 .event/or E_0x179c520/0, E_0x179c520/1;
E_0x179c2b0 .event negedge, v0x17cd250_0;
E_0x17879f0 .event posedge, v0x17cd250_0;
S_0x17ccd50 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x17cca70;
 .timescale -12 -12;
v0x17ccf50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17cd050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x17cca70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17cd720 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x17a17d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x17d0940 .functor AND 1, L_0x17d0790, v0x17cd530_0, C4<1>, C4<1>;
L_0x17d0cc0 .functor AND 1, L_0x17d0940, L_0x17d0b10, C4<1>, C4<1>;
L_0x17d0e70 .functor AND 1, L_0x17d0dd0, v0x17cd530_0, C4<1>, C4<1>;
L_0x17d0f30 .functor AND 1, L_0x17d0e70, v0x17cd490_0, C4<1>, C4<1>;
L_0x17d1020 .functor OR 1, L_0x17d0cc0, L_0x17d0f30, C4<0>, C4<0>;
L_0x17d1200 .functor AND 1, v0x17cd620_0, L_0x17d1130, C4<1>, C4<1>;
L_0x17d1300 .functor AND 1, L_0x17d1200, v0x17cd490_0, C4<1>, C4<1>;
L_0x17d13c0 .functor OR 1, L_0x17d1020, L_0x17d1300, C4<0>, C4<0>;
L_0x17d1520 .functor AND 1, v0x17cd620_0, v0x17cd530_0, C4<1>, C4<1>;
L_0x17d1590 .functor AND 1, L_0x17d1520, v0x17cd490_0, C4<1>, C4<1>;
L_0x17d16b0 .functor OR 1, L_0x17d13c0, L_0x17d1590, C4<0>, C4<0>;
v0x17cd930_0 .net *"_ivl_1", 0 0, L_0x17d0790;  1 drivers
v0x17cd9f0_0 .net *"_ivl_10", 0 0, L_0x17d0e70;  1 drivers
v0x17cdad0_0 .net *"_ivl_12", 0 0, L_0x17d0f30;  1 drivers
v0x17cdbc0_0 .net *"_ivl_14", 0 0, L_0x17d1020;  1 drivers
v0x17cdca0_0 .net *"_ivl_17", 0 0, L_0x17d1130;  1 drivers
v0x17cddb0_0 .net *"_ivl_18", 0 0, L_0x17d1200;  1 drivers
v0x17cde90_0 .net *"_ivl_2", 0 0, L_0x17d0940;  1 drivers
v0x17cdf70_0 .net *"_ivl_20", 0 0, L_0x17d1300;  1 drivers
v0x17ce050_0 .net *"_ivl_22", 0 0, L_0x17d13c0;  1 drivers
v0x17ce1c0_0 .net *"_ivl_24", 0 0, L_0x17d1520;  1 drivers
v0x17ce2a0_0 .net *"_ivl_26", 0 0, L_0x17d1590;  1 drivers
v0x17ce380_0 .net *"_ivl_5", 0 0, L_0x17d0b10;  1 drivers
v0x17ce440_0 .net *"_ivl_6", 0 0, L_0x17d0cc0;  1 drivers
v0x17ce520_0 .net *"_ivl_9", 0 0, L_0x17d0dd0;  1 drivers
v0x17ce5e0_0 .net "f", 0 0, L_0x17d16b0;  alias, 1 drivers
v0x17ce6a0_0 .net "x1", 0 0, v0x17cd490_0;  alias, 1 drivers
v0x17ce740_0 .net "x2", 0 0, v0x17cd530_0;  alias, 1 drivers
v0x17ce940_0 .net "x3", 0 0, v0x17cd620_0;  alias, 1 drivers
L_0x17d0790 .reduce/nor v0x17cd620_0;
L_0x17d0b10 .reduce/nor v0x17cd490_0;
L_0x17d0dd0 .reduce/nor v0x17cd620_0;
L_0x17d1130 .reduce/nor v0x17cd530_0;
S_0x17ceab0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x17a17d0;
 .timescale -12 -12;
E_0x179c770 .event anyedge, v0x17cf4e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17cf4e0_0;
    %nor/r;
    %assign/vec4 v0x17cf4e0_0, 0;
    %wait E_0x179c770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17cca70;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17cd490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd530_0, 0;
    %assign/vec4 v0x17cd620_0, 0;
    %wait E_0x179c2b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17879f0;
    %load/vec4 v0x17cd620_0;
    %load/vec4 v0x17cd530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17cd490_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17cd490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd530_0, 0;
    %assign/vec4 v0x17cd620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x179c2b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17cd050;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x179c520;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x17cd490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd530_0, 0;
    %assign/vec4 v0x17cd620_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17a17d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cf260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cf4e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17a17d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17cf260_0;
    %inv;
    %store/vec4 v0x17cf260_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17a17d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17cd250_0, v0x17cf640_0, v0x17cfac0_0, v0x17cf910_0, v0x17cf870_0, v0x17cf3a0_0, v0x17cf300_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17a17d0;
T_7 ;
    %load/vec4 v0x17cf440_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17cf440_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17cf440_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17cf440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17cf440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17cf440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17cf440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17a17d0;
T_8 ;
    %wait E_0x179c520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17cf440_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cf440_0, 4, 32;
    %load/vec4 v0x17cf580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17cf440_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cf440_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17cf440_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cf440_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17cf3a0_0;
    %load/vec4 v0x17cf3a0_0;
    %load/vec4 v0x17cf300_0;
    %xor;
    %load/vec4 v0x17cf3a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17cf440_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cf440_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17cf440_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cf440_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/truthtable1/iter0/response1/top_module.sv";
