-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Tue Aug 15 15:53:14 2023
-- Host        : Laptop-Bavo running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Xilinx/Projects/vga_visualizer/vga_visualizer.srcs/sources_1/ip/rom_mydogs_greyscale_3of4/rom_mydogs_greyscale_3of4_sim_netlist.vhdl
-- Design      : rom_mydogs_greyscale_3of4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_3of4_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_3of4_bindec : entity is "bindec";
end rom_mydogs_greyscale_3of4_bindec;

architecture STRUCTURE of rom_mydogs_greyscale_3of4_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_3of4_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_3of4_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end rom_mydogs_greyscale_3of4_blk_mem_gen_mux;

architecture STRUCTURE of rom_mydogs_greyscale_3of4_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[0]\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => \douta[2]\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \douta[1]\(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => \douta[2]\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \douta[2]_0\(0),
      O => douta(2)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFF4C0406CDEE5F3DF83E109E18FFFFFFFFFFFFFFFBC00466CFC01F9FE83E1",
      INIT_01 => X"F3F783F101E19FFFFFFFFFFFFFFFFA0047CC86E7F3F783E101E09FFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFC0047EC97CF67F7C3F100C19FFFFFFFFFFFFFFFBC0143EC96C7",
      INIT_03 => X"45F482BFC7D763FE028F9FFFFFFFFFFFFFFFF68047E4939FE7D7C3F3028B9FFF",
      INIT_04 => X"421EBFFFFFFFFFFFFFFFF0004FC4C6BF8FD7E3FE421E9FFFFFFFFFFFFFFFFC88",
      INIT_05 => X"FFFFDA0047D5EB7F8F97E7FE81FEBFFFFFFFFFFFFFFFF00047DCEF3F8FD7E3FE",
      INIT_06 => X"1FD353FFD8FEBFFFFFFFFFFFFFFFD8005BC76C671FD3FBFF81FEBFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFB2045BD7D3893B9573FF98FF9FFFFFFFFFFFFFFFFD0049C7E7E8",
      INIT_08 => X"6BCEA7383F3173FE080EBFFFFFFFFFFFFFFFF9006BC680183B3573FFA8BEBFFF",
      INIT_09 => X"600DBFFFFFFFFFFFFFFFD9020ACE69B81F3D77FE680EBFFFFFFFFFFFFFFFFE02",
      INIT_0A => X"FFFFF4006FCFF8001EC52BFC340D7FFFFFFFFFFFFFFFBA806F4EE8000E3D2FFE",
      INIT_0B => X"1F410BFE979DFFFFFFFFFFFFFFFFEC006FC7FC001E412BFC370DFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFF200EFBCFA023C691FFD579CFFFFFFFFFFFFFFFFFC0067C7FA02",
      INIT_0D => X"E95F601E7DB905FF4832FFFFFFFFFFFFFFFFFC006B1EFA0634F91DFF4BD8FFFF",
      INIT_0E => X"E375FFFFFFFFFFFFFFFFFE01FA33E01EF5A905FFE137FFFFFFFFFFFFFFFFF400",
      INIT_0F => X"FFFFF601E3C4201FB9AD1FFF73E7FFFFFFFFFFFFFFFFFF01EFDC801FAB8D0FFF",
      INIT_10 => X"324D66FBB3EBFFFFFFFFFFFFFFFFFB01EF983FFFB34D27FFF3EDFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFC03E0CF8073B64506FF5FCFFFFFFFFFFFFFFFFFFE01E58C0CF7",
      INIT_12 => X"FD3F1FE81698037FB03FFFFFFFFFFFFFFFFFFD03ECFA3CE0148483FF2F3FFFFF",
      INIT_13 => X"C79FFFFFFFFFFFFFFFFFFF03FA0FDC1A0098837FD0FFFFFFFFFFFFFFFFFFF303",
      INIT_14 => X"FFFFFF87FD87BF112103834FF45FFFFFFFFFFFFFFFFFFF03F907FC113989030F",
      INIT_15 => X"61210107F9FFFFFFFFFFFFFFFFFFFD03DF071FC02101810BF47FFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFC07B0182040E201810FFFFFFFFFFFFFFFFFFFFFFD03900321C0",
      INIT_17 => X"DFC6C06002538117FFFFFFFFFFFFFFFFFFFFF88798CC2040C2438113FFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFD06FD63C04006D3C015FFFFFFFFFFFFFFFFFFFFFF85",
      INIT_19 => X"FFFFFD059F38E0C005B18177FFFFFFFFFFFFFFFFFFFFFE8FF831E0C02C91C116",
      INIT_1A => X"1131C37BFFFFFFFFFFFFFFFFFFFFF60FDD18E0C011B1C175FFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFF0FFE8F00F07311C53FFFFFFFFFFFFFFFFFFFFFFD8FDF1C7900",
      INIT_1C => X"DE8381E067C8EE37FFFFFFFFFFFFFFFFFFFFFD4FFE8301F067C9CA3BFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFA1FDE80E3C027C9FE277FFFFFFFFFFFFFFFFFFFFB56",
      INIT_1E => X"FFFFFC1FFFE28DE10F89DC2F7FFFFFFFFFFFFFFFFFFFFC1FFFE018200F88FC2E",
      INIT_1F => X"0B08DC2EFFFFFFFFFFFFFFFFFFFFFE1EBFF3C7E18D89DE2B7FFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFE1FFFA5F1C63B087C2F7FFFFFFFFFFFFFFFFFFFF61FFFABF5C2",
      INIT_21 => X"BF897386E7FBFC6FFFFFFFFFFFFFFFFFFFFFF25F9FA2F0C41279FC2FFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFF21EF784130CE7FFFC6FFFFFFFFFFFFFFFFFFFFFF04F",
      INIT_23 => X"FFFFF83C77FC007FEFE7FC7F7FFFFFFFFFFFFFFFFFFFFA1EF7FAEC5DEFF7FC7F",
      INIT_24 => X"FFDFFC4D07BFFFFFFFFFFFFFFFFFDC3C7FDDE17FDFEFFC7F2FFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFF763CBDCD7EFBDF3FFC6E1F3FFFFFFFFFFFFFFFFFBE3C7DDDF37F",
      INIT_26 => X"9FCA2107FBFE0C455F3FFFFFFFFFFFFFFFFFBE093FC400CFBEFF884D3F3FFFFF",
      INIT_27 => X"3F3FFFFFFFFFFFFFFFFFF80C0FE7A7CFF7FE8C44873FFFFFFFFFFFFFFFFFF80D",
      INIT_28 => X"FFFFF00D0FF790C7BFF908467FBFFFFFFFFFFFFFFFFFF00D0FFB1E47DFFC0841",
      INIT_29 => X"FFF048506BBFFFFFFFFFFFFFFFFFF80407FBC6C77FF008506BBFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFA04270EDF17FFE048486BBFFFFFFFFFFFFFFFFFF8040738C905",
      INIT_2B => X"01005F3FF3C0584067BFFFFFFFFFFFFFFFFFF40403036F0FFFC0484167FFFFFF",
      INIT_2C => X"5FBFFFFFFFFFFFFFFFFFF00701003FF8024818606FBFFFFFFFFFFFFFFFFFFA07",
      INIT_2D => X"FFFFFC23A08067FFF038183077BFFFFFFFFFFFFFFFFFF003C1000C04003C1820",
      INIT_2E => X"F00018387FFFFFFFFFFFFFFFFFFFF027C000763FF010183C67BFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFF623E000D61FF060303F0F3FFFFFFFFFFFFFFFFFF867C000B63F",
      INIT_30 => X"E001520BF1E0707F3F3FFFFFFFFFFFFFFFFFF827E0005619F160303F0F3FFFFF",
      INIT_31 => X"55EFFFFFFFFFFFFFFFFFF822E1014005F1E0307F1FCFFFFFFFFFFFFFFFFFFAA3",
      INIT_32 => X"FFFFF6016101E003E05FF47F1413FFFFFFFFFFFFFFFFF663E0036007E049747F",
      INIT_33 => X"C99F747F0905FFFFFFFFFFFFFFFFFE01F301A003E2DF747F050BFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFC44F1C0000FCDBFF47F1003FFFFFFFFFFFFFFFFFC80F1800007",
      INIT_35 => X"79E00007D97FE43F2003FFFFFFFFFFFFFFFFFE87F1E0000FCC3FE47F0003FFFF",
      INIT_36 => X"40013FFFFFFFFFFFFFFFFE93F8F00007907FE4078000BFFFFFFFFFFFFFFFFF17",
      INIT_37 => X"FFFFFF23CFB0001F39FFCC0740013FFFFFFFFFFFFFFFFE0FBFF0000FB0FFE407",
      INIT_38 => X"73FF0C568000BFFFFFFFFFFFFFFFFE05E7F0003F31FFDC060000FFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFF20FED0003E7FFF147780001FFFFFFFFFFFFFFFFF25F3F0001F",
      INIT_3A => X"7F58063E7FFFBFFF40006FFFFFFFFFFFFFFFFF64FF58043E7FFF1C7740000FFF",
      INIT_3B => X"00007FFFFFFFFFFFFFFFFF007F9C067E7FEDDFEF00006FFFFFFFFFFFFFFFFF24",
      INIT_3C => X"FFFFFD367E4E0EFCFFFF1FFD00006FFFFFFFFFFFFFFFFE307FCC0C7EFFFE9FFD",
      INIT_3D => X"FFDF9DFF0000CFFFFFFFFFFFFFFFFF1771AE1FF0FFFF1FFD00006FFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFF7FDE7BDDB31F1FFBC9CFF0000CFFFFFFFFFFFFFFFFFA7A9971BF1",
      INIT_3F => X"4DADE1E7CEFD9DFF0300DFFFFFFFFFFFFFFFEDCFFD8FF1F1DCBD9CFF0000DFFF",
      INIT_40 => X"00005FFFFFFFFFFFFFFF808F7DE6C1EF8FFF9CFF01005FFFFFFFFFFFFFFFC08F",
      INIT_41 => X"0000008C7AE0003FC9FF057F00005FFFFFFFFFFFFE01009E7BC200DF8DFF08FF",
      INIT_42 => X"E3FF007F01804FFFFFFFFFFC0000008C7AF0001FE3FF047F00805FFFFFFFFFFF",
      INIT_43 => X"FFFE19FC00001FEC1AC031FFCF3F003F01804FFFFFFFFFF80000000E7AF0703F",
      INIT_44 => X"0AE061FFEF3E08FF00C05FFFFFF819F80000FFEC1AC021FFCF1F003F00C05FFF",
      INIT_45 => X"00405FFFEF11199807F600E608E003FFFF3E0E7F00405FFFFFD019F8003FFFEE",
      INIT_46 => X"C0009FE614F007FFFE3E0FF700207FF00F0309BFFC0011E60CF003FFFF3E1FFF",
      INIT_47 => X"FA7E07FF000070000F321FFF01E5FFE610F007FFFE3E0FFF00207C000F120BFF",
      INIT_48 => X"1F1000000FFDFFF6127807FFF27C0FFF00406000059FFCA40FFFFFF612F807FF",
      INIT_49 => X"137E03FFF27C0FFF004060007F00000008601FF2127C07FFFA7C0FFF00406000",
      INIT_4A => X"801063FE0020000001001FF2013E03FFFAFC0FFFC000600FA020000000001FF2",
      INIT_4B => X"0000009305BE0FFFF2FC1FFF80107F00000000000000025201BE07FFF3FC0FFF",
      INIT_4C => X"F1FC5FFF00083FF000000000000001930B9F1FFFF1FC1FFF8008203000000000",
      INIT_4D => X"000000000007BDF30CE71FFFF5FC9FFF80083FF000000000000181F30BCF1FFF",
      INIT_4E => X"04F39FFFF5FC8FFF0000B80000000000000FFFFB04E39FFFF5FC8FFF0000B800",
      INIT_4F => X"0010B80000000000100FFFF106FBBFFFF5FC8FFF0000B80000000000000FFFF3",
      INIT_50 => X"6BFFFFF106FC1FFFC9FDBFFF000130000000003073EFFFF107F89FFFF9FD9FFF",
      INIT_51 => X"89FD1FF70001700000001F807C6FFEF107FC1FFFC9FD3FFF00017000000001D0",
      INIT_52 => X"005F9002DFFFFFB986FE1FFF93E53FEF000070000003FE043E5FFEF907FE1FFF",
      INIT_53 => X"887F1FFF93513FFF000200000DCFE8D08FFBEFB9087F1FFF93D13FEF00020000",
      INIT_54 => X"00020003FFC064980FFFBFB888FF1FFF9351FFFF000200003FCC209A8FEFEFB9",
      INIT_55 => X"3AFBF7F08FBFFFFFAB63FFD00004006EFFDB741E0EFFFFF88CFF8FFFA363FDDC",
      INIT_56 => X"CAE3FF5700040703801F54E6B32FB7F88FBFFFFFAA63FF9600040302C01B9C8E",
      INIT_57 => X"BEE8990C2F3E8FF8979FFFFF58E7FF7FC00818043FBB15C6BFAFB6F88F9FFFFF",
      INIT_58 => X"DB4FFFFF79EFFB3F6019B5E79EFCF8082316CFF2831FFFFF58E7FA3F6009940D",
      INIT_59 => X"2015CFFF5FFBDC080936DFF2DB4FFFFF39EFFBFE6015CFF7DFFBFC000136DFF2",
      INIT_5A => X"DAAFDF738AC3FFFEF3FECDFF023FFFFEF3324006C0AEC7F38AC7FFFEBFFF0FFE",
      INIT_5B => X"77FEC07F005FF3FFE0205023628E54E38867FFFD77FEF0BF013FFFFFFB304006",
      INIT_5C => X"EE0D90B60139EC9308FBFFFDFFFC807E20BFFBFFE608B02222858D730873FFFD",
      INIT_5D => X"12F8FFFA6FFDB7FCC87FE2DFF60280A80FC4394B0AFEFFFEEFFF87D818BF7FDF",
      INIT_5E => X"D10E7FFDE200838FB16C08B112FCFFFAEFF9B7F8C02FFFFFE200838FEEC16471",
      INIT_5F => X"61CFFFD77AE23FC3EFF3EFFEE7542DFF982407F0920577D152F8FFF37FF3E7F8",
      INIT_60 => X"6FE3FFD6FAC17FA5080601B0007FFFC33A403F036FE3FFDEEEE317FA9804E449",
      INIT_61 => X"ABCE49E3FF9FF6EE3BC02F034CC7F83BF761374C041C55708FFFFFCF3A603901",
      INIT_62 => X"00F427234F8FFDFD9FA6EA7E3FBC9C15E98BF69E01E027234FC7FCF9DFA63B3F",
      INIT_63 => X"4FA68518157403FB80A586FC00FE07224F8E9FFD5FA6EEFC376BC23CE0AAA60C",
      INIT_64 => X"9100FFE004FC0E21C58FEFF708869530174002BB80285F9C01FE0F21CD8E8DFF",
      INIT_65 => X"FDDC7FFE504EE80418325BC9B3C3FFF006700E23FCDC77FBC88CF8300888368B",
      INIT_66 => X"2FFAC401F08B6FF0009C0E63EDFC3FFFB43BE80C1B77CB3191836FF007F80C23",
      INIT_67 => X"033C1803F9BF9FFFFEE3900C3618008140402B70023C1823B8BF3FFFFCE3D80C",
      INIT_68 => X"7CADB04E0EAC800318011F60033C0023F9B89FFEF8AAB00C0E8C009318001E60",
      INIT_69 => X"4410FB80016C1003E93013FFBF98704E1E8890010C01FBC0033C1003E93817FF",
      INIT_6A => X"7B2017FF7FB42CAF3F3CB826C8164BC1803C0007693015FFBFFFA0401F0EB802",
      INIT_6B => X"FF54324207079FC3E27C0007EB201E5F3FDC2C87FF2CB00000124FE1A27C1007",
      INIT_6C => X"72E88017E110037F2BFC23C3FF5C0601270F9BC363F88007E9000E5F0FF027A1",
      INIT_6D => X"07FF0009FF68320282C2E1D472E00E07A9184BFB0FFE6181FF14B42146079782",
      INIT_6E => X"4210B6D443E0FF0E251C4FFA05FFF005FF662102C2D4A3D443E0EF0FA1184BFB",
      INIT_6F => X"E14FCBFA00FFF17FFF770CB358F09591C3E0FE916547CFFA04FFD839FFF7C12D",
      INIT_70 => X"FF27DCF5B6A437806203FE12C27F83FF01FFFB7EFF53CEBFFCF059C0C3E3FEC3",
      INIT_71 => X"20BB1C16367885F70313FE7EFF3F79976B28172022ABAC13E73813FF03BFFC7E",
      INIT_72 => X"03F3FF3BFEEB7FEBA3E63E2225BADD14411C84FF02D3FF79FF6FF9AF6B5245A2",
      INIT_73 => X"96DFBAC69CF7FD2F08FE7AFD03F0FF877C8E2E00B6BDBAC63CBFBF3720E459FD",
      INIT_74 => X"AF3E7BFF03F8EFC871A0BC15D69BB226CEB3D36AECBE7BFF03F0FF8679A42E10",
      INIT_75 => X"3F2E5B588EF23384395D9DFA16BFF35D03F8EFEAC7A3FA1D4689FBA6DEFB9767",
      INIT_76 => X"53A1FE791CEFAB7F01E9D7F24F5EDEDA82E3B3A461BBBCFCD6EFE2E501F9C5F2",
      INIT_77 => X"01F5EDF0767F9FDFC4E3953FF5281EBCCA77F38F09E9F7F06F5EEBDC01E5E386",
      INIT_78 => X"582A20F04FA6B60DCE703FFB10F7DD7053FFEC7F701BA4F2EC82061DC6F1BFBB",
      INIT_79 => X"6D9C9BFF00FF1CF0DBF7EDE81681B6549B29720C66E0869F01F79CF05BFFECFA",
      INIT_7A => X"D933D454D80DC3CDDE0A5A89815440D80FF71EF1FBFFF7C75483B597A503FB8F",
      INIT_7B => X"B4982C59C13CEC2F1F626361D873D419205A7ED73A95C74FA9D8870F1FC627E1",
      INIT_7C => X"28E21DE3F8E3E598C49101DCB691FA733A6C2E7F1062F323FA72E409109F40CD",
      INIT_7D => X"7F327722900203DE168223A32FE207C7FEC0E62EAC2120520B1C11FBB652A2AB",
      INIT_7E => X"6E6628903FD26046DE83A3A057B0577A9056A37676D2A1E43FE240C6DEC0A324",
      INIT_7F => X"DF82AA99994D09830476A08CBF8B1A7A7FD3F04FD28383282F1183B0D2C5E07F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal ram_ena : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F0FE54EE028D3A4B603BF7FD5F94FF1658C4E8BD06FA0D49D6F043D36FBBF3ED",
      INIT_01 => X"23FBF4519DBDFE1EA27347B9347C2512B871A983607FF67DDF95FFC90833E97F",
      INIT_02 => X"8571CDC02FC515E479B09B3A47FB34500377FEFFF5FEB5B8115E19E114A6117E",
      INIT_03 => X"9791131BD7893BD0027F3DE14E3774443CE09EF35890010947893A50027B3FF2",
      INIT_04 => X"C279F3CC00E5B666ED2066FC9BD497631F2939D0027FF54D87EB18813E229DBC",
      INIT_05 => X"C049E43333245B65DFE9361DC630E7E051E03A54AA84F28B12E9BBE8FEE13010",
      INIT_06 => X"EDE9EA8FF6789F82E8497D1D3929EEE391804558DDE922DFE6788C942DEEECCE",
      INIT_07 => X"15C6E40C8508F835C1EF9448E6EFE08DF678F67A58C6B3AC12307B0815F0F85D",
      INIT_08 => X"9D14BA51FE6E729FEE78F7FD35E7F9042C50F296D9E6DE4CFE6FF29FFE78F7FC",
      INIT_09 => X"FEDCB8F81EBC7E4A77E2CF307027F004FF7E7E9FEE78BF7938C0E9EE22B57DC8",
      INIT_0A => X"0CBB0389E64FE422FF3EBF3F7FDCB8C364340FFD701E0805D5EB6111EF3EBF17",
      INIT_0B => X"4576DFF64FEF9BE3F4EDD72E86DF3DB6623932ABEE76FF6E5F6DBA03AF0F76FF",
      INIT_0C => X"9C7BED3AD6344A0FD0B79D5DD96EDFE3E79F87F7CF3BAE84DFBE55634FF36119",
      INIT_0D => X"D49D322C747EEE42EE1FA7FFF6177DF27E1E8F4F4A9B67CBFD7EDED3E69F87FF",
      INIT_0E => X"7F13B7FFF9FD2DBFA4E35DF8A43F317E747EAE43EC1FA7EFF4FE1D9BECD58F1D",
      INIT_0F => X"DBD67DA5E06B787907D6F68F7F733FFDFFFEFF3F1F79FA8479C7F1BE9EFEAE44",
      INIT_10 => X"E452F99D535B1F3FFFFB7F7BE492E68A8839AD946F56F79F7F7B3FFDF7B23826",
      INIT_11 => X"FCF7ED019FFAFBFFE6F220B0FB52FD9B364F1FFFFFFFF61F64F87FBE9BBA2419",
      INIT_12 => X"C2D893FFF3B37F92F64F1F33F8FEF08007A2D7A82BDC52EFFBF2FF9AB6471FA7",
      INIT_13 => X"56DB99FFEFF8850000033BBAE728573BF3B37F96D6CD1A7FFFFE318004FF5FAA",
      INIT_14 => X"00000250958C50C0C06147DE96DB9F7BFBF2000004005F3CEF2A9950D1F34FD5",
      INIT_15 => X"C0614079265F2FB5E7700800080180C3E9AFCE61C06143FB9EDF8FFEF5440000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ena,
      I1 => addra(15),
      I2 => addra(14),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000003031CFEF00C37FC1E080100000000000000000003011CFCF00617FC1E",
      INIT_01 => X"0C3FFC0E000100000000000000000003023CFEE00C3FFC1E0001000000000000",
      INIT_02 => X"0000000000000000061CEBC0983FFC0E000100000000000000000002061CEEE0",
      INIT_03 => X"0E0CFC00381FFC00020F00000000000000000000061CEFC0181FFC0C020B0000",
      INIT_04 => X"421F000000000000000000000E3CB900701FFC00421F00000000000000000000",
      INIT_05 => X"00000000062D9000705FF80001FF0000000000000000000006249000701FFC00",
      INIT_06 => X"E05F5C0018FF00000000000000000000023F9018E05FF40001FF000000000000",
      INIT_07 => X"0000000000000000142F3C76C41F7C0058FF00000000000000000000123F1817",
      INIT_08 => X"043F78C7C03F7C00680F00000000000000000000043F7FE7C4BF7C0048BF0000",
      INIT_09 => X"000E00000000000000000000253FFE47E03F7800080F00000000000000000000",
      INIT_0A => X"00000000203FFFFFE05F2C00040E0000000000000000000020BFFFFFF13F2800",
      INIT_0B => X"E05F0C00879E00000000000000000000643FFFFFE05F2C00070E000000000000",
      INIT_0C => X"00000000000000006943FFFDC07F1C00479E00000000000000000000623FFFFD",
      INIT_0D => X"E880FFE185BF0600403C00000000000000000000F841FFF9C0FF1E0043DE0000",
      INIT_0E => X"E37800000000000000000000F2847FE10DAF0600E13800000000000000000000",
      INIT_0F => X"00000000FFC0DFE01DAB1E00F3F800000000000000000000F7C17FE01F8B0E00",
      INIT_10 => X"FE4B670073F000000000000000000001F7F820007F4B260073F0000000000000",
      INIT_11 => X"0000000000000001F0FF807FEE4B07003FF000000000000000000001F5FC0F00",
      INIT_12 => X"FA3FFFF7EE9703800FC000000000000000000003FAFBFCFFEC8B83001FC00000",
      INIT_13 => X"080000000000000000000003FE0FFFE5F89703800F0000000000000000000003",
      INIT_14 => X"00000003F887BFEED11F83B0000000000000000000000003FC07FFEEC99703F0",
      INIT_15 => X"913F81F0000000000000000000000007F8871FFFD11F81F00000000000000000",
      INIT_16 => X"0000000000000007F9F8207F023F81F0000000000000000000000007F9C321FF",
      INIT_17 => X"FFFEC07FE27F81E0000000000000000000000007F9FC207F227F81E000000000",
      INIT_18 => X"000000000000000000000006FD7FC07FE6FFC1E0000000000000000000000007",
      INIT_19 => X"0000000FFF3FE0FFCDFFC080000000000000000000000007FD3FE0FFECFFC0E0",
      INIT_1A => X"D1FFC28000000000000000000000000FFD1FE0FFD9FFC0800000000000000000",
      INIT_1B => X"000000000000000FFE8FFF0FF3DFC6C000000000000000000000000FFF1FF9FF",
      INIT_1C => X"FE83FE1FE7CFE9C000000000000000000000000FFE83FE0FE7CFCDC000000000",
      INIT_1D => X"00000000000000000000000FFE80FC3FE7CFF1C000000000000000000000000E",
      INIT_1E => X"0000001FFFE00FFE8F8FE3C000000000000000000000001FFFE01FFF8F8FE3C0",
      INIT_1F => X"0F0F03C000000000000000000000001EBFF007FE8F8FE1C00000000000000000",
      INIT_20 => X"000000000000001FFFBC01FA3F0F03C000000000000000000000001FFFB805FD",
      INIT_21 => X"BF8F13F8FFFC038000000000000000000000001FBFBE00FC1E7E03C000000000",
      INIT_22 => X"00000000000000000000001EFF8713F0FFF8038000000000000000000000001F",
      INIT_23 => X"0000001C7FC1FFC3FFF8038000000000000000000000001EFFC3FFA1FFF80380",
      INIT_24 => X"FFE0038000000000000000000000001C7FC11E03FFF003800000000000000000",
      INIT_25 => X"000000000000001CBFE18203DFC0038000000000000000000000001C7FC10C03",
      INIT_26 => X"9FFA2107FC01F3800000000000000000000000393FF06007BF00778000000000",
      INIT_27 => X"00000000000000000000003C0FFFA7CFF801738000000000000000000000003D",
      INIT_28 => X"0000003D0FF87F07C006F78000000000000000000000003D0FF4FF07E003F780",
      INIT_29 => X"000FF78014000000000000000000003C07FC3907800FF7801400000000000000",
      INIT_2A => X"000000000000003C270F3F18001FF78014000000000000000000003C073F3706",
      INIT_2B => X"010060C00C3FE78018000000000000000000003C03039F10003FF78018000000",
      INIT_2C => X"20000000000000000000003F01003007FDBFE78010000000000000000000003F",
      INIT_2D => X"0000001FA08007FFFFFFE7C000000000000000000000003FC1000FFFFFFFE7C0",
      INIT_2E => X"FFFFE7C000000000000000000000001FC000063FFFFFE7C00000000000000000",
      INIT_2F => X"000000000000001FE000061FFFFFCFC000000000000000000000001FC000063F",
      INIT_30 => X"E000020BFFFF8F8000000000000000000000001FE0000619FFFFCFC000000000",
      INIT_31 => X"03F00000000000000000001FE1000005FFFFCF8000300000000000000000001F",
      INIT_32 => X"0000001FE1000003FFE00B80041C0000000000000000001FE0000007FFF68B80",
      INIT_33 => X"F7E08B8018060000000000000000001FF3000003FDE08B800C0C000000000000",
      INIT_34 => X"000000000000001BF1C0000FF3C00B8030020000000000000000001FF1800007",
      INIT_35 => X"F9E00007E7801BC0200200000000000000000018F1E0000FF3C01B8020020000",
      INIT_36 => X"00018000000000000000001C78F00007EF801BF8000100000000000000000018",
      INIT_37 => X"0000001C3FF0001FC60033F84001800000000000000000187FF0000FCF001BF8",
      INIT_38 => X"8C0073A98000C000000000000000001E1FF0003FCE0023F98000800000000000",
      INIT_39 => X"000000000000001F01F0003F80006B8880004000000000000000001E0FF0001F",
      INIT_3A => X"80F8063F8000400000004000000000000000001B00F8043F8000638800004000",
      INIT_3B => X"00004000000000000000003F807C067F8000601000004000000000000000001B",
      INIT_3C => X"0000001F81BE0EFF0000E00200004000000000000000001F803C0C7F00006002",
      INIT_3D => X"000062000000E000000000000000001F87DE1FFF0000E0020000400000000000",
      INIT_3E => X"000000000000001FC3E73FFE000063000000E000000000000000001FC7EF1FFE",
      INIT_3F => X"63F3FFF8300062000300E000000000000000001FC3F3FFFE200063000000E000",
      INIT_40 => X"00006000000000000000001F63F9FFF07000630001006000000000000000001F",
      INIT_41 => X"0000001C61FFFFC03600FA8000006000000000000000001E61FDFFE07200F700",
      INIT_42 => X"1C00FF8000007000000000000000001C61FFFFE01C00FB800000600000000000",
      INIT_43 => X"000000000000001C01FFCE0030C0FFC000007000000000000000001E61FF8FC0",
      INIT_44 => X"11FF9E0010C1F70000006000000000000000001C01FFDE0030E0FFC000006000",
      INIT_45 => X"0000600000E000000009FF1E13FFFC0000C1F18000006000002000000000001E",
      INIT_46 => X"3FFF601E1BFFF80001C1F0080000400000F0000003FFEE1E13FFFC0000C1E000",
      INIT_47 => X"0181F0000000400000E00000FE1A001E1BFFF80001C1F0000000400000E00000",
      INIT_48 => X"00EFFFFFF002000E19FFF8000183F000004040000060035BF000000E19FFF800",
      INIT_49 => X"18FFFC000183F0000040400000FFFFFFF79FE00E19FFF8000183F00000404000",
      INIT_4A => X"80104001FFFFFFFFFEFFE00E08FFFC000103F000C00040005FFFFFFFFFFFE00E",
      INIT_4B => X"FFFFFF6F087FF0000103E000801040FFFFFFFFFFFFFFFDAE087FF8000003F000",
      INIT_4C => X"0203A0000008400FFFFFFFFFFFFFFE6F0C7FE0000203E00080085FCFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFF8420F0E1FE000020360008008400FFFFFFFFFFFFE7E0F0C3FE000",
      INIT_4E => X"060FE000020370000000C7FFFFFFFFFFFFF00007061FE000020370000000C7FF",
      INIT_4F => X"0010C7FFFFFFFFFFEFF0000F0607C000020370000000C7FFFFFFFFFFFFF0000F",
      INIT_50 => X"9400000F0703E000060240000001CFFFFFFFFFFF8C10000F0607E00006026000",
      INIT_51 => X"0602E00800018FFFFFFFFFFF8390010F0703E0000602C00000018FFFFFFFFFFF",
      INIT_52 => X"FFFFFFFD200000478601E0000C0AC01000018FFFFFFFFFFBC1A001070701E000",
      INIT_53 => X"8E80E0000C8EC0000003FFFFFFFF972F700410470E80E0000C0EC0100003FFFF",
      INIT_54 => X"0003FFFFFFFF9B67F00040478E80E0000C8E00000003FFFFFFFFDF6570101047",
      INIT_55 => X"C504080F89C000001C9C002F0007FFFFFFE48BE1F10000078A8070001C9C0223",
      INIT_56 => X"3D1C00A80007FFFFFFE0AB194CD0480789C000001D9C00690007FFFFFFE46371",
      INIT_57 => X"411766F3D0C1700799C000003F180080C00FFFFBC044EA394050490789C00000",
      INIT_58 => X"DD8000003E1004C0601E7A18610307F7DCE9300F8DC000003F1805C0600E7BF2",
      INIT_59 => X"201A3008A00423F7F6C9200FDD8000007E100401601A3008200403FFFEC9200F",
      INIT_5A => X"2550208F8D0000007C003200022000010CCDBFF93F51280F8D00000078007001",
      INIT_5B => X"F8003F8000600C001FDFAFDC9D71AB1F8F800000F8000F400120000004CFBFF9",
      INIT_5C => X"11F26F49FEC0136F0F000000F0007F8120C0040019F74FDDDD7A720F0F800000",
      INIT_5D => X"1D000001F0004803C8801D2009FD7F57F018901F0D000001F000780718C08020",
      INIT_5E => X"D1F180023DFF7C7006249F4F1D000001F0004807C0D000003DFF7C7000E496EF",
      INIT_5F => X"4E00002F7D000000F0001001E7A9D20657DBF801403A002F5D000000F0001807",
      INIT_60 => X"F0000029FD3E806117F80004F000002F3D800000F0000021ED1CC81B97FB0034",
      INIT_61 => X"34020E000060000E3C001000F30007C4F89EC8C01BE02F8F0000002F3D800000",
      INIT_62 => X"07001800F0000202D0595400200CE0021670016E06001800F0000306D059C500",
      INIT_63 => X"D359780022C000047F58D0EC07001801F0010002D0595200283C00031F51701C",
      INIT_64 => X"6EFF001006001003FE00000094796C00278001047FDCA06C07001003F2010000",
      INIT_65 => X"FE000000DCB11004208024064C3C001006801003FF0000005473000020000104",
      INIT_66 => X"38E53BE60F74901001601003EE000000BCC4100C208034C66E7C901007001003",
      INIT_67 => X"02C00003FE0000000E9C600C3017FF7EBFBFD49003C00003FF0000001C9C280C",
      INIT_68 => X"80D2404E000B7FFCE7FEE08002C00003FE00000000D5400C0003FF6CE7FFE180",
      INIT_69 => X"BBEF046002900007EE00000040E7804E000F6FFEF3FE042002C00003EE000000",
      INIT_6A => X"FC000000803C5CE0000B47DD37E9B42182C00007EE0000004067D040000947FD",
      INIT_6B => X"005BCDBFD8F84003E1800007EC000000C01C5CE0000B4FFFFFEDB021A0800007",
      INIT_6C => X"F1000007E6000800D4005FC20053F9FEF8F04403E1000007EE000000F0005FE0",
      INIT_6D => X"F8003F00000F4DDD7D3D1E17F1000007EE000800F0005F80001B4BDEB9F84803",
      INIT_6E => X"BDAF4917E000000FE6000800FA003F0000055EDD3D2B5C17E0000007E6000800",
      INIT_6F => X"E2000400FF00037E0004F34CA70F4A53E000000166000000FB001F3800043EDA",
      INIT_70 => X"0004030A095BC80260000002C3000000FE00037E00203140030F8642E0000003",
      INIT_71 => X"2200E017F7000208FCEC007E000806481457C82220040013E6000400FC40007E",
      INIT_72 => X"FC0C0038000CC0145C19C1A226012005E1000000FD2C007800080750142D8A22",
      INIT_73 => X"692045E6BE08021CFE000102FC0F0000806E31FF494045E63E000004DC000202",
      INIT_74 => X"BE800000FC071007814023EA29604546FE082C09FF000100FC0F0001814431EF",
      INIT_75 => X"BF4060A2710DC4C46620621AB7800022FC071005074025EAB97204C6EE006805",
      INIT_76 => X"4C5E019FFD900010FE06200D8F00E1207C1C44046E44431E77900012FE06320D",
      INIT_77 => X"FE0A0A0F860090203B181ACFE8D7D1DBEF080808F606000F8F00F4207E1A1C24",
      INIT_78 => X"87C0DF0FE85949F3EFCFC000EF081A8FA00003808FE05B0DE97DD9F3EFCE4044",
      INIT_79 => X"C3436400FF001B0F20000217A14E41BF64D68DF2CFDF7466FE081B0FA0000305",
      INIT_7A => X"20C01BE827E2382221FDA1756EEBB626F008190E00001838A348426E52FC0473",
      INIT_7B => X"4B67D1A72E83B1D0E01C609E20801BF6DFA48128C56B38B36607B1F0E038201E",
      INIT_7C => X"C89C1C1C00000A673F7EFE23496F05AD75D3D180E01CF0DC02800BF6EF78BF32",
      INIT_7D => X"80CF08856FFDF520E97DDC5CCFDC0638000001D113DE5FA5FDE3E70459AD5C54",
      INIT_7E => X"91B9D60EDFCC00392003845FA04F28856FBD7D08886D5E1ADFDC0039200084DF",
      INIT_7F => X"20038D266632B710F289DF724034ED8D9FCC00302C0384D7C2EF7C4F2F3A1F08",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"441505450115040055450011550505140404011545504450EA556ABAAAA55BAE",
      INIT_01 => X"11550001444500015500110541114510EAAAAABAAA955AAEAEAAAA956A404445",
      INIT_02 => X"1000005401141550EAAAAAAAAA955AAEAEAAAA95AA4005554515505001504400",
      INIT_03 => X"FAAAAABAAA955AFEBEAEAA96AA41440111514411455110545055400555444451",
      INIT_04 => X"FFFAAA96AA410000004400011144101554544405540401544440114100145540",
      INIT_05 => X"104440540504141551004545554501550014115500546150EAAAAABAFA955AFF",
      INIT_06 => X"50014155140100500015141540555554EAAAAABEFAA55AFFFFFAAAAAFA400051",
      INIT_07 => X"0040041440515454A9AAAABEFAA55AFFFFFAAAAAFA4401544501504000050145",
      INIT_08 => X"E96AA6BEFAA95AFFFFFAAAAAAA84411415400010140505545401555114041004",
      INIT_09 => X"AFFAAABEAA900001555501441041415105045559514100054400005110504550",
      INIT_0A => X"545401515055555501511555015111505001111500110105A56A56FEFAAAAAFF",
      INIT_0B => X"01554514010551505010115544140144A96956BEFAAAAAAEAFEAAAFFAA900145",
      INIT_0C => X"0550141445440015A96956BEFAAAAAAAABEAAABFAA9514455000010101010515",
      INIT_0D => X"AA6956BEAA6AAAAAAAEAAABFAA90151100014504000054044015511400410004",
      INIT_0E => X"AAEAAABF9A914001400500001050010025015151401041014440105500554044",
      INIT_0F => X"404400000041550515415511001450400550110410540015AAAA56AAAAAAAAAE",
      INIT_10 => X"55014515105414400510014500100005AAAA96AAAAAAA9AAAAAAAABF9A900001",
      INIT_11 => X"1000444500100054AAAA96AAAAAAA9AAABAAAABF9A9000004044000000005505",
      INIT_12 => X"AAAA95AAAAAAA9AAABAAAABFAA90400000150015001441015551061410051515",
      INIT_13 => X"AAAA5AAFAA910015540000010000051540400001000450454005544000541405",
      INIT_14 => X"414050011500000550555401041554440004041100540405ABAAA5AA6AAAA9AA",
      INIT_15 => X"55051010441055140041050100450101AAAAA5AA6AAAA5AAAAAA5AAFAA900010",
      INIT_16 => X"0051101450114010AAAA95AA5AAA96AAAAAA96AEAAA000000100500040410001",
      INIT_17 => X"AAAA95AA5AAA56AA9AAA56AAAAA5515000450001004050011901000050041140",
      INIT_18 => X"56EA55AAAA955555000000151101154504001000404441504100100051500414",
      INIT_19 => X"554400110104100504441084401055000444004015000044596A96AA5AAA56A5",
      INIT_1A => X"40056401010045004510005041004110555A96AA5AAA5AA556EA55AAAA955555",
      INIT_1B => X"0440000440015100555A96AA56AA5AA556AA95AAA69555555540000000040050",
      INIT_1C => X"555A96AA56AA5AA556AA95AAA695565555400001100410100105545401004404",
      INIT_1D => X"96AA95AAA5955555556955540504000011451140000000001540000040000140",
      INIT_1E => X"555555551000000054004005000114005000010000500001695656AA56AA5AAA",
      INIT_1F => X"44100441800410040001510000005414AA955AEA55AA6AAA96AA95AAA5555559",
      INIT_20 => X"0000500000001401AA555AEA55A96AAA96AA956AA5555559559565A6A5500140",
      INIT_21 => X"AA955AFA55696AAE9AAA996AA955A55555555565955400100001115152411011",
      INIT_22 => X"AAAA9A6AA9555555555555555596A90001410015440000015410105150015414",
      INIT_23 => X"555A55955659AA9514000011000000004000005150001055AAA55AFA55596ABA",
      INIT_24 => X"A9000051000001141110040040004100AAA55AFA55556ABA6AAA9AAAA9556695",
      INIT_25 => X"0151040000010000AAA56AFA95556AFA6AAA9AAAA955A5A5556A555655AA6AAA",
      INIT_26 => X"AAA56AFA95556AEA6EAA5AAAA966955555555556A5A96AAAAA46000000000110",
      INIT_27 => X"AEAA5AA6A96955555655556A6A99AAAAAAAAAAA0550000110040110140044000",
      INIT_28 => X"556555A6AAAAAAAAAA9AAAAA450000010000500114144005AAA96AFA9A555AE9",
      INIT_29 => X"AAAAAAAA9A9000151440150544050001AAAAABFE9A955AA6BEAA5AA6A9559565",
      INIT_2A => X"0100120000014004AAAAABFE9AA556A6BE6A5AA6A955555655999A9AAAAAAAAA",
      INIT_2B => X"AAAAABFE9AAA96AAFAAA9AAAA5555599569595AAAA6AAAAAAA6AAAA96AA90000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000003010000000000F7FE000000000000000000000003030000000000",
      INIT_01 => X"00000000FFFE000000000000000000000003010000000000FFFE000000000000",
      INIT_02 => X"00000000000000000003000000000000FFFE0000000000000000000000030100",
      INIT_03 => X"0003000000200000FDF0000000000000000000000003000000200000FDF40000",
      INIT_04 => X"BDE0000000000000000000000003000000200000BDE000000000000000000000",
      INIT_05 => X"000000000802000000200000FE00000000000000000000000803000000200000",
      INIT_06 => X"0020A000E700000000000000000000000C00000000200000FE00000000000000",
      INIT_07 => X"00000000000000000800000000608000E700000000000000000000000C000000",
      INIT_08 => X"1800000000C08000F7F0000000000000000000001800000000408000F7400000",
      INIT_09 => X"FFF0000000000000000000001800000000C08000F7F000000000000000000000",
      INIT_0A => X"000000001800000001A0D000FBF0000000000000000000001800000000C0D000",
      INIT_0B => X"01A0F0007860000000000000000000001800000001A0D000F8F0000000000000",
      INIT_0C => X"0000000000000000160000000380E000B860000000000000000000001C000000",
      INIT_0D => X"17E000000240F800BFC000000000000000000000178000000300E000BC200000",
      INIT_0E => X"1C80000000000000000000000DF800000250F8001EC000000000000000000000",
      INIT_0F => X"00000000083F00000250E0000C0000000000000000000000083E00000070F000",
      INIT_10 => X"01B098000C00000000000000000000000807C00000B0D8000C00000000000000",
      INIT_11 => X"00000000000000000F007F8001B0F8000000000000000000000000000A03F000",
      INIT_12 => X"05C000000160FC000000000000000000000000000504030003707C0000000000",
      INIT_13 => X"00000000000000000000000005F000000760FC00000000000000000000000000",
      INIT_14 => X"00000000067840000EE07C0000000000000000000000000006F800000660FC00",
      INIT_15 => X"0EC07E000000000000000000000000000678E0000EE07E000000000000000000",
      INIT_16 => X"00000000000000000607DF801DC07E00000000000000000000000000063CDE00",
      INIT_17 => X"00013F801D807E000000000000000000000000000603DF801D807E0000000000",
      INIT_18 => X"00000000000000000000000102803F8019003E00000000000000000000000000",
      INIT_19 => X"0000000000C01F0032003E0000000000000000000000000002C01F0013003E00",
      INIT_1A => X"2E003C0000000000000000000000000002E01F0026003E000000000000000000",
      INIT_1B => X"0000000000000000017000000C20380000000000000000000000000000E00600",
      INIT_1C => X"017C000018301000000000000000000000000000017C00001830300000000000",
      INIT_1D => X"000000000000000000000000017F000018300000000000000000000000000001",
      INIT_1E => X"00000000001FF00070700000000000000000000000000000001FE00070700000",
      INIT_1F => X"F0F00000000000000000000000000001400FF800707000000000000000000000",
      INIT_20 => X"00000000000000000043FE01C0F000000000000000000000000000000047FA00",
      INIT_21 => X"4070EC07000000000000000000000000000000004041FF03E180000000000000",
      INIT_22 => X"0000000000000000000000010078EC0F00000000000000000000000000000000",
      INIT_23 => X"00000003803E003C00000000000000000000000000000001003C001E00000000",
      INIT_24 => X"00000000000000000000000000000003803E00FC000000000000000000000000",
      INIT_25 => X"0000000000000003401E01FC20000000000000000000000000000003803E00FC",
      INIT_26 => X"6005DEF800000000000000000000000000000006C00F9FF84000000000000000",
      INIT_27 => X"000000000000000000000003F000583000000000000000000000000000000002",
      INIT_28 => X"00000002F00000F800000000000000000000000000000002F00000F800000000",
      INIT_29 => X"00000000000000000000000000000003F80000F8000000000000000000000000",
      INIT_2A => X"0000000000000003D8F000E000000000000000000000000000000003F8C000F8",
      INIT_2B => X"FEFF800000000000000000000000000000000003FCFC00E00000000000000000",
      INIT_2C => X"000000000000000000000000FEFFC00000000000000000000000000000000000",
      INIT_2D => X"000000005F7FF800000000000000000000000000000000003EFFF00000000000",
      INIT_2E => X"000000000000000000000000000000003FFFF9C0000000000000000000000000",
      INIT_2F => X"00000000000000001FFFF9E0000000000000000000000000000000003FFFF9C0",
      INIT_30 => X"1FFFFDF4000000000000000000000000000000001FFFF9E60000000000000000",
      INIT_31 => X"0000000000000000000000001EFFFFFA00000000000000000000000000000000",
      INIT_32 => X"000000001EFFFFFC0000000003E0000000000000000000001FFFFFF800000000",
      INIT_33 => X"0000000007F8000000000000000000000CFFFFFC0000000003F0000000000000",
      INIT_34 => X"00000000000000000E3FFFF0000000000FFC000000000000000000000E7FFFF8",
      INIT_35 => X"061FFFF8000000001FFC000000000000000000000E1FFFF0000000001FFC0000",
      INIT_36 => X"3FFE00000000000000000000070FFFF8000000003FFE00000000000000000000",
      INIT_37 => X"00000000000FFFE0000000003FFE00000000000000000000000FFFF000000000",
      INIT_38 => X"000000007FFF00000000000000000000000FFFC0000000007FFF000000000000",
      INIT_39 => X"0000000000000000000FFFC0000000007FFF80000000000000000000000FFFE0",
      INIT_3A => X"0007F9C000000000FFFF800000000000000000000007FBC000000000FFFF8000",
      INIT_3B => X"FFFF800000000000000000000003F98000000000FFFF80000000000000000000",
      INIT_3C => X"000000000001F10000000000FFFF800000000000000000000003F38000000000",
      INIT_3D => X"00000000FFFF000000000000000000000001E00000000000FFFF800000000000",
      INIT_3E => X"00000000000000000000C00000000000FFFF000000000000000000000000E000",
      INIT_3F => X"8000000000000000FCFF000000000000000000000000000000000000FFFF0000",
      INIT_40 => X"FFFF800000000000000000008000000000000000FEFF80000000000000000000",
      INIT_41 => X"000000038000000000000000FFFF800000000000000000018000000000000000",
      INIT_42 => X"00000000FFFF800000000000000000038000000000000000FFFF800000000000",
      INIT_43 => X"0000000000000003E000000000000000FFFF8000000000000000000180000000",
      INIT_44 => X"E000000000000000FFFF80000000000000000003E000000000000000FFFF8000",
      INIT_45 => X"FFFF80000000000000000001E000000000000000FFFF80000000000000000001",
      INIT_46 => X"00000001E000000000000000FFFF80000000000000000001E000000000000000",
      INIT_47 => X"00000000FFFF80000000000000000001E000000000000000FFFF800000000000",
      INIT_48 => X"0000000000000001E000000000000000FFBF80000000000000000001E0000000",
      INIT_49 => X"E000000000000000FFBF80000000000000000001E000000000000000FFBF8000",
      INIT_4A => X"7FEF80000000000000000001F0000000000000003FFF80000000000000000001",
      INIT_4B => X"00000000F0000000000000007FEF80000000000000000001F000000000000000",
      INIT_4C => X"00000000FFF780000000000000000000F0000000000000007FF7800000000000",
      INIT_4D => X"0000000000000000F0000000000000007FF780000000000000000000F0000000",
      INIT_4E => X"F800000000000000FFFF00000000000000000000F800000000000000FFFF0000",
      INIT_4F => X"FFEF00000000000000000000F800000000000000FFFF00000000000000000000",
      INIT_50 => X"00000000F800000000000000FFFE00000000000000000000F800000000000000",
      INIT_51 => X"00000000FFFE00000000000000000000F800000000000000FFFE000000000000",
      INIT_52 => X"00000000000000007900000000000000FFFE00000000000000000000F8000000",
      INIT_53 => X"7100000000000000FFFC00000000000000000000F100000000000000FFFC0000",
      INIT_54 => X"FFFC000000000000000000007100000000000000FFFC00000000000000000000",
      INIT_55 => X"000000007000000000000000FFF8000000000000000000007100000000000000",
      INIT_56 => X"00000000FFF8000000000000000000007000000000000000FFF8000000000000",
      INIT_57 => X"000000000000000060000000000000003FF00000000000000000000070000000",
      INIT_58 => X"20000000000000009FE00000000000000000000070000000000000009FF00000",
      INIT_59 => X"DFE00000000000000000000020000000000000009FE000000000000000000000",
      INIT_5A => X"000000007000000000000000FDC0000000000000000000007000000000000000",
      INIT_5B => X"00000000FF80000000000000000000007000000000000000FEC0000000000000",
      INIT_5C => X"0000000000000000F000000000000000DF0000000000000000000000F0000000",
      INIT_5D => X"E000000000000000370000000000000000036FE0F000000000000000E7000000",
      INIT_5E => X"2E0000000000000000DB6000E0000000000000003F00000000000000001B6900",
      INIT_5F => X"B0000000800000000000000018000000200000003FC00000A000000000000000",
      INIT_60 => X"000000000000001EE000007B00000000C0000000000000001000000460000003",
      INIT_61 => X"C001F00000000001C0000000000000000000003FE000007000000000C0000000",
      INIT_62 => X"F800000000000000200001FFC003000000000001F800000000000000200000FF",
      INIT_63 => X"200003FFC000000000032103F800000000000000200001FFC0000000000001E3",
      INIT_64 => X"0000000FF900000000000000630003FFC000000000030003F800000000000000",
      INIT_65 => X"00000000230007FBC70000000000000FF900000000000000230007FFC7000000",
      INIT_66 => X"C70000180000000FFE00000010000000430007F3C70000080000000FF8000000",
      INIT_67 => X"FC00000000000000F1000FF3CFE000000000000FFC00000000000000E30007F3",
      INIT_68 => X"FF000FB1FFF000000000001FFC00000000000000FF000FF3FFF000000000001F",
      INIT_69 => X"0000001FFC00000010000000FF000FB1FFF000000000001FFC00000010000000",
      INIT_6A => X"00000000FFC3831FFFF000000000001E7C00000010000000FF800FBFFFF00000",
      INIT_6B => X"FFA000002000003C1C00000010000000FFE3831FFFF000000000001E5C000000",
      INIT_6C => X"0C00000018000000FFFF803DFFA000000000003C1C00000010000000FFFF801F",
      INIT_6D => X"FFFFC0FFFFF00000000000280C00000010000000FFFF807FFFE000000000003C",
      INIT_6E => X"000000281C00000018000000FFFFC0FFFFF80000000000281C00000018000000",
      INIT_6F => X"1C000000FFFFFC81FFF800000000002C1C00000E98000000FFFFE0C7FFF80000",
      INIT_70 => X"FFF800000000007D9C00001D3C000400FFFFFC81FFFC00000000003D1C00001C",
      INIT_71 => X"DC00000808000000FFFFFF81FFF000000000005DDC00000C18000000FFFFFF81",
      INIT_72 => X"FFFFFFC7FFF000000000005DD800000A1E000200FFFFFF87FFF000000000005D",
      INIT_73 => X"000000194000000001000000FFFFFFFFFFF1C00000000019C000000803000000",
      INIT_74 => X"40000100FFFFFFFFFEFFC000000000990000001400000000FFFFFFFFFEFBC000",
      INIT_75 => X"C0FF80000000001B8000000548000080FFFFFFFFF8FFC0000000001900000018",
      INIT_76 => X"A000000002000080FFFFFFFFF0FF00000000005B8000000108000080FFFFFFFF",
      INIT_77 => X"FFFFF7FFF9FF6000000000100000000010800040FFFFFFFFF0FF00000000005B",
      INIT_78 => X"000000100000000010000044FFFFE7FFFFFFF000000000100000000010000040",
      INIT_79 => X"10000022FFFFE7FFFFFFF000000000000000000110000000FFFFE7FFFFFFF000",
      INIT_7A => X"FFFFE000000000000000000210000021FFFFE7FFFFFFE0000000000000000000",
      INIT_7B => X"0000000090400000FFFF9FFFFFFFE000000000000000000010000001FFFFDFFF",
      INIT_7C => X"F77FE3FFFFFFF000000000000000000080000000FFFF0FFFFDFFF00000000000",
      INIT_7D => X"000000000000080000000004F03FF9FFFFFFF800000000000000080000000000",
      INIT_7E => X"00400002E03FFFFFFFFC7800000000000000000001000004E03FFFFFFFFF7800",
      INIT_7F => X"FFFC7000000000000000000002000001E03FFFFFFFFC78000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(0) => DOADO(0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_3of4_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_3of4_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_3of4_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_mydogs_greyscale_3of4_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_mydogs_greyscale_3of4_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.rom_mydogs_greyscale_3of4_bindec
     port map (
      addra(2 downto 0) => addra(15 downto 13),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.rom_mydogs_greyscale_3of4_blk_mem_gen_mux
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      addra(2 downto 0) => addra(15 downto 13),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      \douta[0]\(0) => ram_douta,
      \douta[1]\(0) => \ramloop[2].ram.r_n_0\,
      \douta[2]\(1) => \ramloop[3].ram.r_n_0\,
      \douta[2]\(0) => \ramloop[3].ram.r_n_1\,
      \douta[2]_0\(0) => \ramloop[4].ram.r_n_0\,
      ena => ena
    );
ram_ena: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(15),
      I1 => ena,
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => ram_douta,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => ram_ena_n_0,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => ram_ena_n_0,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[3].ram.r\: entity work.\rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[3].ram.r_n_1\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\ramloop[4].ram.r\: entity work.\rom_mydogs_greyscale_3of4_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => ram_ena_n_0,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_3of4_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_3of4_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_mydogs_greyscale_3of4_blk_mem_gen_top;

architecture STRUCTURE of rom_mydogs_greyscale_3of4_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_mydogs_greyscale_3of4_blk_mem_gen_generic_cstr
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_mydogs_greyscale_3of4_blk_mem_gen_top
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 2 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 2 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 2 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     6.011362 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "rom_mydogs_greyscale_3of4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "rom_mydogs_greyscale_3of4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4_synth
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_3of4 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_mydogs_greyscale_3of4 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_mydogs_greyscale_3of4 : entity is "rom_mydogs_greyscale_3of4,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_mydogs_greyscale_3of4 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_mydogs_greyscale_3of4 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_mydogs_greyscale_3of4;

architecture STRUCTURE of rom_mydogs_greyscale_3of4 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.011362 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_mydogs_greyscale_3of4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_mydogs_greyscale_3of4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 38400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 38400;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 3;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 3;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 38400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 38400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 3;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 3;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_mydogs_greyscale_3of4_blk_mem_gen_v8_4_4
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => B"0000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(2 downto 0) => B"000",
      dinb(2 downto 0) => B"000",
      douta(2 downto 0) => douta(2 downto 0),
      doutb(2 downto 0) => NLW_U0_doutb_UNCONNECTED(2 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(15 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(15 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(15 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(15 downto 0),
      s_axi_rdata(2 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(2 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(2 downto 0) => B"000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
