<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/riscv/interrupts.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">interrupts.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv_2interrupts_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011 Google</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __ARCH_RISCV_INTERRUPT_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __ARCH_RISCV_INTERRUPT_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;bitset&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="generic_2interrupts_8hh.html">arch/generic/interrupts.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2riscv_2faults_8hh.html">arch/riscv/faults.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2registers_8hh.html">arch/riscv/registers.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;debug/Interrupt.hh&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;params/RiscvInterrupts.hh&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim__object_8hh.html">sim/sim_object.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">class </span><a class="code" href="classBaseCPU.html">BaseCPU</a>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceRiscvISA.html">RiscvISA</a> {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * This is based on version 1.10 of the RISC-V privileged ISA reference,</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * chapter 3.1.14.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html">   55</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1Interrupts.html">Interrupts</a> : <span class="keyword">public</span> <a class="code" href="classBaseInterrupts.html">BaseInterrupts</a></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a55a0e667878dac5c57bfd02765e2baaa">   58</a></span>&#160;    <a class="code" href="classBaseCPU.html">BaseCPU</a> * <a class="code" href="classRiscvISA_1_1Interrupts.html#a55a0e667878dac5c57bfd02765e2baaa">cpu</a>;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#ad11999fdb808a8452c0811743b633243">   59</a></span>&#160;    std::bitset&lt;NumInterruptTypes&gt; <a class="code" href="classRiscvISA_1_1Interrupts.html#ad11999fdb808a8452c0811743b633243">ip</a>;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#adfbe0fd7d752dd13804986b06306fa70">   60</a></span>&#160;    std::bitset&lt;NumInterruptTypes&gt; <a class="code" href="classRiscvISA_1_1Interrupts.html#adfbe0fd7d752dd13804986b06306fa70">ie</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#ad19a7e0dfe53abc86d12aeed72b1d201">   63</a></span>&#160;    <span class="keyword">typedef</span> RiscvInterruptsParams <a class="code" href="classRiscvISA_1_1Interrupts.html#ad19a7e0dfe53abc86d12aeed72b1d201">Params</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keyword">const</span> Params *</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a2baa8f996babdad8cf9b15fe8b43afac">   66</a></span>&#160;    <a class="code" href="classRiscvISA_1_1Interrupts.html#a2baa8f996babdad8cf9b15fe8b43afac">params</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span>Params *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">_params</a>);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    }</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#af8a42581238c69609d26b2dd83dfcf94">   71</a></span>&#160;    <a class="code" href="classRiscvISA_1_1Interrupts.html#af8a42581238c69609d26b2dd83dfcf94">Interrupts</a>(Params * <a class="code" href="namespaceRiscvISA.html#ae13e44bce796f1fd5777a4bfc54a66a3">p</a>) : <a class="code" href="classBaseInterrupts.html">BaseInterrupts</a>(p), cpu(nullptr), ip(0), ie(0) {}</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#af3b7f2e4a8e9c3f56ba1f2edc8b3dc53">   73</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1Interrupts.html#af3b7f2e4a8e9c3f56ba1f2edc8b3dc53">setCPU</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> * _cpu) { cpu = _cpu; }</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    std::bitset&lt;NumInterruptTypes&gt;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#aedc3dd06154b6c9fc624cd7f86b22abd">   76</a></span>&#160;    <a class="code" href="classRiscvISA_1_1Interrupts.html#aedc3dd06154b6c9fc624cd7f86b22abd">globalMask</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        INTERRUPT <a class="code" href="namespaceRiscvISA.html#a07ec933991e7ae857acaf2d366069536">mask</a> = 0;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        STATUS <a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33">MISCREG_STATUS</a>);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="keywordflow">if</span> (status.mie)</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            mask.mei = mask.mti = mask.msi = 1;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="keywordflow">if</span> (status.sie)</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            mask.sei = mask.sti = mask.ssi = 1;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keywordflow">if</span> (status.uie)</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            mask.uei = mask.uti = mask.usi = 1;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordflow">return</span> std::bitset&lt;NumInterruptTypes&gt;(<a class="code" href="namespaceRiscvISA.html#a07ec933991e7ae857acaf2d366069536">mask</a>);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a235652d62fdeca04f3ba7d92fba5c87f">   89</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1Interrupts.html#a235652d62fdeca04f3ba7d92fba5c87f">checkInterrupt</a>(<span class="keywordtype">int</span> num)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ip[num] &amp;&amp; ie[num]; }</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a5db9fe2a7361f623e90d6218e47a10b1">   90</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1Interrupts.html#a5db9fe2a7361f623e90d6218e47a10b1">checkInterrupts</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <span class="keywordflow">return</span> (ip &amp; ie &amp; <a class="code" href="classRiscvISA_1_1Interrupts.html#aedc3dd06154b6c9fc624cd7f86b22abd">globalMask</a>(tc)).any();</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    }</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a41b66ca5fadb4fcbf64a97804e3db1b2">   96</a></span>&#160;    <a class="code" href="classRiscvISA_1_1Interrupts.html#a41b66ca5fadb4fcbf64a97804e3db1b2">getInterrupt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        assert(<a class="code" href="classRiscvISA_1_1Interrupts.html#a5db9fe2a7361f623e90d6218e47a10b1">checkInterrupts</a>(tc));</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        std::bitset&lt;NumInterruptTypes&gt; <a class="code" href="namespaceRiscvISA.html#a07ec933991e7ae857acaf2d366069536">mask</a> = <a class="code" href="classRiscvISA_1_1Interrupts.html#aedc3dd06154b6c9fc624cd7f86b22abd">globalMask</a>(tc);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a> = 0; <a class="code" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a> &lt; <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4ac6e55a9e2a573ad5b402529c4f316e">NumInterruptTypes</a>; <a class="code" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a>++)</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classRiscvISA_1_1Interrupts.html#a235652d62fdeca04f3ba7d92fba5c87f">checkInterrupt</a>(<a class="code" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a>) &amp;&amp; mask[<a class="code" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a>])</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;InterruptFault&gt;(<a class="code" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    }</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a02ff09b296c1cfc342c1a0ddbb1f7d2a">  106</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1Interrupts.html#a02ff09b296c1cfc342c1a0ddbb1f7d2a">updateIntrInfo</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) {}</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a5a23bacdce4428a3efbbd23b21e5c862">  109</a></span>&#160;    <a class="code" href="classRiscvISA_1_1Interrupts.html#a5a23bacdce4428a3efbbd23b21e5c862">post</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceRiscvISA.html#a502734e7eb954ff40119a684777c681c">index</a>)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;Interrupt %d:%d posted\n&quot;</span>, int_num, index);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        ip[int_num] = <span class="keyword">true</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    }</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a0143b1c7075942fb272fd58db4a2492c">  116</a></span>&#160;    <a class="code" href="classRiscvISA_1_1Interrupts.html#a0143b1c7075942fb272fd58db4a2492c">clear</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceRiscvISA.html#a502734e7eb954ff40119a684777c681c">index</a>)</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    {</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;Interrupt %d:%d cleared\n&quot;</span>, int_num, index);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        ip[int_num] = <span class="keyword">false</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    }</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a698bca6e2b98d8456681b6bff54490fa">  123</a></span>&#160;    <a class="code" href="classRiscvISA_1_1Interrupts.html#a698bca6e2b98d8456681b6bff54490fa">clearAll</a>()</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;All interrupts cleared\n&quot;</span>);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        ip = 0;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    }</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a1c8b942ee0f774ea76b3be80b11db4e9">  129</a></span>&#160;    uint64_t <a class="code" href="classRiscvISA_1_1Interrupts.html#a1c8b942ee0f774ea76b3be80b11db4e9">readIP</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> (uint64_t)ip.to_ulong(); }</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a6a777d4051a0e706ecb5a0dbd1a44db8">  130</a></span>&#160;    uint64_t <a class="code" href="classRiscvISA_1_1Interrupts.html#a6a777d4051a0e706ecb5a0dbd1a44db8">readIE</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> (uint64_t)ie.to_ulong(); }</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a365858a0971c26e394c49e52404230aa">  131</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1Interrupts.html#a365858a0971c26e394c49e52404230aa">setIP</a>(<span class="keyword">const</span> uint64_t&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { ip = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>; }</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a1003ff509697e74345da339667948dd7">  132</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1Interrupts.html#a1003ff509697e74345da339667948dd7">setIE</a>(<span class="keyword">const</span> uint64_t&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { ie = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>; }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a5e98e490fd9bdb45305ef5e6ab37eeb0">  135</a></span>&#160;    <a class="code" href="classRiscvISA_1_1Interrupts.html#a5e98e490fd9bdb45305ef5e6ab37eeb0">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ip_ulong = ip.to_ulong();</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ie_ulong = ie.to_ulong();</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(ip_ulong);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(ie_ulong);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Interrupts.html#a7eabf85b28750c5417f7c4ef3eb118cb">  144</a></span>&#160;    <a class="code" href="classRiscvISA_1_1Interrupts.html#a7eabf85b28750c5417f7c4ef3eb118cb">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ip_ulong;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ie_ulong;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(ip_ulong);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        ip = ip_ulong;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(ie_ulong);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        ie = ie_ulong;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    }</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;};</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;} <span class="comment">// namespace RiscvISA</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#endif // __ARCH_RISCV_INTERRUPT_HH__</span></div><div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="generic_2interrupts_8hh_html"><div class="ttname"><a href="generic_2interrupts_8hh.html">interrupts.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_adfbe0fd7d752dd13804986b06306fa70"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#adfbe0fd7d752dd13804986b06306fa70">RiscvISA::Interrupts::ie</a></div><div class="ttdeci">std::bitset&lt; NumInterruptTypes &gt; ie</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00060">interrupts.hh:60</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a07ec933991e7ae857acaf2d366069536"><div class="ttname"><a href="namespaceRiscvISA.html#a07ec933991e7ae857acaf2d366069536">RiscvISA::mask</a></div><div class="ttdeci">mask</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00072">pra_constants.hh:72</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html">RiscvISA::Interrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00055">interrupts.hh:55</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a02ff09b296c1cfc342c1a0ddbb1f7d2a"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a02ff09b296c1cfc342c1a0ddbb1f7d2a">RiscvISA::Interrupts::updateIntrInfo</a></div><div class="ttdeci">void updateIntrInfo(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00106">interrupts.hh:106</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33">RiscvISA::MISCREG_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00143">registers.hh:143</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a41b66ca5fadb4fcbf64a97804e3db1b2"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a41b66ca5fadb4fcbf64a97804e3db1b2">RiscvISA::Interrupts::getInterrupt</a></div><div class="ttdeci">Fault getInterrupt(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00096">interrupts.hh:96</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a0143b1c7075942fb272fd58db4a2492c"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a0143b1c7075942fb272fd58db4a2492c">RiscvISA::Interrupts::clear</a></div><div class="ttdeci">void clear(int int_num, int index)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00116">interrupts.hh:116</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae13e44bce796f1fd5777a4bfc54a66a3"><div class="ttname"><a href="namespaceRiscvISA.html#ae13e44bce796f1fd5777a4bfc54a66a3">RiscvISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a502734e7eb954ff40119a684777c681c"><div class="ttname"><a href="namespaceRiscvISA.html#a502734e7eb954ff40119a684777c681c">RiscvISA::index</a></div><div class="ttdeci">Bitfield&lt; 30, 0 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00046">pra_constants.hh:46</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a4ac6e55a9e2a573ad5b402529c4f316e"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4ac6e55a9e2a573ad5b402529c4f316e">RiscvISA::NumInterruptTypes</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00092">faults.hh:92</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a235652d62fdeca04f3ba7d92fba5c87f"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a235652d62fdeca04f3ba7d92fba5c87f">RiscvISA::Interrupts::checkInterrupt</a></div><div class="ttdeci">bool checkInterrupt(int num) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00089">interrupts.hh:89</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab7583452c2328b9aaf5982ce3225554a"><div class="ttname"><a href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">ArmISA::status</a></div><div class="ttdeci">Bitfield&lt; 5, 0 &gt; status</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00396">miscregs_types.hh:396</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_af8a42581238c69609d26b2dd83dfcf94"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#af8a42581238c69609d26b2dd83dfcf94">RiscvISA::Interrupts::Interrupts</a></div><div class="ttdeci">Interrupts(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00071">interrupts.hh:71</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a1c8b942ee0f774ea76b3be80b11db4e9"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a1c8b942ee0f774ea76b3be80b11db4e9">RiscvISA::Interrupts::readIP</a></div><div class="ttdeci">uint64_t readIP() const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00129">interrupts.hh:129</a></div></div>
<div class="ttc" id="serialize_8hh_html_a13d18ccba3d8bcbcd5aab2e37c380bff"><div class="ttname"><a href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a></div><div class="ttdeci">#define UNSERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00645">serialize.hh:645</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_af3b7f2e4a8e9c3f56ba1f2edc8b3dc53"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#af3b7f2e4a8e9c3f56ba1f2edc8b3dc53">RiscvISA::Interrupts::setCPU</a></div><div class="ttdeci">void setCPU(BaseCPU *_cpu)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00073">interrupts.hh:73</a></div></div>
<div class="ttc" id="classBaseInterrupts_html"><div class="ttname"><a href="classBaseInterrupts.html">BaseInterrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2interrupts_8hh_source.html#l00039">interrupts.hh:39</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_ad19a7e0dfe53abc86d12aeed72b1d201"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#ad19a7e0dfe53abc86d12aeed72b1d201">RiscvISA::Interrupts::Params</a></div><div class="ttdeci">RiscvInterruptsParams Params</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00063">interrupts.hh:63</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a5a23bacdce4428a3efbbd23b21e5c862"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a5a23bacdce4428a3efbbd23b21e5c862">RiscvISA::Interrupts::post</a></div><div class="ttdeci">void post(int int_num, int index)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00109">interrupts.hh:109</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a365858a0971c26e394c49e52404230aa"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a365858a0971c26e394c49e52404230aa">RiscvISA::Interrupts::setIP</a></div><div class="ttdeci">void setIP(const uint64_t &amp;val)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00131">interrupts.hh:131</a></div></div>
<div class="ttc" id="riscv_2registers_8hh_html"><div class="ttname"><a href="riscv_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a5e98e490fd9bdb45305ef5e6ab37eeb0"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a5e98e490fd9bdb45305ef5e6ab37eeb0">RiscvISA::Interrupts::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00135">interrupts.hh:135</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a6a777d4051a0e706ecb5a0dbd1a44db8"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a6a777d4051a0e706ecb5a0dbd1a44db8">RiscvISA::Interrupts::readIE</a></div><div class="ttdeci">uint64_t readIE() const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00130">interrupts.hh:130</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a698bca6e2b98d8456681b6bff54490fa"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a698bca6e2b98d8456681b6bff54490fa">RiscvISA::Interrupts::clearAll</a></div><div class="ttdeci">void clearAll()</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00123">interrupts.hh:123</a></div></div>
<div class="ttc" id="serialize_8hh_html_a49163149ec656ffecff0e46aee418e29"><div class="ttname"><a href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a></div><div class="ttdeci">#define SERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00643">serialize.hh:643</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_aedc3dd06154b6c9fc624cd7f86b22abd"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#aedc3dd06154b6c9fc624cd7f86b22abd">RiscvISA::Interrupts::globalMask</a></div><div class="ttdeci">std::bitset&lt; NumInterruptTypes &gt; globalMask(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00076">interrupts.hh:76</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a2baa8f996babdad8cf9b15fe8b43afac"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a2baa8f996babdad8cf9b15fe8b43afac">RiscvISA::Interrupts::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00066">interrupts.hh:66</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="sim__object_8hh_html"><div class="ttname"><a href="sim__object_8hh.html">sim_object.hh</a></div></div>
<div class="ttc" id="classSimObject_html_a99880551669bb51d749676f678b1dcc8"><div class="ttname"><a href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">SimObject::_params</a></div><div class="ttdeci">const SimObjectParams * _params</div><div class="ttdoc">Cached copy of the object parameters. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00110">sim_object.hh:110</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a55a0e667878dac5c57bfd02765e2baaa"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a55a0e667878dac5c57bfd02765e2baaa">RiscvISA::Interrupts::cpu</a></div><div class="ttdeci">BaseCPU * cpu</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00058">interrupts.hh:58</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a5db9fe2a7361f623e90d6218e47a10b1"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a5db9fe2a7361f623e90d6218e47a10b1">RiscvISA::Interrupts::checkInterrupts</a></div><div class="ttdeci">bool checkInterrupts(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00090">interrupts.hh:90</a></div></div>
<div class="ttc" id="arch_2riscv_2faults_8hh_html"><div class="ttname"><a href="arch_2riscv_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a6c932ac2f8a0d6a52bdb6abc72a2a883"><div class="ttname"><a href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">RiscvISA::c</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; c</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00058">pra_constants.hh:58</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a1003ff509697e74345da339667948dd7"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a1003ff509697e74345da339667948dd7">RiscvISA::Interrupts::setIE</a></div><div class="ttdeci">void setIE(const uint64_t &amp;val)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00132">interrupts.hh:132</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_a7eabf85b28750c5417f7c4ef3eb118cb"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#a7eabf85b28750c5417f7c4ef3eb118cb">RiscvISA::Interrupts::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp)</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00144">interrupts.hh:144</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html"><div class="ttname"><a href="namespaceRiscvISA.html">RiscvISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00037">decoder.cc:37</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html_ad11999fdb808a8452c0811743b633243"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html#ad11999fdb808a8452c0811743b633243">RiscvISA::Interrupts::ip</a></div><div class="ttdeci">std::bitset&lt; NumInterruptTypes &gt; ip</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00059">interrupts.hh:59</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
