import VeriTest
import tb

def task1(dut):
	p = dut.port

	dut.dump(True)

	p.clk.set(1)
	p.reset.set(1)
	dut.wait(10)

	p.reset.set(0)
	dut.wait(2)

	dut.semaphore()

	dut.wait(1000)
	dut.finish()

vt = VeriTest.VeriTest(tb.ports, 'simx.vcd')
vt.add(task1)
a = vt.add()
d = vt.add()
vt.start()

def a_send(dut, addr, wen, size=0, cond=None):
	def task():
		p = dut.port

		p.bus.a.addr.set(addr)
		p.bus.a.wen.set(wen)
		p.bus.a.len.set(size)
		p.bus.a.valid.set(1)

		p.clk.addwait(0)
		p.bus.a.ready.addwait(1)
		dut.wait()

		dut.wait(1)
		p.bus.a.valid.set(0)

		if cond:
			dut.cond_notify(cond)

	dut.ev.run(task)

def d_send(dut, data, strb, size=0, cond=None, wait_after_addr=0, cond_remove=False):
	def task():
		p = dut.port

		if cond:
			dut.cond_wait(cond)

		if wait_after_addr:
			dut.wait(wait_after_addr)

		for i in range(size + 1):
			p.bus.w.data.set(data + i)
			p.bus.w.strb.set(strb)
			p.bus.w.valid.set(1)

			p.clk.addwait(0)
			p.bus.w.ready.addwait(1)
			dut.wait()

			p.clk.addwait(1)
			dut.wait()
			p.bus.w.valid.set(0)

		if cond_remove:
			dut.cond_remove(cond)

	dut.ev.run(task)

def write_addr_data_together(addr, size=0):
	a_send(a, addr, 1, size)
	d_send(d, addr, 0xf, size)

	a.ev.wait()
	d.ev.wait()

def write_addr_ack_data(addr, size=0, wait_after_addr=0):
	cond = next(cc)

	a_send(a, addr, 1, size, cond=cond)
	d_send(d, addr, 0xf, size, cond=cond, wait_after_addr=wait_after_addr, cond_remove=True)

	a.ev.wait()
	d.ev.wait()

def next_test():
	vt.wait(4)
	vt.semaphore(a, d)

def cond_creator():
	i = 0
	while True:
		yield str(i)
		i += 1

cc = cond_creator()

a.semaphore()
d.semaphore()

if True:
	write_addr_data_together(0x1)

	next_test()

if True:
	write_addr_ack_data(0x2)

	next_test()

if True:
	write_addr_ack_data(0x3, wait_after_addr=4)

	next_test()

if True:
	write_addr_data_together(0x2)
	write_addr_data_together(0x4)
	write_addr_data_together(0x6)
	write_addr_data_together(0x8)

	next_test()

if True:
	write_addr_ack_data(0x2)
	write_addr_ack_data(0x4)
	write_addr_ack_data(0x6)
	write_addr_ack_data(0x8)

	next_test()

if True:
	write_addr_data_together(0x4, 1)

	next_test()

if True:
	write_addr_ack_data(0x8, 1)

	next_test()

if True:
	write_addr_ack_data(0xc, 1, wait_after_addr=4)

	next_test()

if True:
	write_addr_data_together(0x10, 1)
	write_addr_data_together(0x14, 1)
	write_addr_data_together(0x18, 1)
	write_addr_data_together(0x1c, 1)

	next_test()

if True:
	write_addr_ack_data(0x20, 1)
	write_addr_ack_data(0x24, 1)
	write_addr_ack_data(0x28, 1)
	write_addr_ack_data(0x2c, 1)

	next_test()

a.ev.stop()
d.ev.stop()

vt.finish()
