I 000045 55 860           1618936146070 hal1
(_unit VHDL(hal1 0 14(hal1 0 23))
	(_version ve8)
	(_time 1618936146071 2021.04.20 09:29:06)
	(_source(\../src/hal1.vhd\))
	(_parameters tan)
	(_code 9b94c294c8cc9c889bce83c1cb9dc8989a9d939d9a)
	(_ent
		(_time 1618936146066)
	)
	(_object
		(_port(_int a -1 0 15(_ent(_in))))
		(_port(_int b -1 0 16(_ent(_in))))
		(_port(_int c -1 0 17(_ent(_in))))
		(_port(_int d -1 0 18(_ent(_in))))
		(_port(_int z -1 0 19(_ent(_out))))
		(_sig(_int t0 -1 0 25(_int(_uni))))
		(_sig(_int t1 -1 0 26(_int(_uni))))
		(_sig(_int t2 -1 0 27(_int(_uni))))
		(_sig(_int t3 -1 0 28(_int(_uni))))
		(_sig(_int t4 -1 0 29(_int(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . hal1 1 -1)
)
I 000056 55 1122          1618936639951 TB_ARCHITECTURE
(_unit VHDL(hal1_tb 0 5(tb_architecture 0 8))
	(_version ve8)
	(_time 1618936639952 2021.04.20 09:37:19)
	(_source(\../src/TestBench/hal1_TB.vhd\))
	(_parameters tan)
	(_code dedad58c8a89d9cddcd398858bd8dcd8d6d8dfd88d)
	(_ent
		(_time 1618936639942)
	)
	(_comp
		(hal1
			(_object
				(_port(_int a -1 0 11(_ent (_in))))
				(_port(_int b -1 0 12(_ent (_in))))
				(_port(_int c -1 0 13(_ent (_in))))
				(_port(_int d -1 0 14(_ent (_in))))
				(_port(_int z -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp hal1)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((z)(z))
		)
		(_use(_ent . hal1)
		)
	)
	(_object
		(_sig(_int a -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int c -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int d -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int z -1 0 23(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 361 0 testbench_for_hal1
(_configuration VHDL (testbench_for_hal1 0 59 (hal1_tb))
	(_version ve8)
	(_time 1618936639955 2021.04.20 09:37:19)
	(_source(\../src/TestBench/hal1_TB.vhd\))
	(_parameters tan)
	(_code dedbd98c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal1 hal1
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000045 55 860           1618936655304 hal1
(_unit VHDL(hal1 0 14(hal1 0 23))
	(_version ve8)
	(_time 1618936655305 2021.04.20 09:37:35)
	(_source(\../src/hal1.vhd\))
	(_parameters tan)
	(_code cdce9398989acadecd98d5979dcb9ececccbc5cbcc)
	(_ent
		(_time 1618936146065)
	)
	(_object
		(_port(_int a -1 0 15(_ent(_in))))
		(_port(_int b -1 0 16(_ent(_in))))
		(_port(_int c -1 0 17(_ent(_in))))
		(_port(_int d -1 0 18(_ent(_in))))
		(_port(_int z -1 0 19(_ent(_out))))
		(_sig(_int t0 -1 0 25(_int(_uni))))
		(_sig(_int t1 -1 0 26(_int(_uni))))
		(_sig(_int t2 -1 0 27(_int(_uni))))
		(_sig(_int t3 -1 0 28(_int(_uni))))
		(_sig(_int t4 -1 0 29(_int(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . hal1 1 -1)
)
I 000056 55 1122          1618936655531 TB_ARCHITECTURE
(_unit VHDL(hal1_tb 0 5(tb_architecture 0 8))
	(_version ve8)
	(_time 1618936655532 2021.04.20 09:37:35)
	(_source(\../src/TestBench/hal1_TB.vhd\))
	(_parameters tan)
	(_code b8b8b0ecb1efbfabbab5fee3edbebabeb0beb9beeb)
	(_ent
		(_time 1618936639941)
	)
	(_comp
		(hal1
			(_object
				(_port(_int a -1 0 11(_ent (_in))))
				(_port(_int b -1 0 12(_ent (_in))))
				(_port(_int c -1 0 13(_ent (_in))))
				(_port(_int d -1 0 14(_ent (_in))))
				(_port(_int z -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp hal1)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((z)(z))
		)
		(_use(_ent . hal1)
		)
	)
	(_object
		(_sig(_int a -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int c -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int d -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int z -1 0 23(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 361 0 testbench_for_hal1
(_configuration VHDL (testbench_for_hal1 0 59 (hal1_tb))
	(_version ve8)
	(_time 1618936655535 2021.04.20 09:37:35)
	(_source(\../src/TestBench/hal1_TB.vhd\))
	(_parameters tan)
	(_code b8b9bcecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal1 hal1
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1122          1618937494305 TB_ARCHITECTURE
(_unit VHDL(hal1_tb 0 5(tb_architecture 0 8))
	(_version ve8)
	(_time 1618937494306 2021.04.20 09:51:34)
	(_source(\../src/TestBench/hal1_TB.vhd\))
	(_parameters tan)
	(_code 25217921217222362728637e702327232d23242376)
	(_ent
		(_time 1618936639941)
	)
	(_comp
		(hal1
			(_object
				(_port(_int a -1 0 11(_ent (_in))))
				(_port(_int b -1 0 12(_ent (_in))))
				(_port(_int c -1 0 13(_ent (_in))))
				(_port(_int d -1 0 14(_ent (_in))))
				(_port(_int z -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp hal1)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((z)(z))
		)
		(_use(_ent . hal1)
		)
	)
	(_object
		(_sig(_int a -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int b -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int c -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int d -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int z -1 0 23(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000037 55 361 0 testbench_for_hal1
(_configuration VHDL (testbench_for_hal1 0 59 (hal1_tb))
	(_version ve8)
	(_time 1618937494309 2021.04.20 09:51:34)
	(_source(\../src/TestBench/hal1_TB.vhd\))
	(_parameters tan)
	(_code 25207521257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal1 hal1
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
