<annotationInfo>
<item  id="16" filename="hw4.cpp" linenumber="13" name="icmp_ln13" contextFuncName="hw4" moduleName="hw4" rtlName="icmp_ln13_fu_150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma"><\/item>
<item  id="18" filename="hw4.cpp" linenumber="13" name="j" contextFuncName="hw4" moduleName="hw4" rtlName="j_fu_156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma"><\/item>
<item  id="24" filename="hw4.cpp" linenumber="15" name="zext_ln15" contextFuncName="hw4" moduleName="hw4" rtlName="zext_ln15_fu_162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma"><\/item>
<item  id="27" filename="hw4.cpp" linenumber="15" name="icmp_ln15" contextFuncName="hw4" moduleName="hw4" rtlName="icmp_ln15_fu_167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma"><\/item>
<item  id="28" filename="hw4.cpp" linenumber="15" name="add_ln15" contextFuncName="hw4" moduleName="hw4" rtlName="add_ln15_fu_173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma"><\/item>
<item  id="29" filename="hw4.cpp" linenumber="15" name="select_ln15_1" contextFuncName="hw4" moduleName="hw4" rtlName="select_ln15_1_fu_179_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma"><\/item>
<item  id="30" filename="hw4.cpp" linenumber="15" name="zext_ln15_1" contextFuncName="hw4" moduleName="hw4" rtlName="zext_ln15_1_fu_187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma"><\/item>
<item  id="35" filename="hw4.cpp" linenumber="15" name="select_ln15" contextFuncName="hw4" moduleName="hw4" rtlName="select_ln15_fu_193_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma"><\/item>
<item  id="36" filename="hw4.cpp" linenumber="15" name="mul_ln15" contextFuncName="hw4" moduleName="hw4" rtlName="mul_ln15_fu_132_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma"><\/item>
<item  id="37" filename="hw4.cpp" linenumber="15" name="sum" contextFuncName="hw4" moduleName="hw4" rtlName="sum_fu_201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/max_pragma"><\/item>
</annotationInfo>
