----- test_suite1_wo_dssa -----

combo_test1:

Performance counter stats for 'build/boot tytest test/master-thesis/combo_test1.mi' (100 runs):

          9,818.39 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.03% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            14,673      page-faults:u             #    0.001 M/sec                    ( +-  0.00% )
    31,927,671,611      cycles:u                  #    3.252 GHz                      ( +-  0.03% )
    14,231,829,277      stalled-cycles-frontend:u #   44.58% frontend cycles idle     ( +-  0.07% )
    56,938,433,124      instructions:u            #    1.78  insn per cycle         
                                                  #    0.25  stalled cycles per insn  ( +-  0.00% )
    12,691,826,891      branches:u                # 1292.659 M/sec                    ( +-  0.00% )
        19,474,054      branch-misses:u           #    0.15% of all branches          ( +-  0.07% )

           9.82281 +- 0.00287 seconds time elapsed  ( +-  0.03% )
            
            
push_last_pop:

Performance counter stats for 'build/boot tytest test/master-thesis/push_last_pop.mi' (100 runs):

         19,776.91 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.04% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            32,844      page-faults:u             #    0.002 M/sec                    ( +-  0.00% )
    64,214,107,583      cycles:u                  #    3.247 GHz                      ( +-  0.04% )
    29,872,751,067      stalled-cycles-frontend:u #   46.52% frontend cycles idle     ( +-  0.10% )
   113,450,102,671      instructions:u            #    1.77  insn per cycle         
                                                  #    0.26  stalled cycles per insn  ( +-  0.00% )
    25,401,415,202      branches:u                # 1284.397 M/sec                    ( +-  0.00% )
        27,417,463      branch-misses:u           #    0.11% of all branches          ( +-  0.26% )

          19.78402 +- 0.00846 seconds time elapsed  ( +-  0.04% )
          
          
rep_first:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_first.mi' (100 runs):

        112,753.12 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            15,168      page-faults:u             #    0.135 K/sec                    ( +-  0.00% )
   368,180,765,447      cycles:u                  #    3.265 GHz                      ( +-  0.01% )
    68,726,513,597      stalled-cycles-frontend:u #   18.67% frontend cycles idle     ( +-  0.05% )
   894,836,350,772      instructions:u            #    2.43  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   218,447,546,969      branches:u                # 1937.397 M/sec                    ( +-  0.00% )
        58,681,554      branch-misses:u           #    0.03% of all branches          ( +-  0.01% )

         112.78053 +- 0.00729 seconds time elapsed  ( +-  0.01% )
         
         
rep_last:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_last.mi' (100 runs):

        112,842.63 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            20,827      page-faults:u             #    0.185 K/sec                    ( +-  0.00% )
   368,438,807,977      cycles:u                  #    3.265 GHz                      ( +-  0.01% )
    68,955,622,772      stalled-cycles-frontend:u #   18.72% frontend cycles idle     ( +-  0.05% )
   895,183,752,083      instructions:u            #    2.43  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   218,526,695,041      branches:u                # 1936.562 M/sec                    ( +-  0.00% )
        58,990,382      branch-misses:u           #    0.03% of all branches          ( +-  0.03% )

         112.87258 +- 0.00831 seconds time elapsed  ( +-  0.01% )
         
         
rep_length:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_length.mi' (100 runs):

        112,865.85 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            20,870      page-faults:u             #    0.185 K/sec                    ( +-  0.00% )
   368,513,294,645      cycles:u                  #    3.265 GHz                      ( +-  0.01% )
    68,864,719,708      stalled-cycles-frontend:u #   18.69% frontend cycles idle     ( +-  0.05% )
   895,196,963,051      instructions:u            #    2.43  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   218,529,382,820      branches:u                # 1936.187 M/sec                    ( +-  0.00% )
        59,047,224      branch-misses:u           #    0.03% of all branches          ( +-  0.06% )

         112.89065 +- 0.00845 seconds time elapsed  ( +-  0.01% )
         
         
rep_nth:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_nth.mi' (100 runs):

        113,217.97 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            17,224      page-faults:u             #    0.152 K/sec                    ( +-  0.00% )
   369,694,628,027      cycles:u                  #    3.265 GHz                      ( +-  0.00% )
    70,779,267,575      stalled-cycles-frontend:u #   19.15% frontend cycles idle     ( +-  0.05% )
   897,701,950,110      instructions:u            #    2.43  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   219,145,689,254      branches:u                # 1935.609 M/sec                    ( +-  0.00% )
        59,041,857      branch-misses:u           #    0.03% of all branches          ( +-  0.01% )

         113.24371 +- 0.00709 seconds time elapsed  ( +-  0.01% )
         
         
rep_pop:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_pop.mi' (100 runs):

        113,596.54 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            23,714      page-faults:u             #    0.209 K/sec                    ( +-  0.00% )
   370,875,920,070      cycles:u                  #    3.265 GHz                      ( +-  0.01% )
    69,307,283,372      stalled-cycles-frontend:u #   18.69% frontend cycles idle     ( +-  0.06% )
   900,795,632,894      instructions:u            #    2.43  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   219,850,551,896      branches:u                # 1935.363 M/sec                    ( +-  0.00% )
        59,392,789      branch-misses:u           #    0.03% of all branches          ( +-  0.02% )

          113.6256 +- 0.0146 seconds time elapsed  ( +-  0.01% )
          
          
rep_push_last_filter:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_push_last_filter.mi' (100 runs):

        114,127.40 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            25,933      page-faults:u             #    0.227 K/sec                    ( +-  0.00% )
   372,599,033,931      cycles:u                  #    3.265 GHz                      ( +-  0.01% )
    72,684,224,963      stalled-cycles-frontend:u #   19.51% frontend cycles idle     ( +-  0.06% )
   903,487,002,617      instructions:u            #    2.42  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   220,505,997,944      branches:u                # 1932.104 M/sec                    ( +-  0.00% )
        59,791,915      branch-misses:u           #    0.03% of all branches          ( +-  0.13% )

         114.15674 +- 0.00828 seconds time elapsed  ( +-  0.01% )
         
         
rep_push_last:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_push_last.mi' (100 runs):

        113,800.96 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            25,498      page-faults:u             #    0.224 K/sec                    ( +-  0.00% )
   371,534,621,780      cycles:u                  #    3.265 GHz                      ( +-  0.01% )
    72,679,372,299      stalled-cycles-frontend:u #   19.56% frontend cycles idle     ( +-  0.05% )
   900,873,276,571      instructions:u            #    2.42  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   219,866,987,438      branches:u                # 1932.031 M/sec                    ( +-  0.00% )
        59,590,517      branch-misses:u           #    0.03% of all branches          ( +-  0.14% )

         113.83043 +- 0.00896 seconds time elapsed  ( +-  0.01% )
         
         
rep_push:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_push.mi' (100 runs):

        113,756.27 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            23,729      page-faults:u             #    0.209 K/sec                    ( +-  0.00% )
   371,419,357,070      cycles:u                  #    3.265 GHz                      ( +-  0.01% )
    72,284,009,377      stalled-cycles-frontend:u #   19.46% frontend cycles idle     ( +-  0.05% )
   900,761,029,666      instructions:u            #    2.43  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   219,842,902,760      branches:u                # 1932.578 M/sec                    ( +-  0.00% )
        59,488,389      branch-misses:u           #    0.03% of all branches          ( +-  0.01% )

         113.78023 +- 0.00890 seconds time elapsed  ( +-  0.01% )
         
         
sequence_tasks:

Performance counter stats for 'build/boot tytest test/master-thesis/sequence_tasks.mi' (100 runs):

         29,181.30 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.06% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            10,560      page-faults:u             #    0.362 K/sec                    ( +-  0.00% )
    94,959,404,658      cycles:u                  #    3.254 GHz                      ( +-  0.06% )
    50,578,069,698      stalled-cycles-frontend:u #   53.26% frontend cycles idle     ( +-  0.09% )
   151,834,502,104      instructions:u            #    1.60  insn per cycle         
                                                  #    0.33  stalled cycles per insn  ( +-  0.03% )
    32,424,375,809      branches:u                # 1111.135 M/sec                    ( +-  0.02% )
        72,658,379      branch-misses:u           #    0.22% of all branches          ( +-  0.76% )

           29.1896 +- 0.0163 seconds time elapsed  ( +-  0.06% )
