$date
	Sat Mar 17 18:20:39 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_dff $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
1"
x!
$end
#1000
1!
1#
#2000
0"
0#
#3000
0!
1#
#4000
0#
0$
#5000
1#
#6000
1"
0#
#6400
