<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Mar  2 23:33:51 2019" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z007s" NAME="Reaction_Time_Averager" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="3" NAME="o_Anodes_0" RIGHT="0" SIGIS="undef" SIGNAME="ssd_mux_0_o_Anodes">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ssd_mux_0" PORT="o_Anodes"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="o_Cathodes_0" RIGHT="0" SIGIS="undef" SIGNAME="ssd_dec_0_o_Cathodes">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ssd_dec_0" PORT="o_Cathodes"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="o_Ready_0" RIGHT="0" SIGIS="undef" SIGNAME="RTM_FSM_0_o_Ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RTM_FSM_0" PORT="o_Ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="External_Ports_i_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="proc_sys_reset_0" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="LSFR_0" PORT="i_CLK"/>
        <CONNECTION INSTANCE="ssd_dec_0" PORT="i_CLK"/>
        <CONNECTION INSTANCE="Debounce_RTM_0" PORT="i_CLK"/>
        <CONNECTION INSTANCE="Debounce_RTM_1" PORT="i_CLK"/>
        <CONNECTION INSTANCE="Debounce_RTM_2" PORT="i_CLK"/>
        <CONNECTION INSTANCE="HZ_Counter_0" PORT="i_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_RST" SIGIS="rst" SIGNAME="External_Ports_i_RST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="proc_sys_reset_0" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="o_T_NUM_0" RIGHT="0" SIGIS="undef" SIGNAME="RTM_FSM_0_o_T_NUM">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RTM_FSM_0" PORT="o_T_NUM"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_Start_0" SIGIS="undef" SIGNAME="External_Ports_i_Start_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Debounce_RTM_0" PORT="i_Signal"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_Terminate_0" SIGIS="undef" SIGNAME="External_Ports_i_Terminate_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Debounce_RTM_1" PORT="i_Signal"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_React_0" SIGIS="undef" SIGNAME="External_Ports_i_React_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Debounce_RTM_2" PORT="i_Signal"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Accumuator_0" HWVERSION="1.0" INSTANCE="Accumuator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Accumuator" VLNV="xilinx.com:module_ref:Accumuator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_Accumuator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="HZ_Counter_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HZ_Counter_0" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_CLK_EN" SIGIS="undef" SIGNAME="RTM_FSM_0_o_ACC_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RTM_FSM_0" PORT="o_ACC_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RST" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="i_DATA" RIGHT="0" SIGIS="undef" SIGNAME="BCD_TO_BINARY_0_o_DATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BCD_TO_BINARY_0" PORT="o_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="o_OUT" RIGHT="0" SIGIS="undef" SIGNAME="Accumuator_0_o_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Divider_0" PORT="i_DATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/BCD_TO_BINARY_0" HWVERSION="1.0" INSTANCE="BCD_TO_BINARY_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BCD_TO_BINARY" VLNV="xilinx.com:module_ref:BCD_TO_BINARY:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_BCD_TO_BINARY_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="HZ_Counter_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HZ_Counter_0" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Digit1" RIGHT="0" SIGIS="undef" SIGNAME="stopwatch_ssd_driver_0_o_Digit_1_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stopwatch_ssd_driver_0" PORT="o_Digit_1_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Digit2" RIGHT="0" SIGIS="undef" SIGNAME="stopwatch_ssd_driver_0_o_Digit_2_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stopwatch_ssd_driver_0" PORT="o_Digit_2_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Digit3" RIGHT="0" SIGIS="undef" SIGNAME="stopwatch_ssd_driver_0_o_Digit_3_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stopwatch_ssd_driver_0" PORT="o_Digit_3_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Digit4" RIGHT="0" SIGIS="undef" SIGNAME="stopwatch_ssd_driver_0_o_Digit_4_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stopwatch_ssd_driver_0" PORT="o_Digit_4_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="o_DATA" RIGHT="0" SIGIS="undef" SIGNAME="BCD_TO_BINARY_0_o_DATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Accumuator_0" PORT="i_DATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/BINARY_TO_BCD_0" HWVERSION="1.0" INSTANCE="BINARY_TO_BCD_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BINARY_TO_BCD" VLNV="xilinx.com:module_ref:BINARY_TO_BCD:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="INPUT_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DECIMAL_DIGITS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_BINARY_TO_BCD_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_Clock" SIGIS="clk" SIGNAME="HZ_Counter_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HZ_Counter_0" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="i_Binary" RIGHT="0" SIGIS="undef" SIGNAME="Divider_0_o_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Divider_0" PORT="o_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Start" SIGIS="undef" SIGNAME="RTM_FSM_0_o_ACC_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RTM_FSM_0" PORT="o_ACC_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="o_BCD" RIGHT="0" SIGIS="undef" SIGNAME="BINARY_TO_BCD_0_o_BCD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_2" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Debounce_RTM_0" HWVERSION="1.0" INSTANCE="Debounce_RTM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Debounce_RTM" VLNV="xilinx.com:module_ref:Debounce_RTM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_Debounce_RTM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="External_Ports_i_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RST" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Signal" SIGIS="undef" SIGNAME="External_Ports_i_Start_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_Start_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Assert" SIGIS="undef" SIGNAME="Debounce_RTM_0_o_Assert">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RTM_FSM_0" PORT="i_Start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Debounce_RTM_1" HWVERSION="1.0" INSTANCE="Debounce_RTM_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Debounce_RTM" VLNV="xilinx.com:module_ref:Debounce_RTM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_Debounce_RTM_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="External_Ports_i_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RST" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Signal" SIGIS="undef" SIGNAME="External_Ports_i_Terminate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_Terminate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Assert" SIGIS="undef" SIGNAME="Debounce_RTM_1_o_Assert">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RTM_FSM_0" PORT="i_Terminate"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Debounce_RTM_2" HWVERSION="1.0" INSTANCE="Debounce_RTM_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Debounce_RTM" VLNV="xilinx.com:module_ref:Debounce_RTM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_Debounce_RTM_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="External_Ports_i_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RST" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Signal" SIGIS="undef" SIGNAME="External_Ports_i_React_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_React_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Assert" SIGIS="undef" SIGNAME="Debounce_RTM_2_o_Assert">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RTM_FSM_0" PORT="i_React"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Divider_0" HWVERSION="1.0" INSTANCE="Divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Divider" VLNV="xilinx.com:module_ref:Divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_Divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="HZ_Counter_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HZ_Counter_0" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_TC" RIGHT="0" SIGIS="undef" SIGNAME="RTM_FSM_0_o_TRIAL_NUM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RTM_FSM_0" PORT="o_TRIAL_NUM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="i_DATA" RIGHT="0" SIGIS="undef" SIGNAME="Accumuator_0_o_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Accumuator_0" PORT="o_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="o_OUT" RIGHT="0" SIGIS="undef" SIGNAME="Divider_0_o_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BINARY_TO_BCD_0" PORT="i_Binary"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EXTRA_THICC_MUX_0" HWVERSION="1.0" INSTANCE="EXTRA_THICC_MUX_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="EXTRA_THICC_MUX" VLNV="xilinx.com:module_ref:EXTRA_THICC_MUX:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_EXTRA_THICC_MUX_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="i_SW_Digit_1" RIGHT="0" SIGIS="undef" SIGNAME="stopwatch_ssd_driver_0_o_Digit_1_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stopwatch_ssd_driver_0" PORT="o_Digit_1_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_SW_Digit_2" RIGHT="0" SIGIS="undef" SIGNAME="stopwatch_ssd_driver_0_o_Digit_2_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stopwatch_ssd_driver_0" PORT="o_Digit_2_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_SW_Digit_3" RIGHT="0" SIGIS="undef" SIGNAME="stopwatch_ssd_driver_0_o_Digit_3_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stopwatch_ssd_driver_0" PORT="o_Digit_3_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_SW_Digit_4" RIGHT="0" SIGIS="undef" SIGNAME="stopwatch_ssd_driver_0_o_Digit_4_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stopwatch_ssd_driver_0" PORT="o_Digit_4_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_T_Digit_1" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_T_Digit_2" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_T_Digit_3" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_T_Digit_4" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Sel" SIGIS="undef" SIGNAME="RTM_FSM_0_o_DONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RTM_FSM_0" PORT="o_DONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="HZ_Counter_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HZ_Counter_0" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Digit_1" RIGHT="0" SIGIS="undef" SIGNAME="EXTRA_THICC_MUX_0_o_Digit_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ssd_mux_0" PORT="i_Digit_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Digit_2" RIGHT="0" SIGIS="undef" SIGNAME="EXTRA_THICC_MUX_0_o_Digit_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ssd_mux_0" PORT="i_Digit_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Digit_3" RIGHT="0" SIGIS="undef" SIGNAME="EXTRA_THICC_MUX_0_o_Digit_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ssd_mux_0" PORT="i_Digit_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Digit_4" RIGHT="0" SIGIS="undef" SIGNAME="EXTRA_THICC_MUX_0_o_Digit_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ssd_mux_0" PORT="i_Digit_4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/HZ_Counter_0" HWVERSION="1.0" INSTANCE="HZ_Counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HZ_Counter" VLNV="xilinx.com:module_ref:HZ_Counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="c_NUM" VALUE="16129"/>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_HZ_Counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="External_Ports_i_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RST" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="HZ_Counter_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RTM_FSM_0" PORT="i_CLK1KHZ"/>
            <CONNECTION INSTANCE="stopwatch_ssd_driver_0" PORT="i_SUBCLK"/>
            <CONNECTION INSTANCE="Accumuator_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="BCD_TO_BINARY_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="BINARY_TO_BCD_0" PORT="i_Clock"/>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Divider_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="ssd_mux_0" PORT="i_CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LSFR_0" HWVERSION="1.0" INSTANCE="LSFR_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="LSFR" VLNV="xilinx.com:module_ref:LSFR:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_LSFR_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="External_Ports_i_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RST" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_EN" SIGIS="undef" SIGNAME="RTM_FSM_0_o_CEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RTM_FSM_0" PORT="o_CEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="o_OUT" RIGHT="0" SIGIS="undef" SIGNAME="LSFR_0_o_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RTM_FSM_0" PORT="i_CVAL"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RTM_FSM_0" HWVERSION="1.0" INSTANCE="RTM_FSM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RTM_FSM" VLNV="xilinx.com:module_ref:RTM_FSM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_RTM_FSM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK1KHZ" SIGIS="clk" SIGNAME="HZ_Counter_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HZ_Counter_0" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RST" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="i_CVAL" RIGHT="0" SIGIS="undef" SIGNAME="LSFR_0_o_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LSFR_0" PORT="o_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Start" SIGIS="undef" SIGNAME="Debounce_RTM_0_o_Assert">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debounce_RTM_0" PORT="o_Assert"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Terminate" SIGIS="undef" SIGNAME="Debounce_RTM_1_o_Assert">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debounce_RTM_1" PORT="o_Assert"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_React" SIGIS="undef" SIGNAME="Debounce_RTM_2_o_Assert">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Debounce_RTM_2" PORT="o_Assert"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Ready" RIGHT="0" SIGIS="undef" SIGNAME="RTM_FSM_0_o_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_Ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_SWEN" SIGIS="undef" SIGNAME="RTM_FSM_0_o_SWEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stopwatch_ssd_driver_0" PORT="i_CLK_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ACC_EN" SIGIS="undef" SIGNAME="RTM_FSM_0_o_ACC_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Accumuator_0" PORT="i_CLK_EN"/>
            <CONNECTION INSTANCE="BINARY_TO_BCD_0" PORT="i_Start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_DONE" SIGIS="undef" SIGNAME="RTM_FSM_0_o_DONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="i_Sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_T_NUM" RIGHT="0" SIGIS="undef" SIGNAME="RTM_FSM_0_o_T_NUM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_T_NUM_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_SRST" SIGIS="undef" SIGNAME="RTM_FSM_0_o_SRST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stopwatch_ssd_driver_0" PORT="i_SRST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_TRIAL_NUM" RIGHT="0" SIGIS="undef" SIGNAME="RTM_FSM_0_o_TRIAL_NUM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Divider_0" PORT="i_TC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_CEN" SIGIS="undef" SIGNAME="RTM_FSM_0_o_CEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LSFR_0" PORT="i_EN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_proc_sys_reset_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_i_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_i_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LSFR_0" PORT="i_RST"/>
            <CONNECTION INSTANCE="RTM_FSM_0" PORT="i_RST"/>
            <CONNECTION INSTANCE="stopwatch_ssd_driver_0" PORT="i_RST"/>
            <CONNECTION INSTANCE="Accumuator_0" PORT="i_RST"/>
            <CONNECTION INSTANCE="Debounce_RTM_0" PORT="i_RST"/>
            <CONNECTION INSTANCE="Debounce_RTM_1" PORT="i_RST"/>
            <CONNECTION INSTANCE="Debounce_RTM_2" PORT="i_RST"/>
            <CONNECTION INSTANCE="HZ_Counter_0" PORT="i_RST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ssd_dec_0" HWVERSION="1.0" INSTANCE="ssd_dec_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ssd_dec" VLNV="xilinx.com:module_ref:ssd_dec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_ssd_dec_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="External_Ports_i_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Num" RIGHT="0" SIGIS="undef" SIGNAME="ssd_mux_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ssd_mux_0" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="o_Cathodes" RIGHT="0" SIGIS="undef" SIGNAME="ssd_dec_0_o_Cathodes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_Cathodes_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ssd_mux_0" HWVERSION="1.0" INSTANCE="ssd_mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ssd_mux" VLNV="xilinx.com:module_ref:ssd_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_ssd_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="i_Digit_1" RIGHT="0" SIGIS="undef" SIGNAME="EXTRA_THICC_MUX_0_o_Digit_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="o_Digit_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Digit_2" RIGHT="0" SIGIS="undef" SIGNAME="EXTRA_THICC_MUX_0_o_Digit_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="o_Digit_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Digit_3" RIGHT="0" SIGIS="undef" SIGNAME="EXTRA_THICC_MUX_0_o_Digit_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="o_Digit_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Digit_4" RIGHT="0" SIGIS="undef" SIGNAME="EXTRA_THICC_MUX_0_o_Digit_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="o_Digit_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="HZ_Counter_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HZ_Counter_0" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Out" RIGHT="0" SIGIS="undef" SIGNAME="ssd_mux_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ssd_dec_0" PORT="i_Num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Anodes" RIGHT="0" SIGIS="undef" SIGNAME="ssd_mux_0_o_Anodes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_Anodes_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/stopwatch_ssd_driver_0" HWVERSION="1.0" INSTANCE="stopwatch_ssd_driver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="stopwatch_ssd_driver" VLNV="xilinx.com:module_ref:stopwatch_ssd_driver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DISPLAY_MODE" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_stopwatch_ssd_driver_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_SUBCLK" SIGIS="clk" SIGNAME="HZ_Counter_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HZ_Counter_0" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RST" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_CLK_EN" SIGIS="undef" SIGNAME="RTM_FSM_0_o_SWEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RTM_FSM_0" PORT="o_SWEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_SRST" SIGIS="undef" SIGNAME="RTM_FSM_0_o_SRST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RTM_FSM_0" PORT="o_SRST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Digit_1_val" RIGHT="0" SIGIS="undef" SIGNAME="stopwatch_ssd_driver_0_o_Digit_1_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BCD_TO_BINARY_0" PORT="i_Digit1"/>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="i_SW_Digit_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Digit_2_val" RIGHT="0" SIGIS="undef" SIGNAME="stopwatch_ssd_driver_0_o_Digit_2_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BCD_TO_BINARY_0" PORT="i_Digit2"/>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="i_SW_Digit_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Digit_3_val" RIGHT="0" SIGIS="undef" SIGNAME="stopwatch_ssd_driver_0_o_Digit_3_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BCD_TO_BINARY_0" PORT="i_Digit3"/>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="i_SW_Digit_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Digit_4_val" RIGHT="0" SIGIS="undef" SIGNAME="stopwatch_ssd_driver_0_o_Digit_4_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BCD_TO_BINARY_0" PORT="i_Digit4"/>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="i_SW_Digit_4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="BINARY_TO_BCD_0_o_BCD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BINARY_TO_BCD_0" PORT="o_BCD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="i_T_Digit_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="11"/>
        <PARAMETER NAME="DIN_TO" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="BINARY_TO_BCD_0_o_BCD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BINARY_TO_BCD_0" PORT="o_BCD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="i_T_Digit_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_2" HWVERSION="1.0" INSTANCE="xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_xlslice_0_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="BINARY_TO_BCD_0_o_BCD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BINARY_TO_BCD_0" PORT="o_BCD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="i_T_Digit_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_3" HWVERSION="1.0" INSTANCE="xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Reaction_Time_Averager_xlslice_0_3"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="BINARY_TO_BCD_0_o_BCD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BINARY_TO_BCD_0" PORT="o_BCD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXTRA_THICC_MUX_0" PORT="i_T_Digit_4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
