Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 02:03:03 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (31)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.613      -38.193                     42                21722       -0.349      -45.478                    237                21722        0.538        0.000                       0                  5077  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_25mhz_clk_wiz_0  {0.000 20.202}       40.404          24.750          
  clk_pixel_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0   {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_25mhz_clk_wiz_0       33.909        0.000                      0                  291        0.129        0.000                      0                  291       19.702        0.000                       0                   142  
  clk_pixel_clk_wiz_0       -2.613      -38.193                     42                21270        0.003        0.000                      0                21270        5.484        0.000                       0                  4923  
  clk_tmds_clk_wiz_0                                                                                                                                                     0.538        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pixel_clk_wiz_0  clk_25mhz_clk_wiz_0        8.644        0.000                      0                  184        0.043        0.000                      0                  184  
clk_25mhz_clk_wiz_0  clk_pixel_clk_wiz_0        8.723        0.000                      0                  336       -0.349      -45.478                    237                  336  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                mhdmicw/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               mhdmicw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000                mhdmicw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000                mhdmicw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 sd/boot_counter_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            sd/byte_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (clk_25mhz_clk_wiz_0 rise@40.404ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 1.371ns (23.977%)  route 4.347ns (76.023%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 38.125 - 40.404 ) 
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_25mhz_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout3_buf/O
                         net (fo=140, unplaced)       0.584    -1.604    sd/clk_25mhz
                         FDSE                                         r  sd/boot_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456    -1.148 f  sd/boot_counter_reg[24]/Q
                         net (fo=2, unplaced)         0.752    -0.396    sd/boot_counter_reg[24]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.101 f  sd/state[4]_i_13/O
                         net (fo=1, unplaced)         0.449     0.348    sd/state[4]_i_13_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     0.472 f  sd/state[4]_i_10/O
                         net (fo=1, unplaced)         0.902     1.374    sd/state[4]_i_10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.498 r  sd/state[4]_i_5/O
                         net (fo=10, unplaced)        0.492     1.990    sd/state[4]_i_5_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     2.114 f  sd/byte_counter[8]_i_4/O
                         net (fo=1, unplaced)         0.449     2.563    sd/byte_counter[8]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     2.687 r  sd/byte_counter[8]_i_1/O
                         net (fo=11, unplaced)        0.495     3.182    sd/byte_counter[8]_i_1_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.306 r  sd/byte_counter[7]_i_1/O
                         net (fo=6, unplaced)         0.808     4.114    sd/byte_counter[7]_i_1_n_0
                         FDRE                                         r  sd/byte_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    N15                                               0.000    40.404 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.404    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.774 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    42.213    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378    36.835 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760    37.595    mhdmicw/clk_25mhz_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    37.686 r  mhdmicw/clkout3_buf/O
                         net (fo=140, unplaced)       0.439    38.125    sd/clk_25mhz
                         FDRE                                         r  sd/byte_counter_reg[2]/C
                         clock pessimism              0.530    38.655    
                         clock uncertainty           -0.199    38.456    
                         FDRE (Setup_fdre_C_R)       -0.433    38.023    sd/byte_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.023    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 33.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sd/boot_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            sd/boot_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.112ns
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.776    -1.454 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.337    -1.116    mhdmicw/clk_25mhz_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  mhdmicw/clkout3_buf/O
                         net (fo=140, unplaced)       0.114    -0.976    sd/clk_25mhz
                         FDRE                                         r  sd/boot_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.835 f  sd/boot_counter_reg[11]/Q
                         net (fo=2, unplaced)         0.130    -0.705    sd/boot_counter_reg[11]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.660 r  sd/boot_counter[8]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.660    sd/boot_counter[8]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.597 r  sd/boot_counter_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.597    sd/boot_counter_reg[8]_i_1_n_4
                         FDRE                                         r  sd/boot_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.755 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.400    mhdmicw/clk_25mhz_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  mhdmicw/clkout3_buf/O
                         net (fo=140, unplaced)       0.259    -1.112    sd/clk_25mhz
                         FDRE                                         r  sd/boot_counter_reg[11]/C
                         clock pessimism              0.281    -0.831    
                         FDRE (Hold_fdre_C_D)         0.105    -0.726    sd/boot_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 20.202 }
Period(ns):         40.404
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249               mhdmicw/clkout3_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.404      172.956              mhdmicw/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.202      19.702               sd/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.202      19.702               sd/bit_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :           42  Failing Endpoints,  Worst Slack       -2.613ns,  Total Violation      -38.193ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.613ns  (required time - arrival time)
  Source:                 img_green_pipe_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/cnt_old_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.832ns  (logic 4.107ns (25.941%)  route 11.725ns (74.059%))
  Logic Levels:           19  (CARRY4=2 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=4930, unplaced)      0.800    -1.388    clk_pixel
                         FDRE                                         r  img_green_pipe_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 f  img_green_pipe_reg[2][7]/Q
                         net (fo=2, unplaced)         0.752    -0.180    tmds_green/tmds_out[0]_i_7_0[7]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.115 r  tmds_green/tmds_out[0]_i_9/O
                         net (fo=1, unplaced)         1.111     1.226    tmds_green/tmds_out[0]_i_9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.350 r  tmds_green/tmds_out[0]_i_7/O
                         net (fo=5, unplaced)         0.477     1.827    tmds_green/img_blue_pipe_reg[2][1]
                         LUT2 (Prop_lut2_I1_O)        0.124     1.951 f  tmds_green/tmds_out[0]_i_5/O
                         net (fo=25, unplaced)        0.514     2.465    tmds_green/sw[7]
                         LUT4 (Prop_lut4_I0_O)        0.118     2.583 f  tmds_green/tmds_out[6]_i_38/O
                         net (fo=2, unplaced)         0.460     3.043    nolabel_line540/tmds_out[6]_i_17_1
                         LUT6 (Prop_lut6_I4_O)        0.124     3.167 r  nolabel_line540/tmds_out[6]_i_25/O
                         net (fo=2, unplaced)         0.460     3.627    nolabel_line540/tmds_out[6]_i_25_n_0
                         LUT5 (Prop_lut5_I0_O)        0.118     3.745 r  nolabel_line540/tmds_out[6]_i_18/O
                         net (fo=2, unplaced)         0.460     4.205    nolabel_line540/tmds_out[6]_i_18_n_0
                         LUT2 (Prop_lut2_I1_O)        0.117     4.322 r  nolabel_line540/tmds_out[6]_i_7__0/O
                         net (fo=2, unplaced)         0.643     4.965    nolabel_line540/tmds_out[6]_i_7__0_n_0
                         LUT3 (Prop_lut3_I2_O)        0.332     5.297 r  nolabel_line540/tmds_out[6]_i_11__0/O
                         net (fo=1, unplaced)         0.000     5.297    nolabel_line540/tmds_out[6]_i_11__0_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.829 r  nolabel_line540/tmds_out_reg[6]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.829    nolabel_line540/tmds_out_reg[6]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.177 r  nolabel_line540/tmds_out_reg[2]_i_2__0/O[1]
                         net (fo=14, unplaced)        1.048     7.225    nolabel_line540/red[1]
                         LUT6 (Prop_lut6_I4_O)        0.306     7.531 r  nolabel_line540/cnt_old[2]_i_9__1/O
                         net (fo=1, unplaced)         0.902     8.433    nolabel_line540/cnt_old[2]_i_9__1_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  nolabel_line540/cnt_old[2]_i_3__1/O
                         net (fo=35, unplaced)        0.522     9.079    nolabel_line540/cnt_old[2]_i_12__1_0
                         LUT5 (Prop_lut5_I1_O)        0.124     9.203 r  nolabel_line540/cnt_old[0]_i_11__0/O
                         net (fo=10, unplaced)        0.945    10.148    nolabel_line540/tmds_red/p_3_in[2]
                         LUT6 (Prop_lut6_I1_O)        0.124    10.272 r  nolabel_line540/cnt_old[4]_i_15__1/O
                         net (fo=6, unplaced)         0.934    11.206    nolabel_line540/cnt_old[0]_i_8__0_0[1]
                         LUT4 (Prop_lut4_I0_O)        0.124    11.330 r  nolabel_line540/cnt_old[4]_i_21__1/O
                         net (fo=4, unplaced)         0.473    11.803    tmds_red/cnt_old[4]_i_13__1
                         LUT2 (Prop_lut2_I1_O)        0.124    11.927 r  tmds_red/cnt_old[4]_i_28__1/O
                         net (fo=2, unplaced)         1.122    13.049    nolabel_line540/cnt_old[4]_i_4__1_0
                         LUT6 (Prop_lut6_I1_O)        0.124    13.173 r  nolabel_line540/cnt_old[4]_i_11__1/O
                         net (fo=1, unplaced)         0.902    14.075    nolabel_line540/cnt_old[4]_i_11__1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    14.199 r  nolabel_line540/cnt_old[4]_i_4__1/O
                         net (fo=1, unplaced)         0.000    14.199    nolabel_line540/cnt_old[4]_i_4__1_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    14.444 r  nolabel_line540/cnt_old_reg[4]_i_1__0/O
                         net (fo=1, unplaced)         0.000    14.444    tmds_red/D[4]
                         FDRE                                         r  tmds_red/cnt_old_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=4930, unplaced)      0.655    11.405    tmds_red/clk_pixel
                         FDRE                                         r  tmds_red/cnt_old_reg[4]/C
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         FDRE (Setup_fdre_C_D)        0.064    11.831    tmds_red/cnt_old_reg[4]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                         -14.444    
  -------------------------------------------------------------------
                         slack                                 -2.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 blue_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_ser/primary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.239ns (33.796%)  route 0.468ns (66.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.454 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.116    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  mhdmicw/clkout1_buf/O
                         net (fo=4930, unplaced)      0.210    -0.881    blue_ser/clk_pixel
                         FDRE                                         r  blue_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.740 r  blue_ser/pwup_rst_reg/Q
                         net (fo=1, unplaced)         0.131    -0.608    blue_ser/red_ser/pwup_rst
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.510 r  blue_ser/primary_i_1/O
                         net (fo=6, unplaced)         0.337    -0.173    blue_ser/RST0
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.755 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.400    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  mhdmicw/clkout1_buf/O
                         net (fo=4930, unplaced)      0.355    -1.016    blue_ser/clk_pixel
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/CLKDIV
                         clock pessimism              0.281    -0.736    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559    -0.177    blue_ser/primary
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.468      9.584                rotate_m/pixel_addr_out_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892              mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484                alarm1_number/num1_palette/BRAM_reg_0_1_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484                alarm1_number/num1_palette/BRAM_reg_0_1_11_11/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538                mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666              mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               mhdmicw/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.644ns  (required time - arrival time)
  Source:                 change_audio_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            sd/byte_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_25mhz_clk_wiz_0 rise@40.404ns - clk_pixel_clk_wiz_0 rise@26.936ns)
  Data Path Delay:        3.666ns  (logic 0.999ns (27.250%)  route 2.667ns (72.750%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 38.125 - 40.404 ) 
    Source Clock Delay      (SCD):    -1.388ns = ( 25.548 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     26.936    26.936 r  
    N15                                               0.000    26.936 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    26.936    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440    28.376 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    28.960    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    23.853 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    24.652    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    24.748 r  mhdmicw/clkout1_buf/O
                         net (fo=4930, unplaced)      0.800    25.548    clk_pixel
                         FDRE                                         r  change_audio_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    26.004 f  change_audio_reg/Q
                         net (fo=22, unplaced)        0.373    26.377    sd/change_audio
                         LUT2 (Prop_lut2_I1_O)        0.295    26.672 f  sd/offset[4]_i_1/O
                         net (fo=66, unplaced)        0.991    27.663    sd/reset0
                         LUT6 (Prop_lut6_I0_O)        0.124    27.787 r  sd/byte_counter[8]_i_1/O
                         net (fo=11, unplaced)        0.495    28.282    sd/byte_counter[8]_i_1_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124    28.406 r  sd/byte_counter[7]_i_1/O
                         net (fo=6, unplaced)         0.808    29.214    sd/byte_counter[7]_i_1_n_0
                         FDRE                                         r  sd/byte_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.404    40.404 r  
    N15                                               0.000    40.404 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.404    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.774 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    42.213    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378    36.835 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760    37.595    mhdmicw/clk_25mhz_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    37.686 r  mhdmicw/clkout3_buf/O
                         net (fo=140, unplaced)       0.439    38.125    sd/clk_25mhz
                         FDRE                                         r  sd/byte_counter_reg[2]/C
                         clock pessimism              0.485    38.610    
                         clock uncertainty           -0.319    38.291    
                         FDRE (Setup_fdre_C_R)       -0.433    37.858    sd/byte_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.858    
                         arrival time                         -29.214    
  -------------------------------------------------------------------
                         slack                                  8.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            sd/cmd_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.238ns (45.475%)  route 0.285ns (54.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.112ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.454 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.116    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  mhdmicw/clkout1_buf/O
                         net (fo=4930, unplaced)      0.210    -0.881    clk_pixel
                         FDRE                                         r  addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.740 r  addr_reg[10]/Q
                         net (fo=2, unplaced)         0.285    -0.454    sd/S[1]
                         LUT5 (Prop_lut5_I1_O)        0.097    -0.357 r  sd/cmd_out[18]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.357    sd/cmd_out[18]_i_1_n_0
                         FDRE                                         r  sd/cmd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.755 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.400    mhdmicw/clk_25mhz_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  mhdmicw/clkout3_buf/O
                         net (fo=140, unplaced)       0.259    -1.112    sd/clk_25mhz
                         FDRE                                         r  sd/cmd_out_reg[18]/C
                         clock pessimism              0.301    -0.811    
                         clock uncertainty            0.319    -0.491    
                         FDRE (Hold_fdre_C_D)         0.091    -0.400    sd/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.723ns,  Total Violation        0.000ns
Hold  :          237  Failing Endpoints,  Worst Slack       -0.349ns,  Total Violation      -45.478ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 sd/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            rd_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.371ns (30.596%)  route 3.110ns (69.404%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_25mhz_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout3_buf/O
                         net (fo=140, unplaced)       0.584    -1.604    sd/clk_25mhz
                         FDRE                                         r  sd/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.148 f  sd/state_reg[4]/Q
                         net (fo=39, unplaced)        0.817    -0.331    sd/state_reg_n_0_[4]
                         LUT3 (Prop_lut3_I0_O)        0.295    -0.036 r  sd/byte_counter[1]_i_3/O
                         net (fo=3, unplaced)         0.467     0.431    sd/byte_counter[1]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     0.555 f  sd/rd_counter[2]_i_5/O
                         net (fo=1, unplaced)         0.449     1.004    sd/rd_counter[2]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.128 f  sd/rd_counter[2]_i_2/O
                         net (fo=4, unplaced)         0.473     1.601    sd/rd_counter[2]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  sd/read_sector_flag_i_2/O
                         net (fo=3, unplaced)         0.437     2.162    sd/read_sector_flag_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.286 f  sd/rd_counter[2]_i_3/O
                         net (fo=3, unplaced)         0.467     2.753    sd/rd_counter[2]_i_3_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     2.877 r  sd/rd_counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.877    sd_n_52
                         FDRE                                         r  rd_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=4930, unplaced)      0.655    11.405    clk_pixel
                         FDRE                                         r  rd_counter_reg[0]/C
                         clock pessimism              0.485    11.890    
                         clock uncertainty           -0.319    11.571    
                         FDRE (Setup_fdre_C_D)        0.029    11.600    rd_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  8.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.349ns  (arrival time - required time)
  Source:                 sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            audio_buffer/BRAM_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.301%)  route 0.185ns (56.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.776    -1.454 r  mhdmicw/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.337    -1.116    mhdmicw/clk_25mhz_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  mhdmicw/clkout3_buf/O
                         net (fo=140, unplaced)       0.114    -0.976    sd/clk_25mhz
                         FDRE                                         r  sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.835 r  sd/dout_reg[0]/Q
                         net (fo=16, unplaced)        0.185    -0.651    audio_buffer/BRAM_reg_0_63_0_2/DIA
                         RAMD64E                                      r  audio_buffer/BRAM_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.755 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.400    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  mhdmicw/clkout1_buf/O
                         net (fo=4930, unplaced)      0.355    -1.016    audio_buffer/BRAM_reg_0_63_0_2/WCLK
                         RAMD64E                                      r  audio_buffer/BRAM_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.301    -0.715    
                         clock uncertainty            0.319    -0.396    
                         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.094    -0.302    audio_buffer/BRAM_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                 -0.349    





