vhdl xil_defaultlib  \
"../build/build_project.srcs/sources_1/ip/fp_add/sim/fp_add.vhd" \
"../build/build_project.srcs/sources_1/ip/fp_mult/sim/fp_mult.vhd" \
"../build/build_project.srcs/sources_1/ip/fixed16_upsampler/sim/fixed16_upsampler.vhd" \
"../build/build_project.srcs/sources_1/ip/fixed8_upsampler/sim/fixed8_upsampler.vhd" \
"../build/build_project.srcs/sources_1/ip/fixed4_upsampler/sim/fixed4_upsampler.vhd"

nosort
