# See LICENSE for license details.

#*****************************************************************************
# p.macsRN
#-----------------------------------------------------------------------------
#
# Test p.macsRN instruction.
# 
#

#include "riscv_test.h"
#include "test_macros.h"

RVTEST_RV32U
RVTEST_CODE_BEGIN

  #-------------------------------------------------------------
  # Arithmetic tests
  #-------------------------------------------------------------
  TEST_RRR_UIMM5_OP( 2, p.macsRN, 0, 0, 0, 0, 0 )
  TEST_RRR_UIMM5_OP( 3, p.macsRN, 0, 0, 0, 0, 31 )
  TEST_RRR_UIMM5_OP( 4, p.macsRN, 2147483647, 0, 0, 2147483647, 0 )
  TEST_RRR_UIMM5_OP( 5, p.macsRN, 1, 0, 0, 2147483647, 31 )
  TEST_RRR_UIMM5_OP( 6, p.macsRN, -2147483648, 0, 0, -2147483648, 0 )
  TEST_RRR_UIMM5_OP( 7, p.macsRN, -1, 0, 0, -2147483648, 31 )
  TEST_RRR_UIMM5_OP( 8, p.macsRN, 1, 0, 2147483647, 1, 0 )
  TEST_RRR_UIMM5_OP( 9, p.macsRN, 32768, 2147450879, 1, 1, 0 )
  TEST_RRR_UIMM5_OP( 10, p.macsRN, 1, 2147483647, 0, 1, 0 )
  TEST_RRR_UIMM5_OP( 11, p.macsRN, -1073676288, 32767, 2147450881, 1, 0 )
  TEST_RRR_UIMM5_OP( 12, p.macsRN, -1073709055, 32767, 2147450880, 1, 0 )
  TEST_RRR_UIMM5_OP( 13, p.macsRN, 16384, 32767, 1, 1, 1 )
  TEST_RRR_UIMM5_OP( 14, p.macsRN, 805289984, 32767, 32767, 2147483647, 2 )
  TEST_RRR_UIMM5_OP( 15, p.macsRN, 1, 32767, 32767, 2147483647, 31 )
  TEST_RRR_UIMM5_OP( 16, p.macsRN, 2147450879, -32768, 1, 2147483647, 0 )
  TEST_RRR_UIMM5_OP( 17, p.macsRN, -88328929, 193427330, -623584831, -407085581, 3 )
  TEST_RRR_UIMM5_OP( 18, p.macsRN, -2657385, 969848311, -1858637937, -139011886, 8 )
  TEST_RRR_UIMM5_OP( 19, p.macsRN, 1736835, 1899931296, 1853286535, 1641033100, 10 )
  TEST_RRR_UIMM5_OP( 20, p.macsRN, 71, 700971476, 1183623206, 1154045967, 24 )
  TEST_RRR_UIMM5_OP( 21, p.macsRN, 5, 735052704, -324840977, 710972890, 27 )
  TEST_RRR_UIMM5_OP( 22, p.macsRN, 1611389, 1084712876, -1689037635, 1074330308, 10 )
  TEST_RRR_UIMM5_OP( 23, p.macsRN, -39651, 1013729999, 2006666078, -694324172, 13 )
  TEST_RRR_UIMM5_OP( 24, p.macsRN, -592745, -1363399002, -1065312441, -918245387, 11 )
  TEST_RRR_UIMM5_OP( 25, p.macsRN, -347, -1374729686, 166546270, -457408263, 18 )
  TEST_RRR_UIMM5_OP( 26, p.macsRN, 29, -2028524089, -202156369, 1688553674, 26 )
  

  #-------------------------------------------------------------
  # Source/Destination tests
  #-------------------------------------------------------------
  TEST_RRR_UIMM5_SRC1_EQ_DEST( 27, p.macsRN, 2292, 2007616589, -1219917019, 20 )
  TEST_RRR_UIMM5_SRC1_EQ_DEST( 28, p.macsRN, 471273051, 136668741, -2066122691, 1 )
  
  TEST_RRR_UIMM5_SRC2_EQ_DEST( 29, p.macsRN, 0, 1482150705, 102285498, 31 )
  TEST_RRR_UIMM5_SRC2_EQ_DEST( 30, p.macsRN, 17, -150661834, 1260631392, 26 )
  
  TEST_RRR_UIMM5_SRC12_EQ_DEST( 31, p.macsRN, 895724380, 548386611, 0 )
  TEST_RRR_UIMM5_SRC12_EQ_DEST( 32, p.macsRN, 4, 1185286407, 28 )
  
  TEST_RRR_UIMM5_DEST_BYPASS( 51, 0, p.macsRN, 336, -1421783751, -1425780984, 304211973, 21 )
  TEST_RRR_UIMM5_DEST_BYPASS( 52, 1, p.macsRN, -689543918, -279154234, 1819720444, -864489669, 1 )
  TEST_RRR_UIMM5_DEST_BYPASS( 53, 2, p.macsRN, 33, -848988818, -1355621575, 829945657, 24 )
  TEST_RRR_UIMM5_DEST_BYPASS( 54, 0, p.macsRN, -493719859, -1274810869, 274467896, -973060303, 1 )
  TEST_RRR_UIMM5_DEST_BYPASS( 55, 1, p.macsRN, 1, -630086145, 1175348665, 761574859, 27 )
  TEST_RRR_UIMM5_DEST_BYPASS( 56, 2, p.macsRN, 3, -660289469, -520346080, 1742968582, 29 )
  TEST_RRR_UIMM5_SRC3_BYPASS( 57, 0, p.macsRN, -245, -1405561254, 513904583, -338451561, 17 )
  TEST_RRR_UIMM5_SRC3_BYPASS( 58, 1, p.macsRN, -33546198, -1130496532, 765597117, -2143996102, 6 )
  TEST_RRR_UIMM5_SRC3_BYPASS( 59, 2, p.macsRN, -52, 479697399, 1309543588, -792421543, 24 )
  TEST_RRR_UIMM5_SRC3_BYPASS( 60, 0, p.macsRN, -2390599, 1427077914, 1805423136, -1561547748, 10 )
  TEST_RRR_UIMM5_SRC3_BYPASS( 61, 1, p.macsRN, 1170602, 1963607958, 816213568, 1880160085, 11 )
  TEST_RRR_UIMM5_SRC3_BYPASS( 62, 2, p.macsRN, 425544, 184013233, 593218278, 710357724, 11 )
  

  #-------------------------------------------------------------
  # Bypassing tests
  #-------------------------------------------------------------
  TEST_RRR_UIMM5_SRC12_BYPASS( 33, 0, 0, p.macsRN, 1, 1773238388, -1536734339, -521756906, 26 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 34, 0, 1, p.macsRN, 0, 471600781, 917661243, -466186081, 31 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 35, 0, 2, p.macsRN, 172, -1817591590, -195149720, 1707221261, 23 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 36, 1, 0, p.macsRN, 12, 1682218863, -2126767902, 560530948, 25 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 37, 1, 1, p.macsRN, 902759, 1714081243, 2015947643, 394779849, 9 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 38, 1, 2, p.macsRN, 0, 443040138, -1259818618, -476474243, 31 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 39, 2, 0, p.macsRN, -71078, 166231605, -2024807031, -72240321, 12 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 40, 2, 1, p.macsRN, -11934, 357963668, -1571154828, -422665070, 15 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 41, 2, 2, p.macsRN, 1, 2035513110, -852115426, 1687444626, 30 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 42, 0, 0, p.macsRN, -114273057, -263748836, -1776614140, -1787316861, 4 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 43, 0, 1, p.macsRN, -32361, -1009238802, -753950844, -1735524623, 16 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 44, 0, 2, p.macsRN, -208017528, 910748138, 714628694, -695526013, 2 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 45, 1, 0, p.macsRN, 48509959, -111268217, -637795667, 768000303, 4 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 46, 1, 1, p.macsRN, -339, 1638185586, 1951733597, 17618644, 18 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 47, 1, 2, p.macsRN, 909, -1489751889, -954047888, 1591663802, 21 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 48, 2, 0, p.macsRN, 2380, -1550844654, 557478630, 1269788551, 19 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 49, 2, 1, p.macsRN, -46700, -1959480363, 1322486800, -2108984117, 15 )
  TEST_RRR_UIMM5_SRC12_BYPASS( 50, 2, 2, p.macsRN, 619724509, 1250522181, 1761488379, 2128534219, 2 )
  
  

  TEST_RRR_UIMM5_ZEROSRC1( 63, p.macsRN, -64136877, -345084602, -1026190031, 4 )
  TEST_RRR_UIMM5_ZEROSRC1( 64, p.macsRN, 531644, -575320341, 68050401, 7 )
  
  TEST_RRR_UIMM5_ZEROSRC2( 65, p.macsRN, 737642574, 1701724825, 737642574, 0 )
  TEST_RRR_UIMM5_ZEROSRC2( 66, p.macsRN, -6, 1852361293, -850199457, 27 )
  
  TEST_RRR_UIMM5_ZEROSRC3( 67, p.macsRN, -766520, 1942643706, -265385932, 10 )
  TEST_RRR_UIMM5_ZEROSRC3( 68, p.macsRN, -30652401, 2091096195, 453972500, 2 )
  
  TEST_RRR_UIMM5_ZEROSRC12( 69, p.macsRN, 59358149, 1899460771, 5 )
  TEST_RRR_UIMM5_ZEROSRC12( 70, p.macsRN, 13, 1705208883, 27 )
  
  TEST_RRR_UIMM5_ZEROSRC123( 71, p.macsRN, 0, 20 )
  TEST_RRR_UIMM5_ZEROSRC123( 72, p.macsRN, 0, 29 )
  
  TEST_RRR_UIMM5_ZERODEST( 73, p.macsRN, -260365108, 565942671, 11 )
  TEST_RRR_UIMM5_ZERODEST( 74, p.macsRN, -1088136371, 1655759182, 7 )
  
  

  TEST_PASSFAIL

# Input data section.
RVTEST_CODE_END

  .data

# Output data section.
RVTEST_DATA_BEGIN

  TEST_DATA

RVTEST_DATA_END
