<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p36" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_36{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_36{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_36{left:110px;bottom:1082px;}
#t4_36{left:120px;bottom:1082px;letter-spacing:-0.16px;word-spacing:2.08px;}
#t5_36{left:221px;bottom:1082px;letter-spacing:-1px;}
#t6_36{left:285px;bottom:1082px;letter-spacing:-0.13px;word-spacing:2.05px;}
#t7_36{left:585px;bottom:1082px;}
#t8_36{left:599px;bottom:1082px;letter-spacing:-0.2px;word-spacing:2.17px;}
#t9_36{left:110px;bottom:1062px;letter-spacing:-0.21px;word-spacing:1.47px;}
#ta_36{left:237px;bottom:1062px;}
#tb_36{left:245px;bottom:1062px;letter-spacing:-0.1px;word-spacing:1.93px;}
#tc_36{left:386px;bottom:1062px;}
#td_36{left:399px;bottom:1062px;letter-spacing:-0.18px;word-spacing:1.44px;}
#te_36{left:587px;bottom:1062px;}
#tf_36{left:596px;bottom:1062px;letter-spacing:-0.15px;word-spacing:1.38px;}
#tg_36{left:152px;bottom:1017px;letter-spacing:0.02px;word-spacing:2px;}
#th_36{left:152px;bottom:999px;letter-spacing:-0.04px;word-spacing:1.91px;}
#ti_36{left:177px;bottom:980px;letter-spacing:0.03px;word-spacing:3.25px;}
#tj_36{left:152px;bottom:962px;letter-spacing:-0.07px;word-spacing:1.97px;}
#tk_36{left:110px;bottom:902px;letter-spacing:-0.16px;}
#tl_36{left:183px;bottom:902px;letter-spacing:-0.22px;word-spacing:2.31px;}
#tm_36{left:360px;bottom:902px;letter-spacing:-0.18px;}
#tn_36{left:428px;bottom:902px;letter-spacing:-0.17px;}
#to_36{left:110px;bottom:856px;letter-spacing:-0.29px;word-spacing:1.73px;}
#tp_36{left:463px;bottom:856px;letter-spacing:-1px;}
#tq_36{left:526px;bottom:856px;letter-spacing:-0.2px;word-spacing:1.59px;}
#tr_36{left:110px;bottom:835px;letter-spacing:-0.18px;word-spacing:2.67px;}
#ts_36{left:373px;bottom:835px;letter-spacing:-0.14px;word-spacing:2.52px;}
#tt_36{left:110px;bottom:814px;letter-spacing:-0.17px;}
#tu_36{left:145px;bottom:814px;letter-spacing:-0.36px;word-spacing:3.22px;}
#tv_36{left:277px;bottom:814px;letter-spacing:-0.14px;}
#tw_36{left:298px;bottom:814px;}
#tx_36{left:314px;bottom:814px;letter-spacing:-0.15px;word-spacing:2.67px;}
#ty_36{left:735px;bottom:814px;letter-spacing:-0.22px;}
#tz_36{left:798px;bottom:814px;letter-spacing:-0.18px;}
#t10_36{left:110px;bottom:793px;letter-spacing:-0.24px;}
#t11_36{left:169px;bottom:793px;letter-spacing:-0.25px;word-spacing:1.61px;}
#t12_36{left:110px;bottom:758px;letter-spacing:-0.23px;word-spacing:1.51px;}
#t13_36{left:110px;bottom:722px;letter-spacing:-0.2px;word-spacing:3.48px;}
#t14_36{left:694px;bottom:722px;letter-spacing:-0.15px;word-spacing:3.47px;}
#t15_36{left:110px;bottom:701px;letter-spacing:-1px;}
#t16_36{left:176px;bottom:701px;letter-spacing:-0.19px;word-spacing:3.57px;}
#t17_36{left:110px;bottom:680px;letter-spacing:-0.2px;word-spacing:1.46px;}
#t18_36{left:110px;bottom:644px;letter-spacing:-0.21px;word-spacing:3.13px;}
#t19_36{left:695px;bottom:644px;letter-spacing:-0.14px;word-spacing:3.1px;}
#t1a_36{left:110px;bottom:624px;letter-spacing:-1px;}
#t1b_36{left:172px;bottom:624px;letter-spacing:-0.19px;word-spacing:0.09px;}
#t1c_36{left:110px;bottom:603px;letter-spacing:-0.2px;word-spacing:0.96px;}
#t1d_36{left:110px;bottom:567px;letter-spacing:-0.16px;word-spacing:0.47px;}
#t1e_36{left:110px;bottom:546px;letter-spacing:-0.16px;word-spacing:0.89px;}
#t1f_36{left:110px;bottom:526px;letter-spacing:-0.17px;word-spacing:0.84px;}
#t1g_36{left:678px;bottom:526px;letter-spacing:-0.18px;}
#t1h_36{left:700px;bottom:526px;letter-spacing:-0.21px;word-spacing:0.67px;}
#t1i_36{left:110px;bottom:505px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1j_36{left:306px;bottom:505px;letter-spacing:-0.17px;}
#t1k_36{left:329px;bottom:505px;letter-spacing:-0.14px;word-spacing:1.37px;}
#t1l_36{left:152px;bottom:460px;letter-spacing:-0.02px;word-spacing:0.8px;}
#t1m_36{left:152px;bottom:442px;letter-spacing:0.05px;word-spacing:1.74px;}
#t1n_36{left:177px;bottom:424px;letter-spacing:-0.07px;word-spacing:0.83px;}
#t1o_36{left:152px;bottom:405px;letter-spacing:0.05px;word-spacing:3.76px;}
#t1p_36{left:668px;bottom:405px;letter-spacing:-0.03px;word-spacing:4.17px;}
#t1q_36{left:152px;bottom:387px;letter-spacing:0.05px;word-spacing:2.6px;}
#t1r_36{left:152px;bottom:369px;letter-spacing:-0.02px;word-spacing:1.87px;}
#t1s_36{left:110px;bottom:332px;letter-spacing:-0.19px;word-spacing:3.44px;}
#t1t_36{left:549px;bottom:332px;letter-spacing:-0.18px;}
#t1u_36{left:618px;bottom:332px;letter-spacing:-0.17px;word-spacing:3.33px;}
#t1v_36{left:110px;bottom:312px;letter-spacing:-0.16px;word-spacing:1.62px;}
#t1w_36{left:110px;bottom:291px;letter-spacing:-0.18px;word-spacing:1.39px;}
#t1x_36{left:110px;bottom:232px;letter-spacing:-0.16px;}
#t1y_36{left:183px;bottom:232px;letter-spacing:-0.18px;word-spacing:2.21px;}
#t1z_36{left:363px;bottom:232px;letter-spacing:-0.18px;}
#t20_36{left:431px;bottom:232px;letter-spacing:-0.17px;}
#t21_36{left:110px;bottom:185px;letter-spacing:-0.2px;word-spacing:2.88px;}
#t22_36{left:478px;bottom:185px;letter-spacing:-0.29px;word-spacing:3.39px;}
#t23_36{left:649px;bottom:185px;letter-spacing:-0.16px;word-spacing:3.04px;}
#t24_36{left:110px;bottom:164px;letter-spacing:-0.17px;word-spacing:3.3px;}
#t25_36{left:382px;bottom:164px;letter-spacing:-0.23px;word-spacing:3.5px;}
#t26_36{left:110px;bottom:144px;letter-spacing:-0.19px;word-spacing:2.71px;}
#t27_36{left:110px;bottom:123px;letter-spacing:-0.15px;word-spacing:2.85px;}

.s1_36{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_36{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_36{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s4_36{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.s5_36{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s6_36{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s7_36{font-size:17px;font-family:CMR10_1fw;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts36" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg36Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg36" style="-webkit-user-select: none;"><object width="935" height="1210" data="36/36.svg" type="image/svg+xml" id="pdf36" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_36" class="t s1_36">22 </span><span id="t2_36" class="t s2_36">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_36" class="t s3_36">x </span><span id="t4_36" class="t s1_36" data-mappings='[[3,"fi"]]'>PP ﬁelds are </span><span id="t5_36" class="t s4_36">WARL </span><span id="t6_36" class="t s1_36" data-mappings='[[0,"fi"]]'>ﬁelds that can hold only privilege mode </span><span id="t7_36" class="t s3_36">x </span><span id="t8_36" class="t s1_36">and any implemented privilege </span>
<span id="t9_36" class="t s1_36">mode lower than </span><span id="ta_36" class="t s3_36">x</span><span id="tb_36" class="t s1_36">. If privilege mode </span><span id="tc_36" class="t s3_36">x </span><span id="td_36" class="t s1_36">is not implemented, then </span><span id="te_36" class="t s3_36">x </span><span id="tf_36" class="t s1_36">PP must be read-only 0. </span>
<span id="tg_36" class="t s5_36">M-mode software can determine whether a privilege mode is implemented by writing that mode </span>
<span id="th_36" class="t s5_36">to MPP then reading it back. </span>
<span id="ti_36" class="t s5_36">If the machine provides only U and M modes, then only a single hardware storage bit is </span>
<span id="tj_36" class="t s5_36">required to represent either 00 or 11 in MPP. </span>
<span id="tk_36" class="t s4_36">3.1.6.2 </span><span id="tl_36" class="t s4_36">Base ISA Control in </span><span id="tm_36" class="t s6_36">mstatus </span><span id="tn_36" class="t s4_36">Register </span>
<span id="to_36" class="t s1_36" data-mappings='[[34,"fi"]]'>For RV64 systems, the SXL and UXL ﬁelds are </span><span id="tp_36" class="t s4_36">WARL </span><span id="tq_36" class="t s1_36" data-mappings='[[0,"fi"]]'>ﬁelds that control the value of XLEN for </span>
<span id="tr_36" class="t s1_36">S-mode and U-mode, respectively. </span><span id="ts_36" class="t s1_36" data-mappings='[[22,"fi"],[51,"fi"]]'>The encoding of these ﬁelds is the same as the MXL ﬁeld of </span>
<span id="tt_36" class="t s6_36">misa</span><span id="tu_36" class="t s1_36">, shown in Table </span><span id="tv_36" class="t s7_36">3.1</span><span id="tw_36" class="t s1_36">. </span><span id="tx_36" class="t s1_36" data-mappings='[[5,"ff"]]'>The eﬀective XLEN in S-mode and U-mode are termed </span><span id="ty_36" class="t s3_36">SXLEN </span><span id="tz_36" class="t s1_36">and </span>
<span id="t10_36" class="t s3_36">UXLEN</span><span id="t11_36" class="t s1_36">, respectively. </span>
<span id="t12_36" class="t s1_36" data-mappings='[[34,"fi"]]'>For RV32 systems, the SXL and UXL ﬁelds do not exist, and SXLEN=32 and UXLEN=32. </span>
<span id="t13_36" class="t s1_36">For RV64 systems, if S-mode is not supported, then SXL is read-only zero. </span><span id="t14_36" class="t s1_36">Otherwise, it is a </span>
<span id="t15_36" class="t s4_36">WARL </span><span id="t16_36" class="t s1_36" data-mappings='[[0,"fi"]]'>ﬁeld that encodes the current value of SXLEN. In particular, an implementation may </span>
<span id="t17_36" class="t s1_36" data-mappings='[[24,"fi"]]'>make SXL be a read-only ﬁeld whose value always ensures that SXLEN=MXLEN. </span>
<span id="t18_36" class="t s1_36">For RV64 systems, if U-mode is not supported, then UXL is read-only zero. </span><span id="t19_36" class="t s1_36">Otherwise, it is a </span>
<span id="t1a_36" class="t s4_36">WARL </span><span id="t1b_36" class="t s1_36" data-mappings='[[0,"fi"]]'>ﬁeld that encodes the current value of UXLEN. In particular, an implementation may make </span>
<span id="t1c_36" class="t s1_36" data-mappings='[[19,"fi"]]'>UXL be a read-only ﬁeld whose value always ensures that UXLEN=MXLEN or UXLEN=SXLEN. </span>
<span id="t1d_36" class="t s1_36">Whenever XLEN in any mode is set to a value less than the widest supported XLEN, all operations </span>
<span id="t1e_36" class="t s1_36" data-mappings='[[54,"fi"]]'>must ignore source operand register bits above the conﬁgured XLEN, and must sign-extend results </span>
<span id="t1f_36" class="t s1_36" data-mappings='[[3,"fi"]]'>to ﬁll the entire widest supported XLEN in the destination register. Similarly, </span><span id="t1g_36" class="t s6_36">pc </span><span id="t1h_36" class="t s1_36">bits above XLEN </span>
<span id="t1i_36" class="t s1_36">are ignored, and when the </span><span id="t1j_36" class="t s6_36">pc </span><span id="t1k_36" class="t s1_36" data-mappings='[[35,"fi"]]'>is written, it is sign-extended to ﬁll the widest supported XLEN. </span>
<span id="t1l_36" class="t s5_36" data-mappings='[[34,"fi"],[86,"fi"]]'>We require that operations always ﬁll the entire underlying hardware registers with deﬁned values </span>
<span id="t1m_36" class="t s5_36" data-mappings='[[26,"fi"]]'>to avoid implementation-deﬁned behavior. </span>
<span id="t1n_36" class="t s5_36">To reduce hardware complexity, the architecture imposes no checks that lower-privilege modes </span>
<span id="t1o_36" class="t s5_36">have XLEN settings less than or equal to the next-higher privilege mode. </span><span id="t1p_36" class="t s5_36">In practice, such </span>
<span id="t1q_36" class="t s5_36" data-mappings='[[80,"fi"]]'>settings would almost always be a software bug, but machine operation is well-deﬁned even in </span>
<span id="t1r_36" class="t s5_36">this case. </span>
<span id="t1s_36" class="t s1_36">If MXLEN is changed from 32 to a wider width, each of </span><span id="t1t_36" class="t s6_36">mstatus </span><span id="t1u_36" class="t s1_36" data-mappings='[[0,"fi"]]'>ﬁelds SXL and UXL, if not </span>
<span id="t1v_36" class="t s1_36">restricted to a single value, gets the value corresponding to the widest supported width not wider </span>
<span id="t1w_36" class="t s1_36">than the new MXLEN. </span>
<span id="t1x_36" class="t s4_36">3.1.6.3 </span><span id="t1y_36" class="t s4_36">Memory Privilege in </span><span id="t1z_36" class="t s6_36">mstatus </span><span id="t20_36" class="t s4_36">Register </span>
<span id="t21_36" class="t s1_36" data-mappings='[[36,"fi"]]'>The MPRV (Modify PRiVilege) bit modiﬁes the </span><span id="t22_36" class="t s3_36" data-mappings='[[1,"ff"]]'>eﬀective privilege mode</span><span id="t23_36" class="t s1_36">, i.e., the privilege level </span>
<span id="t24_36" class="t s1_36">at which loads and stores execute. </span><span id="t25_36" class="t s1_36">When MPRV=0, loads and stores behave as normal, using </span>
<span id="t26_36" class="t s1_36">the translation and protection mechanisms of the current privilege mode. When MPRV=1, load </span>
<span id="t27_36" class="t s1_36">and store memory addresses are translated and protected, and endianness is applied, as though </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
