#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$10667$lo140.Q[0] (dffsre at (35,14) clocked by clock0)
Endpoint  : $abc$11169$lo383.D[0] (dffsre at (35,18) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing:global net)                                          0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10667$lo140.C[0] (dffsre at (35,14))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10667$lo140.Q[0] (dffsre at (35,14)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (OPIN:174016 side:RIGHT (35,14))                                          0.000     2.951
| (CHANY:1272697 L4 length:3 (35,14)->(35,11))                              0.120     3.071
| (CHANX:789550 L1 length:0 (36,12)->(36,12))                               0.108     3.179
| (CHANY:1277718 L4 length:3 (36,13)->(36,16))                              0.120     3.299
| (CHANX:800837 L4 length:3 (36,14)->(33,14))                               0.120     3.419
| (IPIN:174044 side:TOP (35,14))                                            0.164     3.583
| (intra 'clb' routing)                                                     0.208     3.791
$abc$24103$new_new_n940__.in[4] (.names at (35,14))                         0.000     3.791
| (primitive '.names' combinational delay)                                  0.260     4.051
$abc$24103$new_new_n940__.out[0] (.names at (35,14))                        0.000     4.051
| (intra 'clb' routing)                                                     0.149     4.199
| (OPIN:174022 side:RIGHT (35,14))                                          0.000     4.199
| (CHANY:1272942 L4 length:3 (35,14)->(35,17))                              0.120     4.319
| (CHANX:818226 L4 length:3 (36,17)->(39,17))                               0.120     4.439
| (CHANY:1282841 L1 length:0 (37,17)->(37,17))                              0.108     4.547
| (IPIN:199126 side:RIGHT (37,17))                                          0.164     4.711
| (intra 'clb' routing)                                                     0.208     4.919
$abc$24103$new_new_n976__.in[2] (.names at (37,17))                         0.000     4.919
| (primitive '.names' combinational delay)                                  0.280     5.199
$abc$24103$new_new_n976__.out[0] (.names at (37,17))                        0.000     5.199
| (intra 'clb' routing)                                                     0.149     5.348
| (OPIN:199077 side:RIGHT (37,17))                                          0.000     5.348
| (CHANY:1282819 L1 length:0 (37,17)->(37,17))                              0.108     5.456
| (CHANX:812351 L4 length:3 (37,16)->(34,16))                               0.120     5.576
| (IPIN:190067 side:TOP (37,16))                                            0.164     5.739
| (intra 'clb' routing)                                                     0.208     5.947
$abc$24103$new_new_n1037__.in[3] (.names at (37,16))                        0.000     5.947
| (primitive '.names' combinational delay)                                  0.280     6.227
$abc$24103$new_new_n1037__.out[0] (.names at (37,16))                       0.000     6.227
| (intra 'clb' routing)                                                     0.149     6.376
| (OPIN:190040 side:TOP (37,16))                                            0.000     6.376
| (CHANX:812507 L1 length:0 (37,16)->(37,16))                               0.108     6.484
| (IPIN:190064 side:TOP (37,16))                                            0.164     6.648
| (intra 'clb' routing)                                                     0.208     6.856
$abc$11169$li383_li383.in[4] (.names at (37,16))                            0.000     6.856
| (primitive '.names' combinational delay)                                  0.170     7.026
$abc$11169$li383_li383.out[0] (.names at (37,16))                           0.000     7.026
| (intra 'clb' routing)                                                     0.149     7.175
| (OPIN:190047 side:TOP (37,16))                                            0.000     7.175
| (CHANX:812341 L4 length:3 (37,16)->(34,16))                               0.120     7.295
| (CHANY:1273138 L4 length:3 (35,17)->(35,20))                              0.120     7.415
| (IPIN:206155 side:RIGHT (35,18))                                          0.164     7.579
| (intra 'clb' routing)                                                     0.428     8.007
$abc$11169$lo383.D[0] (dffsre at (35,18))                                   0.000     8.007
data arrival time                                                                     8.007

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$11169$lo383.C[0] (dffsre at (35,18))                                   0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -8.007
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.829


#Path 2
Startpoint: $abc$10667$lo140.Q[0] (dffsre at (35,14) clocked by clock0)
Endpoint  : $abc$11169$lo384.D[0] (dffsre at (34,17) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing:global net)                                          0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10667$lo140.C[0] (dffsre at (35,14))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10667$lo140.Q[0] (dffsre at (35,14)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (OPIN:174016 side:RIGHT (35,14))                                          0.000     2.951
| (CHANY:1272697 L4 length:3 (35,14)->(35,11))                              0.120     3.071
| (CHANX:789550 L1 length:0 (36,12)->(36,12))                               0.108     3.179
| (CHANY:1277718 L4 length:3 (36,13)->(36,16))                              0.120     3.299
| (CHANX:800837 L4 length:3 (36,14)->(33,14))                               0.120     3.419
| (IPIN:174044 side:TOP (35,14))                                            0.164     3.583
| (intra 'clb' routing)                                                     0.208     3.791
$abc$24103$new_new_n940__.in[4] (.names at (35,14))                         0.000     3.791
| (primitive '.names' combinational delay)                                  0.260     4.051
$abc$24103$new_new_n940__.out[0] (.names at (35,14))                        0.000     4.051
| (intra 'clb' routing)                                                     0.149     4.199
| (OPIN:174022 side:RIGHT (35,14))                                          0.000     4.199
| (CHANY:1272942 L4 length:3 (35,14)->(35,17))                              0.120     4.319
| (CHANX:818226 L4 length:3 (36,17)->(39,17))                               0.120     4.439
| (CHANY:1282841 L1 length:0 (37,17)->(37,17))                              0.108     4.547
| (IPIN:199126 side:RIGHT (37,17))                                          0.164     4.711
| (intra 'clb' routing)                                                     0.208     4.919
$abc$24103$new_new_n976__.in[2] (.names at (37,17))                         0.000     4.919
| (primitive '.names' combinational delay)                                  0.280     5.199
$abc$24103$new_new_n976__.out[0] (.names at (37,17))                        0.000     5.199
| (intra 'clb' routing)                                                     0.149     5.348
| (OPIN:199077 side:RIGHT (37,17))                                          0.000     5.348
| (CHANY:1282818 L1 length:0 (37,17)->(37,17))                              0.108     5.456
| (CHANX:818358 L4 length:3 (38,17)->(41,17))                               0.120     5.576
| (IPIN:199209 side:TOP (38,17))                                            0.164     5.739
| (intra 'clb' routing)                                                     0.208     5.947
$abc$24103$new_new_n1042__.in[5] (.names at (38,17))                        0.000     5.947
| (primitive '.names' combinational delay)                                  0.110     6.057
$abc$24103$new_new_n1042__.out[0] (.names at (38,17))                       0.000     6.057
| (intra 'clb' routing)                                                     0.363     6.420
$abc$11169$li384_li384.in[5] (.names at (38,17))                            0.000     6.420
| (primitive '.names' combinational delay)                                  0.320     6.740
$abc$11169$li384_li384.out[0] (.names at (38,17))                           0.000     6.740
| (intra 'clb' routing)                                                     0.149     6.888
| (OPIN:199193 side:RIGHT (38,17))                                          0.000     6.888
| (CHANY:1287718 L4 length:3 (38,17)->(38,20))                              0.120     7.008
| (CHANX:823853 L4 length:3 (38,18)->(35,18))                               0.120     7.128
| (CHANY:1268325 L1 length:0 (34,18)->(34,18))                              0.108     7.236
| (CHANX:817845 L4 length:3 (34,17)->(31,17))                               0.120     7.356
| (IPIN:198861 side:TOP (34,17))                                            0.164     7.520
| (intra 'clb' routing)                                                     0.428     7.948
$abc$11169$lo384.D[0] (dffsre at (34,17))                                   0.000     7.948
data arrival time                                                                     7.948

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$11169$lo384.C[0] (dffsre at (34,17))                                   0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -7.948
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.888


#Path 3
Startpoint: valid_out.Q[0] (dffsre at (32,16) clocked by clock0)
Endpoint  : out:valid_out.outpad[0] (.output at (22,0) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input at (6,0))                                 0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing:global net)                                0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
valid_out.C[0] (dffsre at (32,16))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
valid_out.Q[0] (dffsre at (32,16)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (OPIN:189425 side:RIGHT (32,16))                                0.000     2.951
| (CHANY:1258486 L4 length:3 (32,16)->(32,19))                    0.120     3.071
| (CHANX:829153 L4 length:3 (32,19)->(29,19))                     0.120     3.191
| (CHANY:1243909 L4 length:3 (29,19)->(29,16))                    0.120     3.311
| (CHANY:1243693 L4 length:3 (29,16)->(29,13))                    0.120     3.431
| (CHANY:1243477 L4 length:3 (29,13)->(29,10))                    0.120     3.551
| (CHANY:1243261 L4 length:3 (29,10)->(29,7))                     0.120     3.671
| (CHANX:760249 L4 length:3 (29,7)->(26,7))                       0.120     3.791
| (CHANX:760033 L4 length:3 (26,7)->(23,7))                       0.120     3.911
| (CHANY:1218743 L4 length:3 (24,7)->(24,4))                      0.120     4.031
| (CHANY:1218451 L4 length:3 (24,4)->(24,1))                      0.120     4.151
| (CHANX:719831 L4 length:3 (24,0)->(21,0))                       0.120     4.271
| (CHANX:719849 L1 length:0 (22,0)->(22,0))                       0.108     4.379
| (IPIN:8672 side:TOP (22,0))                                     0.164     4.543
| (intra 'io' routing)                                            0.118     4.660
out:valid_out.outpad[0] (.output at (22,0))                      -0.000     4.660
data arrival time                                                           4.660

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -4.660
---------------------------------------------------------------------------------
slack (MET)                                                                 1.140


#Path 4
Startpoint: data_out[9].Q[0] (dffsre at (23,12) clocked by clock0)
Endpoint  : out:data_out[9].outpad[0] (.output at (18,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing:global net)                                  0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[9].C[0] (dffsre at (23,12))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[9].Q[0] (dffsre at (23,12)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (OPIN:145532 side:RIGHT (23,12))                                  0.000     2.951
| (CHANY:1214229 L4 length:3 (23,12)->(23,9))                       0.120     3.071
| (CHANX:765525 L4 length:3 (23,8)->(20,8))                         0.120     3.191
| (CHANY:1194713 L1 length:0 (19,8)->(19,8))                        0.108     3.299
| (CHANX:759517 L4 length:3 (19,7)->(16,7))                         0.120     3.419
| (CHANY:1184903 L1 length:0 (17,7)->(17,7))                        0.108     3.527
| (CHANX:753667 L4 length:3 (17,6)->(14,6))                         0.120     3.647
| (CHANY:1179807 L4 length:3 (16,6)->(16,3))                        0.120     3.767
| (CHANY:1179763 L1 length:0 (16,3)->(16,3))                        0.108     3.875
| (CHANX:730691 L4 length:3 (16,2)->(13,2))                         0.120     3.995
| (CHANY:1174691 L4 length:1 (15,2)->(15,1))                        0.120     4.115
| (CHANX:719472 L4 length:3 (16,0)->(19,0))                         0.120     4.235
| (CHANX:719566 L1 length:0 (18,0)->(18,0))                         0.108     4.343
| (IPIN:7096 side:TOP (18,0))                                       0.164     4.507
| (intra 'io' routing)                                              0.118     4.624
out:data_out[9].outpad[0] (.output at (18,0))                      -0.000     4.624
data arrival time                                                             4.624

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -4.624
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.176


#Path 5
Startpoint: $abc$10667$lo114.Q[0] (dffsre at (35,15) clocked by clock0)
Endpoint  : $abc$11169$lo385.D[0] (dffsre at (34,18) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo114.C[0] (dffsre at (35,15))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo114.Q[0] (dffsre at (35,15)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:181172 side:TOP (35,15))                                           0.000     2.951
| (CHANX:806690 L4 length:3 (35,15)->(38,15))                              0.120     3.071
| (CHANY:1282507 L4 length:3 (37,15)->(37,12))                             0.120     3.191
| (IPIN:174185 side:RIGHT (37,14))                                         0.164     3.355
| (intra 'clb' routing)                                                    0.208     3.563
$abc$24103$new_new_n972__.in[2] (.names at (37,14))                        0.000     3.563
| (primitive '.names' combinational delay)                                 0.280     3.843
$abc$24103$new_new_n972__.out[0] (.names at (37,14))                       0.000     3.843
| (intra 'clb' routing)                                                    0.149     3.991
| (OPIN:174141 side:RIGHT (37,14))                                         0.000     3.991
| (CHANY:1282660 L4 length:3 (37,14)->(37,17))                             0.120     4.111
| (CHANX:806807 L1 length:0 (37,15)->(37,15))                              0.108     4.219
| (IPIN:181320 side:TOP (37,15))                                           0.164     4.383
| (intra 'clb' routing)                                                    0.208     4.591
$abc$24103$new_new_n973__.in[0] (.names at (37,15))                        0.000     4.591
| (primitive '.names' combinational delay)                                 0.160     4.751
$abc$24103$new_new_n973__.out[0] (.names at (37,15))                       0.000     4.751
| (intra 'clb' routing)                                                    0.149     4.900
| (OPIN:181300 side:RIGHT (37,15))                                         0.000     4.900
| (CHANY:1282712 L4 length:3 (37,15)->(37,18))                             0.120     5.020
| (CHANX:806888 L4 length:3 (38,15)->(41,15))                              0.120     5.140
| (IPIN:181557 side:TOP (40,15))                                           0.164     5.303
| (intra 'clb' routing)                                                    0.208     5.511
$abc$11169$li381_li381.in[5] (.names at (40,15))                          -0.000     5.511
| (primitive '.names' combinational delay)                                 0.260     5.771
$abc$11169$li381_li381.out[0] (.names at (40,15))                          0.000     5.771
| (intra 'clb' routing)                                                    0.149     5.920
| (OPIN:181538 side:RIGHT (40,15))                                         0.000     5.920
| (CHANY:1297288 L4 length:3 (40,15)->(40,18))                             0.120     6.040
| (CHANX:823999 L4 length:3 (40,18)->(37,18))                              0.120     6.160
| (IPIN:206371 side:TOP (38,18))                                           0.164     6.324
| (intra 'clb' routing)                                                    0.208     6.532
$abc$11169$li385_li385.in[2] (.names at (38,18))                           0.000     6.532
| (primitive '.names' combinational delay)                                 0.070     6.602
$abc$11169$li385_li385.out[0] (.names at (38,18))                          0.000     6.602
| (intra 'clb' routing)                                                    0.149     6.751
| (OPIN:206358 side:RIGHT (38,18))                                         0.000     6.751
| (CHANY:1287573 L4 length:3 (38,18)->(38,15))                             0.120     6.871
| (CHANX:806677 L4 length:3 (38,15)->(35,15))                              0.120     6.991
| (CHANY:1268194 L4 length:3 (34,16)->(34,19))                             0.120     7.111
| (IPIN:206036 side:RIGHT (34,18))                                         0.164     7.274
| (intra 'clb' routing)                                                    0.378     7.652
$abc$11169$lo385.D[0] (dffsre at (34,18))                                 -0.000     7.652
data arrival time                                                                    7.652

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo385.C[0] (dffsre at (34,18))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -7.652
------------------------------------------------------------------------------------------
slack (MET)                                                                          1.183


#Path 6
Startpoint: data_out[1].Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : out:data_out[1].outpad[0] (.output at (14,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing:global net)                                  0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[1].C[0] (dffsre at (23,11))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[1].Q[0] (dffsre at (23,11)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (OPIN:138378 side:RIGHT (23,11))                                  0.000     2.951
| (CHANY:1214169 L4 length:3 (23,11)->(23,8))                       0.120     3.071
| (CHANY:1214085 L4 length:3 (23,10)->(23,7))                       0.120     3.191
| (CHANX:754077 L4 length:3 (23,6)->(20,6))                         0.120     3.311
| (CHANY:1194569 L1 length:0 (19,6)->(19,6))                        0.108     3.419
| (CHANX:748069 L4 length:3 (19,5)->(16,5))                         0.120     3.539
| (CHANY:1175053 L1 length:0 (15,5)->(15,5))                        0.108     3.647
| (CHANX:742061 L4 length:3 (15,4)->(12,4))                         0.120     3.767
| (CHANY:1170117 L1 length:0 (14,4)->(14,4))                        0.108     3.875
| (CHANX:736269 L4 length:3 (14,3)->(11,3))                         0.120     3.995
| (CHANY:1164949 L4 length:2 (13,3)->(13,1))                        0.120     4.115
| (CHANY:1164911 L1 length:0 (13,1)->(13,1))                        0.108     4.223
| (CHANX:719268 L1 length:0 (14,0)->(14,0))                         0.108     4.331
| (IPIN:5456 side:TOP (14,0))                                       0.164     4.495
| (intra 'io' routing)                                              0.118     4.612
out:data_out[1].outpad[0] (.output at (14,0))                      -0.000     4.612
data arrival time                                                             4.612

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -4.612
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.188


#Path 7
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li331_li331.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.265
| (intra 'clb' routing)                                                                            0.052     4.317
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.317
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.367
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.367
| (intra 'clb' routing)                                                                            0.052     4.418
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.418
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.468
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.468
| (intra 'clb' routing)                                                                            0.248     4.717
| (OPIN:240318 side:RIGHT (29,21))                                                                 0.000     4.717
| (CHANY:1244057 L4 length:3 (29,21)->(29,18))                                                     0.120     4.837
| (CHANX:834669 L4 length:3 (29,20)->(26,20))                                                      0.120     4.957
| (CHANY:1229640 L1 length:0 (26,21)->(26,21))                                                     0.108     5.065
| (IPIN:240114 side:RIGHT (26,21))                                                                 0.164     5.228
| (intra 'clb' routing)                                                                            0.208     5.436
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.436
| (primitive '.names' combinational delay)                                                         0.260     5.696
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.696
| (intra 'clb' routing)                                                                            0.363     6.059
$abc$24103$new_new_n907__.in[0] (.names at (26,21))                                                0.000     6.059
| (primitive '.names' combinational delay)                                                         0.320     6.379
$abc$24103$new_new_n907__.out[0] (.names at (26,21))                                               0.000     6.379
| (intra 'clb' routing)                                                                            0.363     6.741
$abc$24103$new_new_n911__.in[0] (.names at (26,21))                                                0.000     6.741
| (primitive '.names' combinational delay)                                                         0.220     6.961
$abc$24103$new_new_n911__.out[0] (.names at (26,21))                                               0.000     6.961
| (intra 'clb' routing)                                                                            0.363     7.324
$abc$11169$li330_li330.in[2] (.names at (26,21))                                                   0.000     7.324
| (primitive '.names' combinational delay)                                                         0.280     7.604
$abc$11169$li330_li330.out[0] (.names at (26,21))                                                  0.000     7.604
| (intra 'clb' routing)                                                                            0.000     7.604
$abc$11169$li331_li331.D[0] (dffsre at (26,21))                                                    0.000     7.604
data arrival time                                                                                            7.604

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li331_li331.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -7.604
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  1.231


#Path 8
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li329_li329.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.265
| (intra 'clb' routing)                                                                            0.052     4.317
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.317
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.367
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.367
| (intra 'clb' routing)                                                                            0.052     4.418
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.418
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.468
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.468
| (intra 'clb' routing)                                                                            0.248     4.717
| (OPIN:240318 side:RIGHT (29,21))                                                                 0.000     4.717
| (CHANY:1244057 L4 length:3 (29,21)->(29,18))                                                     0.120     4.837
| (CHANX:834669 L4 length:3 (29,20)->(26,20))                                                      0.120     4.957
| (CHANY:1229640 L1 length:0 (26,21)->(26,21))                                                     0.108     5.065
| (IPIN:240114 side:RIGHT (26,21))                                                                 0.164     5.228
| (intra 'clb' routing)                                                                            0.208     5.436
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.436
| (primitive '.names' combinational delay)                                                         0.260     5.696
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.696
| (intra 'clb' routing)                                                                            0.363     6.059
$abc$24103$new_new_n907__.in[0] (.names at (26,21))                                                0.000     6.059
| (primitive '.names' combinational delay)                                                         0.320     6.379
$abc$24103$new_new_n907__.out[0] (.names at (26,21))                                               0.000     6.379
| (intra 'clb' routing)                                                                            0.363     6.741
$abc$24103$new_new_n911__.in[0] (.names at (26,21))                                                0.000     6.741
| (primitive '.names' combinational delay)                                                         0.220     6.961
$abc$24103$new_new_n911__.out[0] (.names at (26,21))                                               0.000     6.961
| (intra 'clb' routing)                                                                            0.363     7.324
$abc$11169$li328_li328.in[0] (.names at (26,21))                                                   0.000     7.324
| (primitive '.names' combinational delay)                                                         0.280     7.604
$abc$11169$li328_li328.out[0] (.names at (26,21))                                                  0.000     7.604
| (intra 'clb' routing)                                                                            0.000     7.604
$abc$11169$li329_li329.D[0] (dffsre at (26,21))                                                    0.000     7.604
data arrival time                                                                                            7.604

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li329_li329.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -7.604
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  1.231


#Path 9
Startpoint: data_out[7].Q[0] (dffsre at (23,13) clocked by clock0)
Endpoint  : out:data_out[7].outpad[0] (.output at (17,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing:global net)                                  0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[7].C[0] (dffsre at (23,13))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[7].Q[0] (dffsre at (23,13)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (OPIN:156185 side:TOP (23,13))                                    0.000     2.951
| (CHANX:794165 L4 length:3 (23,13)->(20,13))                       0.120     3.071
| (CHANY:1195166 L4 length:3 (19,14)->(19,17))                      0.120     3.191
| (CHANX:799599 L4 length:3 (19,14)->(16,14))                       0.120     3.311
| (CHANY:1190091 L4 length:3 (18,14)->(18,11))                      0.120     3.431
| (CHANY:1190019 L4 length:3 (18,13)->(18,10))                      0.120     3.551
| (CHANY:1189947 L4 length:3 (18,12)->(18,9))                       0.120     3.671
| (CHANY:1189875 L4 length:3 (18,11)->(18,8))                       0.120     3.791
| (CHANY:1189803 L4 length:3 (18,10)->(18,7))                       0.120     3.911
| (CHANY:1189591 L4 length:3 (18,7)->(18,4))                        0.120     4.031
| (CHANY:1189387 L4 length:3 (18,4)->(18,1))                        0.120     4.151
| (CHANX:719375 L4 length:3 (18,0)->(15,0))                         0.120     4.271
| (IPIN:6680 side:TOP (17,0))                                       0.164     4.435
| (intra 'io' routing)                                              0.118     4.552
out:data_out[7].outpad[0] (.output at (17,0))                      -0.000     4.552
data arrival time                                                             4.552

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -4.552
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.248


#Path 10
Startpoint: data_out[0].Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : out:data_out[0].outpad[0] (.output at (13,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing:global net)                                  0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[0].C[0] (dffsre at (23,11))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[0].Q[0] (dffsre at (23,11)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (OPIN:138368 side:TOP (23,11))                                    0.000     2.951
| (CHANX:782711 L4 length:3 (23,11)->(20,11))                       0.120     3.071
| (CHANY:1199587 L4 length:3 (20,11)->(20,8))                       0.120     3.191
| (CHANX:759884 L4 length:3 (21,7)->(24,7))                         0.120     3.311
| (CHANY:1204149 L4 length:3 (21,7)->(21,4))                        0.120     3.431
| (CHANX:736761 L4 length:3 (21,3)->(18,3))                         0.120     3.551
| (CHANY:1184633 L1 length:0 (17,3)->(17,3))                        0.108     3.659
| (CHANX:730753 L4 length:3 (17,2)->(14,2))                         0.120     3.779
| (CHANY:1165117 L1 length:0 (13,2)->(13,2))                        0.108     3.887
| (CHANX:724745 L4 length:3 (13,1)->(10,1))                         0.120     4.007
| (CHANY:1160073 L1 length:0 (12,1)->(12,1))                        0.108     4.115
| (CHANX:719218 L1 length:0 (13,0)->(13,0))                         0.108     4.223
| (IPIN:5144 side:TOP (13,0))                                       0.164     4.387
| (intra 'io' routing)                                              0.118     4.504
out:data_out[0].outpad[0] (.output at (13,0))                      -0.000     4.504
data arrival time                                                             4.504

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -4.504
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.296


#Path 11
Startpoint: data_out[12].Q[0] (dffsre at (23,12) clocked by clock0)
Endpoint  : out:data_out[12].outpad[0] (.output at (19,0) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
data_out[12].C[0] (dffsre at (23,12))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
data_out[12].Q[0] (dffsre at (23,12)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (OPIN:145528 side:TOP (23,12))                                     0.000     2.951
| (CHANX:788435 L4 length:3 (23,12)->(20,12))                        0.120     3.071
| (CHANY:1199659 L4 length:3 (20,12)->(20,9))                        0.120     3.191
| (CHANX:765608 L4 length:3 (21,8)->(24,8))                          0.120     3.311
| (CHANY:1204221 L4 length:3 (21,8)->(21,5))                         0.120     3.431
| (CHANX:742485 L4 length:3 (21,4)->(18,4))                          0.120     3.551
| (CHANX:742593 L1 length:0 (20,4)->(20,4))                          0.108     3.659
| (CHANY:1194239 L4 length:3 (19,4)->(19,1))                         0.120     3.779
| (CHANX:725448 L1 length:0 (20,1)->(20,1))                          0.108     3.887
| (CHANY:1198955 L1 length:0 (20,1)->(20,1))                         0.108     3.995
| (CHANX:719527 L4 length:3 (20,0)->(17,0))                          0.120     4.115
| (CHANX:719655 L1 length:0 (19,0)->(19,0))                          0.108     4.223
| (IPIN:7560 side:TOP (19,0))                                        0.164     4.387
| (intra 'io' routing)                                               0.118     4.504
out:data_out[12].outpad[0] (.output at (19,0))                      -0.000     4.504
data arrival time                                                              4.504

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -4.504
------------------------------------------------------------------------------------
slack (MET)                                                                    1.296


#Path 12
Startpoint: data_out[3].Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : out:data_out[3].outpad[0] (.output at (15,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing:global net)                                  0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[3].C[0] (dffsre at (23,11))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[3].Q[0] (dffsre at (23,11)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (OPIN:138375 side:RIGHT (23,11))                                  0.000     2.951
| (CHANY:1214390 L4 length:3 (23,11)->(23,14))                      0.120     3.071
| (CHANX:782715 L4 length:3 (23,11)->(20,11))                       0.120     3.191
| (CHANY:1195020 L4 length:3 (19,12)->(19,15))                      0.120     3.311
| (CHANX:799597 L4 length:3 (19,14)->(16,14))                       0.120     3.431
| (CHANY:1180369 L4 length:3 (16,14)->(16,11))                      0.120     3.551
| (CHANY:1180153 L4 length:3 (16,11)->(16,8))                       0.120     3.671
| (CHANY:1179937 L4 length:3 (16,8)->(16,5))                        0.120     3.791
| (CHANY:1179791 L4 length:3 (16,6)->(16,3))                        0.120     3.911
| (CHANY:1179563 L4 length:3 (16,4)->(16,1))                        0.120     4.031
| (CHANX:719263 L4 length:3 (16,0)->(13,0))                         0.120     4.151
| (IPIN:5872 side:TOP (15,0))                                       0.164     4.315
| (intra 'io' routing)                                              0.118     4.432
out:data_out[3].outpad[0] (.output at (15,0))                      -0.000     4.432
data arrival time                                                             4.432

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -4.432
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.368


#Path 13
Startpoint: data_out[13].Q[0] (dffsre at (23,12) clocked by clock0)
Endpoint  : out:data_out[13].outpad[0] (.output at (20,0) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
data_out[13].C[0] (dffsre at (23,12))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
data_out[13].Q[0] (dffsre at (23,12)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (OPIN:145537 side:RIGHT (23,12))                                   0.000     2.951
| (CHANY:1214239 L4 length:3 (23,12)->(23,9))                        0.120     3.071
| (CHANX:765824 L4 length:3 (24,8)->(27,8))                          0.120     3.191
| (CHANY:1218801 L4 length:3 (24,8)->(24,5))                         0.120     3.311
| (CHANX:742701 L4 length:3 (24,4)->(21,4))                          0.120     3.431
| (CHANY:1204117 L1 length:0 (21,4)->(21,4))                         0.108     3.539
| (CHANX:736793 L4 length:3 (21,3)->(18,3))                          0.120     3.659
| (CHANY:1199205 L1 length:0 (20,3)->(20,3))                         0.108     3.767
| (CHANX:730977 L4 length:3 (20,2)->(17,2))                          0.120     3.887
| (CHANY:1189255 L4 length:1 (18,2)->(18,1))                         0.120     4.007
| (CHANX:719672 L4 length:3 (19,0)->(22,0))                          0.120     4.127
| (IPIN:7848 side:TOP (20,0))                                        0.164     4.291
| (intra 'io' routing)                                               0.118     4.408
out:data_out[13].outpad[0] (.output at (20,0))                       0.000     4.408
data arrival time                                                              4.408

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -4.408
------------------------------------------------------------------------------------
slack (MET)                                                                    1.392


#Path 14
Startpoint: $abc$10667$lo140.Q[0] (dffsre at (35,14) clocked by clock0)
Endpoint  : $abc$11169$lo382.D[0] (dffsre at (37,17) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing:global net)                                          0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10667$lo140.C[0] (dffsre at (35,14))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10667$lo140.Q[0] (dffsre at (35,14)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (OPIN:174016 side:RIGHT (35,14))                                          0.000     2.951
| (CHANY:1272697 L4 length:3 (35,14)->(35,11))                              0.120     3.071
| (CHANX:789550 L1 length:0 (36,12)->(36,12))                               0.108     3.179
| (CHANY:1277718 L4 length:3 (36,13)->(36,16))                              0.120     3.299
| (CHANX:800837 L4 length:3 (36,14)->(33,14))                               0.120     3.419
| (IPIN:174044 side:TOP (35,14))                                            0.164     3.583
| (intra 'clb' routing)                                                     0.208     3.791
$abc$24103$new_new_n940__.in[4] (.names at (35,14))                         0.000     3.791
| (primitive '.names' combinational delay)                                  0.260     4.051
$abc$24103$new_new_n940__.out[0] (.names at (35,14))                        0.000     4.051
| (intra 'clb' routing)                                                     0.149     4.199
| (OPIN:174022 side:RIGHT (35,14))                                          0.000     4.199
| (CHANY:1272709 L4 length:3 (35,14)->(35,11))                              0.120     4.319
| (CHANX:789586 L4 length:3 (36,12)->(39,12))                               0.120     4.439
| (CHANY:1287426 L4 length:3 (38,13)->(38,16))                              0.120     4.559
| (CHANX:795435 L1 length:0 (38,13)->(38,13))                               0.108     4.667
| (IPIN:160388 side:TOP (38,13))                                            0.164     4.831
| (intra 'clb' routing)                                                     0.208     5.039
$abc$24103$new_new_n1033__.in[0] (.names at (38,13))                        0.000     5.039
| (primitive '.names' combinational delay)                                  0.160     5.199
$abc$24103$new_new_n1033__.out[0] (.names at (38,13))                       0.000     5.199
| (intra 'clb' routing)                                                     0.149     5.347
| (OPIN:160360 side:RIGHT (38,13))                                          0.000     5.347
| (CHANY:1287440 L4 length:3 (38,13)->(38,16))                              0.120     5.467
| (CHANY:1287600 L1 length:0 (38,16)->(38,16))                              0.108     5.575
| (CHANX:812583 L1 length:0 (38,16)->(38,16))                               0.108     5.683
| (CHANY:1282812 L1 length:0 (37,17)->(37,17))                              0.108     5.791
| (CHANX:818364 L4 length:3 (38,17)->(41,17))                               0.120     5.911
| (IPIN:199221 side:TOP (38,17))                                            0.164     6.075
| (intra 'clb' routing)                                                     0.208     6.283
$abc$24103$new_new_n1034__.in[5] (.names at (38,17))                        0.000     6.283
| (primitive '.names' combinational delay)                                  0.070     6.353
$abc$24103$new_new_n1034__.out[0] (.names at (38,17))                       0.000     6.353
| (intra 'clb' routing)                                                     0.149     6.501
| (OPIN:199198 side:RIGHT (38,17))                                          0.000     6.501
| (CHANY:1287680 L1 length:0 (38,17)->(38,17))                              0.108     6.609
| (CHANX:818315 L1 length:0 (38,17)->(38,17))                               0.108     6.717
| (CHANY:1282647 L4 length:3 (37,17)->(37,14))                              0.120     6.837
| (IPIN:199114 side:RIGHT (37,17))                                          0.164     7.001
| (intra 'clb' routing)                                                     0.208     7.209
$abc$11169$li382_li382.in[2] (.names at (37,17))                            0.000     7.209
| (primitive '.names' combinational delay)                                  0.170     7.379
$abc$11169$li382_li382.out[0] (.names at (37,17))                           0.000     7.379
| (intra 'clb' routing)                                                     0.000     7.379
$abc$11169$lo382.D[0] (dffsre at (37,17))                                   0.000     7.379
data arrival time                                                                     7.379

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$11169$lo382.C[0] (dffsre at (37,17))                                   0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -7.379
-------------------------------------------------------------------------------------------
slack (MET)                                                                           1.456


#Path 15
Startpoint: data_out[8].Q[0] (dffsre at (23,13) clocked by clock0)
Endpoint  : out:data_out[8].outpad[0] (.output at (17,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing:global net)                                  0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[8].C[0] (dffsre at (23,13))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[8].Q[0] (dffsre at (23,13)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (OPIN:156200 side:RIGHT (23,13))                                  0.000     2.951
| (CHANY:1214532 L4 length:3 (23,13)->(23,16))                      0.120     3.071
| (CHANX:805609 L4 length:3 (23,15)->(20,15))                       0.120     3.191
| (CHANY:1199881 L4 length:3 (20,15)->(20,12))                      0.120     3.311
| (CHANY:1199665 L4 length:3 (20,12)->(20,9))                       0.120     3.431
| (CHANY:1199449 L4 length:3 (20,9)->(20,6))                        0.120     3.551
| (CHANY:1199233 L4 length:3 (20,6)->(20,3))                        0.120     3.671
| (CHANX:736705 L4 length:3 (20,3)->(17,3))                         0.120     3.791
| (CHANY:1189305 L4 length:2 (18,3)->(18,1))                        0.120     3.911
| (CHANX:719385 L4 length:3 (18,0)->(15,0))                         0.120     4.031
| (IPIN:6776 side:TOP (17,0))                                       0.164     4.195
| (intra 'io' routing)                                              0.118     4.312
out:data_out[8].outpad[0] (.output at (17,0))                      -0.000     4.312
data arrival time                                                             4.312

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -4.312
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.488


#Path 16
Startpoint: data_out[4].Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : out:data_out[4].outpad[0] (.output at (15,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing:global net)                                  0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[4].C[0] (dffsre at (23,11))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[4].Q[0] (dffsre at (23,11)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (OPIN:138381 side:RIGHT (23,11))                                  0.000     2.951
| (CHANY:1214175 L4 length:3 (23,11)->(23,8))                       0.120     3.071
| (CHANY:1214103 L4 length:3 (23,10)->(23,7))                       0.120     3.191
| (CHANY:1213961 L4 length:3 (23,8)->(23,5))                        0.120     3.311
| (CHANX:742938 L4 length:3 (24,4)->(27,4))                         0.120     3.431
| (CHANY:1218531 L4 length:3 (24,4)->(24,1))                        0.120     3.551
| (CHANX:719823 L4 length:3 (24,0)->(21,0))                         0.120     3.671
| (CHANX:719751 L4 length:3 (23,0)->(20,0))                         0.120     3.791
| (CHANX:719539 L4 length:3 (20,0)->(17,0))                         0.120     3.911
| (CHANX:719335 L4 length:3 (17,0)->(14,0))                         0.120     4.031
| (IPIN:5944 side:TOP (15,0))                                       0.164     4.195
| (intra 'io' routing)                                              0.118     4.312
out:data_out[4].outpad[0] (.output at (15,0))                      -0.000     4.312
data arrival time                                                             4.312

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -4.312
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.488


#Path 17
Startpoint: data_out[10].Q[0] (dffsre at (23,12) clocked by clock0)
Endpoint  : out:data_out[10].outpad[0] (.output at (18,0) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
data_out[10].C[0] (dffsre at (23,12))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
data_out[10].Q[0] (dffsre at (23,12)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (OPIN:145541 side:RIGHT (23,12))                                   0.000     2.951
| (CHANY:1214247 L4 length:3 (23,12)->(23,9))                        0.120     3.071
| (CHANY:1214035 L4 length:3 (23,9)->(23,6))                         0.120     3.191
| (CHANX:754111 L4 length:3 (23,6)->(20,6))                          0.120     3.311
| (CHANY:1194391 L4 length:3 (19,6)->(19,3))                         0.120     3.431
| (CHANX:731075 L1 length:0 (19,2)->(19,2))                          0.108     3.539
| (CHANY:1189367 L4 length:1 (18,2)->(18,1))                         0.120     3.659
| (CHANX:725366 L1 length:0 (19,1)->(19,1))                          0.108     3.767
| (CHANY:1194085 L1 length:0 (19,1)->(19,1))                         0.108     3.875
| (CHANX:719465 L4 length:3 (19,0)->(16,0))                          0.120     3.995
| (IPIN:7160 side:TOP (18,0))                                        0.164     4.159
| (intra 'io' routing)                                               0.118     4.276
out:data_out[10].outpad[0] (.output at (18,0))                      -0.000     4.276
data arrival time                                                              4.276

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -4.276
------------------------------------------------------------------------------------
slack (MET)                                                                    1.524


#Path 18
Startpoint: data_out[11].Q[0] (dffsre at (23,12) clocked by clock0)
Endpoint  : out:data_out[11].outpad[0] (.output at (19,0) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
data_out[11].C[0] (dffsre at (23,12))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
data_out[11].Q[0] (dffsre at (23,12)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (OPIN:145538 side:RIGHT (23,12))                                   0.000     2.951
| (CHANY:1214241 L4 length:3 (23,12)->(23,9))                        0.120     3.071
| (CHANY:1214017 L4 length:3 (23,9)->(23,6))                         0.120     3.191
| (CHANX:748565 L1 length:0 (23,5)->(23,5))                          0.108     3.299
| (CHANY:1208865 L4 length:3 (22,5)->(22,2))                         0.120     3.419
| (CHANY:1208833 L1 length:0 (22,2)->(22,2))                         0.108     3.527
| (CHANX:725417 L4 length:3 (22,1)->(19,1))                          0.120     3.647
| (CHANX:725447 L1 length:0 (20,1)->(20,1))                          0.108     3.755
| (CHANY:1194129 L4 length:0 (19,1)->(19,1))                         0.120     3.875
| (CHANX:719637 L1 length:0 (19,0)->(19,0))                          0.108     3.983
| (IPIN:7488 side:TOP (19,0))                                        0.164     4.147
| (intra 'io' routing)                                               0.118     4.264
out:data_out[11].outpad[0] (.output at (19,0))                      -0.000     4.264
data arrival time                                                              4.264

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -4.264
------------------------------------------------------------------------------------
slack (MET)                                                                    1.536


#Path 19
Startpoint: data_out[2].Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : out:data_out[2].outpad[0] (.output at (14,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing:global net)                                  0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[2].C[0] (dffsre at (23,11))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[2].Q[0] (dffsre at (23,11)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (OPIN:138363 side:TOP (23,11))                                    0.000     2.951
| (CHANX:782713 L4 length:3 (23,11)->(20,11))                       0.120     3.071
| (CHANX:782497 L4 length:3 (20,11)->(17,11))                       0.120     3.191
| (CHANY:1185013 L4 length:3 (17,11)->(17,8))                       0.120     3.311
| (CHANY:1184797 L4 length:3 (17,8)->(17,5))                        0.120     3.431
| (CHANY:1184581 L4 length:3 (17,5)->(17,2))                        0.120     3.551
| (CHANY:1184439 L4 length:3 (17,4)->(17,1))                        0.120     3.671
| (CHANX:719319 L4 length:3 (17,0)->(14,0))                         0.120     3.791
| (CHANX:719107 L4 length:3 (14,0)->(11,0))                         0.120     3.911
| (IPIN:5536 side:TOP (14,0))                                       0.164     4.075
| (intra 'io' routing)                                              0.118     4.192
out:data_out[2].outpad[0] (.output at (14,0))                      -0.000     4.192
data arrival time                                                             4.192

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -4.192
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.608


#Path 20
Startpoint: data_out[6].Q[0] (dffsre at (23,13) clocked by clock0)
Endpoint  : out:data_out[6].outpad[0] (.output at (16,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing:global net)                                  0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[6].C[0] (dffsre at (23,13))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[6].Q[0] (dffsre at (23,13)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (OPIN:156194 side:RIGHT (23,13))                                  0.000     2.951
| (CHANY:1214317 L4 length:3 (23,13)->(23,10))                      0.120     3.071
| (CHANY:1214101 L4 length:3 (23,10)->(23,7))                       0.120     3.191
| (CHANY:1213885 L4 length:3 (23,7)->(23,4))                        0.120     3.311
| (CHANY:1213615 L4 length:3 (23,4)->(23,1))                        0.120     3.431
| (CHANX:725473 L4 length:3 (23,1)->(20,1))                         0.120     3.551
| (CHANX:725257 L4 length:3 (20,1)->(17,1))                         0.120     3.671
| (CHANY:1194153 L4 length:0 (19,1)->(19,1))                        0.120     3.791
| (CHANX:719469 L4 length:3 (19,0)->(16,0))                         0.120     3.911
| (IPIN:6328 side:TOP (16,0))                                       0.164     4.075
| (intra 'io' routing)                                              0.118     4.192
out:data_out[6].outpad[0] (.output at (16,0))                      -0.000     4.192
data arrival time                                                             4.192

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -4.192
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.608


#Path 21
Startpoint: data_out[15].Q[0] (dffsre at (23,12) clocked by clock0)
Endpoint  : out:data_out[15].outpad[0] (.output at (21,0) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
data_out[15].C[0] (dffsre at (23,12))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
data_out[15].Q[0] (dffsre at (23,12)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (OPIN:145539 side:RIGHT (23,12))                                   0.000     2.951
| (CHANY:1214243 L4 length:3 (23,12)->(23,9))                        0.120     3.071
| (CHANX:765828 L4 length:3 (24,8)->(27,8))                          0.120     3.191
| (CHANY:1228537 L4 length:3 (26,8)->(26,5))                         0.120     3.311
| (CHANY:1228321 L4 length:3 (26,5)->(26,2))                         0.120     3.431
| (CHANX:731413 L4 length:3 (26,2)->(23,2))                          0.120     3.551
| (CHANY:1213611 L4 length:1 (23,2)->(23,1))                         0.120     3.671
| (CHANX:719739 L4 length:3 (23,0)->(20,0))                          0.120     3.791
| (CHANX:719789 L1 length:0 (21,0)->(21,0))                          0.108     3.899
| (IPIN:8328 side:TOP (21,0))                                        0.164     4.063
| (intra 'io' routing)                                               0.118     4.180
out:data_out[15].outpad[0] (.output at (21,0))                       0.000     4.180
data arrival time                                                              4.180

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -4.180
------------------------------------------------------------------------------------
slack (MET)                                                                    1.620


#Path 22
Startpoint: data_out[14].Q[0] (dffsre at (23,13) clocked by clock0)
Endpoint  : out:data_out[14].outpad[0] (.output at (21,0) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
data_out[14].C[0] (dffsre at (23,13))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
data_out[14].Q[0] (dffsre at (23,13)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (OPIN:156196 side:RIGHT (23,13))                                   0.000     2.951
| (CHANY:1214321 L4 length:3 (23,13)->(23,10))                       0.120     3.071
| (CHANY:1214113 L4 length:3 (23,10)->(23,7))                        0.120     3.191
| (CHANX:754265 L1 length:0 (23,6)->(23,6))                          0.108     3.299
| (CHANY:1208961 L4 length:3 (22,6)->(22,3))                         0.120     3.419
| (CHANX:737017 L1 length:0 (22,3)->(22,3))                          0.108     3.527
| (CHANY:1203941 L4 length:2 (21,3)->(21,1))                         0.120     3.647
| (CHANY:1203803 L1 length:0 (21,1)->(21,1))                         0.108     3.755
| (CHANX:719611 L4 length:3 (21,0)->(18,0))                          0.120     3.875
| (IPIN:8264 side:TOP (21,0))                                        0.164     4.039
| (intra 'io' routing)                                               0.118     4.156
out:data_out[14].outpad[0] (.output at (21,0))                      -0.000     4.156
data arrival time                                                              4.156

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -4.156
------------------------------------------------------------------------------------
slack (MET)                                                                    1.644


#Path 23
Startpoint: data_out[5].Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : out:data_out[5].outpad[0] (.output at (16,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing:global net)                                  0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[5].C[0] (dffsre at (23,11))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[5].Q[0] (dffsre at (23,11)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (OPIN:138380 side:RIGHT (23,11))                                  0.000     2.951
| (CHANY:1214173 L4 length:3 (23,11)->(23,8))                       0.120     3.071
| (CHANY:1213957 L4 length:3 (23,8)->(23,5))                        0.120     3.191
| (CHANY:1213741 L4 length:3 (23,5)->(23,2))                        0.120     3.311
| (CHANX:731197 L4 length:3 (23,2)->(20,2))                         0.120     3.431
| (CHANY:1203883 L4 length:1 (21,2)->(21,1))                        0.120     3.551
| (CHANX:719603 L4 length:3 (21,0)->(18,0))                         0.120     3.671
| (CHANX:719453 L4 length:3 (19,0)->(16,0))                         0.120     3.791
| (IPIN:6264 side:TOP (16,0))                                       0.164     3.955
| (intra 'io' routing)                                              0.118     4.072
out:data_out[5].outpad[0] (.output at (16,0))                      -0.000     4.072
data arrival time                                                             4.072

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -4.072
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.728


#Path 24
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$li103_li103.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].C[0] (dffsre at (34,17))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (OPIN:198838 side:RIGHT (34,17))                                                                                                                                                                                            0.000     2.951
| (CHANY:1268241 L1 length:0 (34,17)->(34,17))                                                                                                                                                                                0.108     3.059
| (CHANX:812374 L1 length:0 (35,16)->(35,16))                                                                                                                                                                                 0.108     3.167
| (CHANY:1273146 L4 length:3 (35,17)->(35,20))                                                                                                                                                                                0.120     3.287
| (CHANX:823661 L4 length:3 (35,18)->(32,18))                                                                                                                                                                                 0.120     3.407
| (CHANX:823761 L1 length:0 (34,18)->(34,18))                                                                                                                                                                                 0.108     3.515
| (CHANY:1263534 L1 length:0 (33,19)->(33,19))                                                                                                                                                                                0.108     3.623
| (IPIN:218702 side:RIGHT (33,19))                                                                                                                                                                                            0.164     3.787
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.787
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[3] (RS_DSP2_MULT at (33,19))                        0.000     3.787
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.987
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[20] (RS_DSP2_MULT at (33,19))                       0.000     3.987
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.987
| (OPIN:218652 side:RIGHT (33,20))                                                                                                                                                                                            0.000     3.987
| (CHANY:1263592 L1 length:0 (33,20)->(33,20))                                                                                                                                                                                0.108     4.095
| (CHANX:835244 L4 length:3 (34,20)->(37,20))                                                                                                                                                                                 0.120     4.215
| (CHANY:1273378 L1 length:0 (35,21)->(35,21))                                                                                                                                                                                0.108     4.323
| (IPIN:240833 side:RIGHT (35,21))                                                                                                                                                                                            0.164     4.486
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.694
$abc$24103$new_new_n820__.in[4] (.names at (35,21))                                                                                                                                                                           0.000     4.694
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.070     4.764
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.764
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.913
| (OPIN:240798 side:RIGHT (35,21))                                                                                                                                                                                            0.000     4.913
| (CHANY:1273432 L4 length:3 (35,21)->(35,24))                                                                                                                                                                                0.120     5.033
| (CHANX:846551 L4 length:3 (35,22)->(32,22))                                                                                                                                                                                 0.120     5.153
| (IPIN:249567 side:TOP (35,22))                                                                                                                                                                                              0.164     5.316
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     5.524
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                          -0.000     5.524
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.694
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.694
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.057
$abc$24103$new_new_n831__.in[1] (.names at (35,22))                                                                                                                                                                           0.000     6.057
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     6.337
$abc$24103$new_new_n831__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     6.337
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.700
$abc$11169$li102_li102.in[3] (.names at (35,22))                                                                                                                                                                              0.000     6.700
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     6.980
$abc$11169$li102_li102.out[0] (.names at (35,22))                                                                                                                                                                             0.000     6.980
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.980
$abc$11169$li103_li103.D[0] (dffsre at (35,22))                                                                                                                                                                               0.000     6.980
data arrival time                                                                                                                                                                                                                       6.980

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                            0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li103_li103.C[0] (dffsre at (35,22))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.980
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             1.855


#Path 25
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$li100_li100.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].C[0] (dffsre at (34,17))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (OPIN:198838 side:RIGHT (34,17))                                                                                                                                                                                            0.000     2.951
| (CHANY:1268241 L1 length:0 (34,17)->(34,17))                                                                                                                                                                                0.108     3.059
| (CHANX:812374 L1 length:0 (35,16)->(35,16))                                                                                                                                                                                 0.108     3.167
| (CHANY:1273146 L4 length:3 (35,17)->(35,20))                                                                                                                                                                                0.120     3.287
| (CHANX:823661 L4 length:3 (35,18)->(32,18))                                                                                                                                                                                 0.120     3.407
| (CHANX:823761 L1 length:0 (34,18)->(34,18))                                                                                                                                                                                 0.108     3.515
| (CHANY:1263534 L1 length:0 (33,19)->(33,19))                                                                                                                                                                                0.108     3.623
| (IPIN:218702 side:RIGHT (33,19))                                                                                                                                                                                            0.164     3.787
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.787
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[3] (RS_DSP2_MULT at (33,19))                        0.000     3.787
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.987
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[20] (RS_DSP2_MULT at (33,19))                       0.000     3.987
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.987
| (OPIN:218652 side:RIGHT (33,20))                                                                                                                                                                                            0.000     3.987
| (CHANY:1263592 L1 length:0 (33,20)->(33,20))                                                                                                                                                                                0.108     4.095
| (CHANX:835244 L4 length:3 (34,20)->(37,20))                                                                                                                                                                                 0.120     4.215
| (CHANY:1273378 L1 length:0 (35,21)->(35,21))                                                                                                                                                                                0.108     4.323
| (IPIN:240833 side:RIGHT (35,21))                                                                                                                                                                                            0.164     4.486
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.694
$abc$24103$new_new_n820__.in[4] (.names at (35,21))                                                                                                                                                                           0.000     4.694
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.070     4.764
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.764
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.913
| (OPIN:240798 side:RIGHT (35,21))                                                                                                                                                                                            0.000     4.913
| (CHANY:1273432 L4 length:3 (35,21)->(35,24))                                                                                                                                                                                0.120     5.033
| (CHANX:846551 L4 length:3 (35,22)->(32,22))                                                                                                                                                                                 0.120     5.153
| (IPIN:249567 side:TOP (35,22))                                                                                                                                                                                              0.164     5.316
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     5.524
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                          -0.000     5.524
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.694
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.694
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.057
$abc$24103$new_new_n831__.in[1] (.names at (35,22))                                                                                                                                                                           0.000     6.057
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     6.337
$abc$24103$new_new_n831__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     6.337
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.700
$abc$11169$li099_li099.in[0] (.names at (35,22))                                                                                                                                                                              0.000     6.700
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     6.980
$abc$11169$li099_li099.out[0] (.names at (35,22))                                                                                                                                                                             0.000     6.980
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.980
$abc$11169$li100_li100.D[0] (dffsre at (35,22))                                                                                                                                                                               0.000     6.980
data arrival time                                                                                                                                                                                                                       6.980

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                            0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li100_li100.C[0] (dffsre at (35,22))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.980
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             1.855


#Path 26
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li323_li323.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.265
| (intra 'clb' routing)                                                                            0.052     4.317
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.317
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.367
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.367
| (intra 'clb' routing)                                                                            0.052     4.418
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.418
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.468
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.468
| (intra 'clb' routing)                                                                            0.248     4.717
| (OPIN:240318 side:RIGHT (29,21))                                                                 0.000     4.717
| (CHANY:1244057 L4 length:3 (29,21)->(29,18))                                                     0.120     4.837
| (CHANX:834669 L4 length:3 (29,20)->(26,20))                                                      0.120     4.957
| (CHANY:1229640 L1 length:0 (26,21)->(26,21))                                                     0.108     5.065
| (IPIN:240114 side:RIGHT (26,21))                                                                 0.164     5.228
| (intra 'clb' routing)                                                                            0.208     5.436
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.436
| (primitive '.names' combinational delay)                                                         0.260     5.696
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.696
| (intra 'clb' routing)                                                                            0.363     6.059
$abc$24103$new_new_n907__.in[0] (.names at (26,21))                                                0.000     6.059
| (primitive '.names' combinational delay)                                                         0.320     6.379
$abc$24103$new_new_n907__.out[0] (.names at (26,21))                                               0.000     6.379
| (intra 'clb' routing)                                                                            0.363     6.741
$abc$11169$li322_li322.in[0] (.names at (26,21))                                                   0.000     6.741
| (primitive '.names' combinational delay)                                                         0.220     6.961
$abc$11169$li322_li322.out[0] (.names at (26,21))                                                  0.000     6.961
| (intra 'clb' routing)                                                                            0.000     6.961
$abc$11169$li323_li323.D[0] (dffsre at (26,21))                                                    0.000     6.961
data arrival time                                                                                            6.961

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li323_li323.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.961
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  1.874


#Path 27
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li327_li327.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.265
| (intra 'clb' routing)                                                                            0.052     4.317
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.317
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.367
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.367
| (intra 'clb' routing)                                                                            0.052     4.418
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.418
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.468
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.468
| (intra 'clb' routing)                                                                            0.248     4.717
| (OPIN:240318 side:RIGHT (29,21))                                                                 0.000     4.717
| (CHANY:1244057 L4 length:3 (29,21)->(29,18))                                                     0.120     4.837
| (CHANX:834669 L4 length:3 (29,20)->(26,20))                                                      0.120     4.957
| (CHANY:1229640 L1 length:0 (26,21)->(26,21))                                                     0.108     5.065
| (IPIN:240114 side:RIGHT (26,21))                                                                 0.164     5.228
| (intra 'clb' routing)                                                                            0.208     5.436
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.436
| (primitive '.names' combinational delay)                                                         0.260     5.696
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.696
| (intra 'clb' routing)                                                                            0.363     6.059
$abc$24103$new_new_n907__.in[0] (.names at (26,21))                                                0.000     6.059
| (primitive '.names' combinational delay)                                                         0.320     6.379
$abc$24103$new_new_n907__.out[0] (.names at (26,21))                                               0.000     6.379
| (intra 'clb' routing)                                                                            0.363     6.741
$abc$11169$li326_li326.in[1] (.names at (26,21))                                                   0.000     6.741
| (primitive '.names' combinational delay)                                                         0.220     6.961
$abc$11169$li326_li326.out[0] (.names at (26,21))                                                  0.000     6.961
| (intra 'clb' routing)                                                                            0.000     6.961
$abc$11169$li327_li327.D[0] (dffsre at (26,21))                                                    0.000     6.961
data arrival time                                                                                            6.961

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li327_li327.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.961
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  1.874


#Path 28
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li325_li325.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.265
| (intra 'clb' routing)                                                                            0.052     4.317
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.317
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.367
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.367
| (intra 'clb' routing)                                                                            0.052     4.418
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.418
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.468
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.468
| (intra 'clb' routing)                                                                            0.248     4.717
| (OPIN:240318 side:RIGHT (29,21))                                                                 0.000     4.717
| (CHANY:1244057 L4 length:3 (29,21)->(29,18))                                                     0.120     4.837
| (CHANX:834669 L4 length:3 (29,20)->(26,20))                                                      0.120     4.957
| (CHANY:1229640 L1 length:0 (26,21)->(26,21))                                                     0.108     5.065
| (IPIN:240114 side:RIGHT (26,21))                                                                 0.164     5.228
| (intra 'clb' routing)                                                                            0.208     5.436
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.436
| (primitive '.names' combinational delay)                                                         0.260     5.696
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.696
| (intra 'clb' routing)                                                                            0.363     6.059
$abc$24103$new_new_n907__.in[0] (.names at (26,21))                                                0.000     6.059
| (primitive '.names' combinational delay)                                                         0.320     6.379
$abc$24103$new_new_n907__.out[0] (.names at (26,21))                                               0.000     6.379
| (intra 'clb' routing)                                                                            0.363     6.741
$abc$11169$li324_li324.in[1] (.names at (26,21))                                                   0.000     6.741
| (primitive '.names' combinational delay)                                                         0.220     6.961
$abc$11169$li324_li324.out[0] (.names at (26,21))                                                  0.000     6.961
| (intra 'clb' routing)                                                                            0.000     6.961
$abc$11169$li325_li325.D[0] (dffsre at (26,21))                                                    0.000     6.961
data arrival time                                                                                            6.961

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li325_li325.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.961
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  1.874


#Path 29
Startpoint: $abc$10667$lo032.Q[0] (dffsre at (35,15) clocked by clock0)
Endpoint  : $abc$11169$lo378.D[0] (dffsre at (41,16) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing:global net)                                          0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10667$lo032.C[0] (dffsre at (35,15))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10667$lo032.Q[0] (dffsre at (35,15)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (OPIN:181179 side:RIGHT (35,15))                                          0.000     2.951
| (CHANY:1272775 L4 length:3 (35,15)->(35,12))                              0.120     3.071
| (CHANX:801014 L1 length:0 (36,14)->(36,14))                               0.108     3.179
| (CHANY:1277846 L4 length:3 (36,15)->(36,18))                              0.120     3.299
| (CHANX:806798 L1 length:0 (37,15)->(37,15))                               0.108     3.407
| (CHANY:1282790 L4 length:3 (37,16)->(37,19))                              0.120     3.527
| (IPIN:190100 side:RIGHT (37,16))                                          0.164     3.691
| (intra 'clb' routing)                                                     0.208     3.899
$abc$24103$new_new_n1005__.in[5] (.names at (37,16))                        0.000     3.899
| (primitive '.names' combinational delay)                                  0.110     4.009
$abc$24103$new_new_n1005__.out[0] (.names at (37,16))                       0.000     4.009
| (intra 'clb' routing)                                                     0.149     4.157
| (OPIN:190056 side:RIGHT (37,16))                                          0.000     4.157
| (CHANY:1282784 L4 length:3 (37,16)->(37,19))                              0.120     4.277
| (CHANX:812325 L4 length:3 (37,16)->(34,16))                               0.120     4.397
| (IPIN:189953 side:TOP (35,16))                                            0.164     4.561
| (intra 'clb' routing)                                                     0.208     4.769
$abc$24103$new_new_n1010__.in[3] (.names at (35,16))                       -0.000     4.769
| (primitive '.names' combinational delay)                                  0.120     4.889
$abc$24103$new_new_n1010__.out[0] (.names at (35,16))                       0.000     4.889
| (intra 'clb' routing)                                                     0.149     5.038
| (OPIN:189928 side:TOP (35,16))                                            0.000     5.038
| (CHANX:812414 L4 length:3 (35,16)->(38,16))                               0.120     5.158
| (CHANY:1282866 L4 length:3 (37,17)->(37,20))                              0.120     5.278
| (CHANX:824092 L4 length:3 (38,18)->(41,18))                               0.120     5.398
| (IPIN:206384 side:TOP (38,18))                                            0.164     5.561
| (intra 'clb' routing)                                                     0.208     5.769
$abc$11169$li378_li378.in[2] (.names at (38,18))                            0.000     5.769
| (primitive '.names' combinational delay)                                  0.120     5.889
$abc$11169$li378_li378.out[0] (.names at (38,18))                           0.000     5.889
| (intra 'clb' routing)                                                     0.149     6.038
| (OPIN:206357 side:RIGHT (38,18))                                          0.000     6.038
| (CHANY:1287571 L4 length:3 (38,18)->(38,15))                              0.120     6.158
| (CHANX:801248 L4 length:3 (39,14)->(42,14))                               0.120     6.278
| (CHANY:1302144 L4 length:3 (41,15)->(41,18))                              0.120     6.398
| (IPIN:190715 side:RIGHT (41,16))                                          0.164     6.562
| (intra 'clb' routing)                                                     0.378     6.940
$abc$11169$lo378.D[0] (dffsre at (41,16))                                   0.000     6.940
data arrival time                                                                     6.940

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$11169$lo378.C[0] (dffsre at (41,16))                                   0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -6.940
-------------------------------------------------------------------------------------------
slack (MET)                                                                           1.896


#Path 30
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$lo374.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].C[0] (dffsre at (34,17))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (OPIN:198838 side:RIGHT (34,17))                                                                                                                                                                                            0.000     2.951
| (CHANY:1268241 L1 length:0 (34,17)->(34,17))                                                                                                                                                                                0.108     3.059
| (CHANX:812374 L1 length:0 (35,16)->(35,16))                                                                                                                                                                                 0.108     3.167
| (CHANY:1273146 L4 length:3 (35,17)->(35,20))                                                                                                                                                                                0.120     3.287
| (CHANX:823661 L4 length:3 (35,18)->(32,18))                                                                                                                                                                                 0.120     3.407
| (CHANX:823761 L1 length:0 (34,18)->(34,18))                                                                                                                                                                                 0.108     3.515
| (CHANY:1263534 L1 length:0 (33,19)->(33,19))                                                                                                                                                                                0.108     3.623
| (IPIN:218702 side:RIGHT (33,19))                                                                                                                                                                                            0.164     3.787
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.787
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[3] (RS_DSP2_MULT at (33,19))                        0.000     3.787
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.987
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[20] (RS_DSP2_MULT at (33,19))                       0.000     3.987
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.987
| (OPIN:218652 side:RIGHT (33,20))                                                                                                                                                                                            0.000     3.987
| (CHANY:1263592 L1 length:0 (33,20)->(33,20))                                                                                                                                                                                0.108     4.095
| (CHANX:835244 L4 length:3 (34,20)->(37,20))                                                                                                                                                                                 0.120     4.215
| (CHANY:1273378 L1 length:0 (35,21)->(35,21))                                                                                                                                                                                0.108     4.323
| (IPIN:240833 side:RIGHT (35,21))                                                                                                                                                                                            0.164     4.486
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.694
$abc$24103$new_new_n820__.in[4] (.names at (35,21))                                                                                                                                                                           0.000     4.694
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.070     4.764
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.764
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.913
| (OPIN:240798 side:RIGHT (35,21))                                                                                                                                                                                            0.000     4.913
| (CHANY:1273432 L4 length:3 (35,21)->(35,24))                                                                                                                                                                                0.120     5.033
| (CHANX:846551 L4 length:3 (35,22)->(32,22))                                                                                                                                                                                 0.120     5.153
| (IPIN:249567 side:TOP (35,22))                                                                                                                                                                                              0.164     5.316
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     5.524
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                          -0.000     5.524
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.694
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.694
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.057
$abc$24103$new_new_n836__.in[2] (.names at (35,22))                                                                                                                                                                           0.000     6.057
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.220     6.277
$abc$24103$new_new_n836__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     6.277
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.640
$abc$11169$li374_li374.in[1] (.names at (35,22))                                                                                                                                                                              0.000     6.640
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     6.920
$abc$11169$li374_li374.out[0] (.names at (35,22))                                                                                                                                                                             0.000     6.920
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.920
$abc$11169$lo374.D[0] (dffsre at (35,22))                                                                                                                                                                                     0.000     6.920
data arrival time                                                                                                                                                                                                                       6.920

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                            0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$lo374.C[0] (dffsre at (35,22))                                                                                                                                                                                     0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.920
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             1.915


#Path 31
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$li106_li106.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].C[0] (dffsre at (34,17))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (OPIN:198838 side:RIGHT (34,17))                                                                                                                                                                                            0.000     2.951
| (CHANY:1268241 L1 length:0 (34,17)->(34,17))                                                                                                                                                                                0.108     3.059
| (CHANX:812374 L1 length:0 (35,16)->(35,16))                                                                                                                                                                                 0.108     3.167
| (CHANY:1273146 L4 length:3 (35,17)->(35,20))                                                                                                                                                                                0.120     3.287
| (CHANX:823661 L4 length:3 (35,18)->(32,18))                                                                                                                                                                                 0.120     3.407
| (CHANX:823761 L1 length:0 (34,18)->(34,18))                                                                                                                                                                                 0.108     3.515
| (CHANY:1263534 L1 length:0 (33,19)->(33,19))                                                                                                                                                                                0.108     3.623
| (IPIN:218702 side:RIGHT (33,19))                                                                                                                                                                                            0.164     3.787
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.787
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[3] (RS_DSP2_MULT at (33,19))                        0.000     3.787
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.987
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[20] (RS_DSP2_MULT at (33,19))                       0.000     3.987
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.987
| (OPIN:218652 side:RIGHT (33,20))                                                                                                                                                                                            0.000     3.987
| (CHANY:1263592 L1 length:0 (33,20)->(33,20))                                                                                                                                                                                0.108     4.095
| (CHANX:835244 L4 length:3 (34,20)->(37,20))                                                                                                                                                                                 0.120     4.215
| (CHANY:1273378 L1 length:0 (35,21)->(35,21))                                                                                                                                                                                0.108     4.323
| (IPIN:240833 side:RIGHT (35,21))                                                                                                                                                                                            0.164     4.486
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.694
$abc$24103$new_new_n820__.in[4] (.names at (35,21))                                                                                                                                                                           0.000     4.694
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.070     4.764
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.764
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.913
| (OPIN:240798 side:RIGHT (35,21))                                                                                                                                                                                            0.000     4.913
| (CHANY:1273432 L4 length:3 (35,21)->(35,24))                                                                                                                                                                                0.120     5.033
| (CHANX:846551 L4 length:3 (35,22)->(32,22))                                                                                                                                                                                 0.120     5.153
| (IPIN:249567 side:TOP (35,22))                                                                                                                                                                                              0.164     5.316
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     5.524
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                          -0.000     5.524
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.694
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.694
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.057
$abc$24103$new_new_n836__.in[2] (.names at (35,22))                                                                                                                                                                           0.000     6.057
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.220     6.277
$abc$24103$new_new_n836__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     6.277
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.640
$abc$11169$li105_li105.in[0] (.names at (35,22))                                                                                                                                                                              0.000     6.640
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     6.920
$abc$11169$li105_li105.out[0] (.names at (35,22))                                                                                                                                                                             0.000     6.920
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.920
$abc$11169$li106_li106.D[0] (dffsre at (35,22))                                                                                                                                                                               0.000     6.920
data arrival time                                                                                                                                                                                                                       6.920

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                            0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li106_li106.C[0] (dffsre at (35,22))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.920
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             1.915


#Path 32
Startpoint: $abc$10667$lo114.Q[0] (dffsre at (35,15) clocked by clock0)
Endpoint  : $abc$11169$lo381.D[0] (dffsre at (35,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo114.C[0] (dffsre at (35,15))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo114.Q[0] (dffsre at (35,15)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:181172 side:TOP (35,15))                                           0.000     2.951
| (CHANX:806690 L4 length:3 (35,15)->(38,15))                              0.120     3.071
| (CHANY:1282507 L4 length:3 (37,15)->(37,12))                             0.120     3.191
| (IPIN:174185 side:RIGHT (37,14))                                         0.164     3.355
| (intra 'clb' routing)                                                    0.208     3.563
$abc$24103$new_new_n972__.in[2] (.names at (37,14))                        0.000     3.563
| (primitive '.names' combinational delay)                                 0.280     3.843
$abc$24103$new_new_n972__.out[0] (.names at (37,14))                       0.000     3.843
| (intra 'clb' routing)                                                    0.149     3.991
| (OPIN:174141 side:RIGHT (37,14))                                         0.000     3.991
| (CHANY:1282660 L4 length:3 (37,14)->(37,17))                             0.120     4.111
| (CHANX:806807 L1 length:0 (37,15)->(37,15))                              0.108     4.219
| (IPIN:181320 side:TOP (37,15))                                           0.164     4.383
| (intra 'clb' routing)                                                    0.208     4.591
$abc$24103$new_new_n973__.in[0] (.names at (37,15))                        0.000     4.591
| (primitive '.names' combinational delay)                                 0.160     4.751
$abc$24103$new_new_n973__.out[0] (.names at (37,15))                       0.000     4.751
| (intra 'clb' routing)                                                    0.149     4.900
| (OPIN:181300 side:RIGHT (37,15))                                         0.000     4.900
| (CHANY:1282712 L4 length:3 (37,15)->(37,18))                             0.120     5.020
| (CHANX:806888 L4 length:3 (38,15)->(41,15))                              0.120     5.140
| (IPIN:181557 side:TOP (40,15))                                           0.164     5.303
| (intra 'clb' routing)                                                    0.208     5.511
$abc$11169$li381_li381.in[5] (.names at (40,15))                          -0.000     5.511
| (primitive '.names' combinational delay)                                 0.260     5.771
$abc$11169$li381_li381.out[0] (.names at (40,15))                          0.000     5.771
| (intra 'clb' routing)                                                    0.149     5.920
| (OPIN:181538 side:RIGHT (40,15))                                         0.000     5.920
| (CHANY:1297300 L4 length:3 (40,15)->(40,18))                             0.120     6.040
| (CHANX:824011 L4 length:3 (40,18)->(37,18))                              0.120     6.160
| (CHANY:1278148 L4 length:3 (36,19)->(36,22))                             0.120     6.280
| (CHANX:829449 L4 length:3 (36,19)->(33,19))                              0.120     6.400
| (IPIN:218958 side:TOP (35,19))                                           0.164     6.564
| (intra 'clb' routing)                                                    0.328     6.892
$abc$11169$lo381.D[0] (dffsre at (35,19))                                  0.000     6.892
data arrival time                                                                    6.892

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo381.C[0] (dffsre at (35,19))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -6.892
------------------------------------------------------------------------------------------
slack (MET)                                                                          1.944


#Path 33
Startpoint: $abc$10667$lo032.Q[0] (dffsre at (35,15) clocked by clock0)
Endpoint  : $abc$11169$lo379.D[0] (dffsre at (41,16) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing:global net)                                          0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10667$lo032.C[0] (dffsre at (35,15))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10667$lo032.Q[0] (dffsre at (35,15)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (OPIN:181179 side:RIGHT (35,15))                                          0.000     2.951
| (CHANY:1272775 L4 length:3 (35,15)->(35,12))                              0.120     3.071
| (CHANX:801014 L1 length:0 (36,14)->(36,14))                               0.108     3.179
| (CHANY:1277846 L4 length:3 (36,15)->(36,18))                              0.120     3.299
| (CHANX:806798 L1 length:0 (37,15)->(37,15))                               0.108     3.407
| (CHANY:1282790 L4 length:3 (37,16)->(37,19))                              0.120     3.527
| (IPIN:190100 side:RIGHT (37,16))                                          0.164     3.691
| (intra 'clb' routing)                                                     0.208     3.899
$abc$24103$new_new_n1005__.in[5] (.names at (37,16))                        0.000     3.899
| (primitive '.names' combinational delay)                                  0.110     4.009
$abc$24103$new_new_n1005__.out[0] (.names at (37,16))                       0.000     4.009
| (intra 'clb' routing)                                                     0.149     4.157
| (OPIN:190056 side:RIGHT (37,16))                                          0.000     4.157
| (CHANY:1282784 L4 length:3 (37,16)->(37,19))                              0.120     4.277
| (CHANX:812325 L4 length:3 (37,16)->(34,16))                               0.120     4.397
| (IPIN:189953 side:TOP (35,16))                                            0.164     4.561
| (intra 'clb' routing)                                                     0.208     4.769
$abc$24103$new_new_n1010__.in[3] (.names at (35,16))                       -0.000     4.769
| (primitive '.names' combinational delay)                                  0.120     4.889
$abc$24103$new_new_n1010__.out[0] (.names at (35,16))                       0.000     4.889
| (intra 'clb' routing)                                                     0.149     5.038
| (OPIN:189928 side:TOP (35,16))                                            0.000     5.038
| (CHANX:812414 L4 length:3 (35,16)->(38,16))                               0.120     5.158
| (CHANY:1282866 L4 length:3 (37,17)->(37,20))                              0.120     5.278
| (CHANX:824092 L4 length:3 (38,18)->(41,18))                               0.120     5.398
| (IPIN:206384 side:TOP (38,18))                                            0.164     5.561
| (intra 'clb' routing)                                                     0.208     5.769
$abc$11169$li378_li378.in[2] (.names at (38,18))                            0.000     5.769
| (primitive '.names' combinational delay)                                  0.120     5.889
$abc$11169$li378_li378.out[0] (.names at (38,18))                           0.000     5.889
| (intra 'clb' routing)                                                     0.149     6.038
| (OPIN:206357 side:RIGHT (38,18))                                          0.000     6.038
| (CHANY:1287571 L4 length:3 (38,18)->(38,15))                              0.120     6.158
| (CHANX:801248 L4 length:3 (39,14)->(42,14))                               0.120     6.278
| (CHANY:1302144 L4 length:3 (41,15)->(41,18))                              0.120     6.398
| (IPIN:190715 side:RIGHT (41,16))                                          0.164     6.562
| (intra 'clb' routing)                                                     0.208     6.770
$abc$11169$li379_li379.in[0] (.names at (41,16))                            0.000     6.770
| (primitive '.names' combinational delay)                                  0.070     6.840
$abc$11169$li379_li379.out[0] (.names at (41,16))                           0.000     6.840
| (intra 'clb' routing)                                                     0.000     6.840
$abc$11169$lo379.D[0] (dffsre at (41,16))                                   0.000     6.840
data arrival time                                                                     6.840

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$11169$lo379.C[0] (dffsre at (41,16))                                   0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -6.840
-------------------------------------------------------------------------------------------
slack (MET)                                                                           1.996


#Path 34
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$li109_li109.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].C[0] (dffsre at (34,17))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (OPIN:198838 side:RIGHT (34,17))                                                                                                                                                                                            0.000     2.951
| (CHANY:1268241 L1 length:0 (34,17)->(34,17))                                                                                                                                                                                0.108     3.059
| (CHANX:812374 L1 length:0 (35,16)->(35,16))                                                                                                                                                                                 0.108     3.167
| (CHANY:1273146 L4 length:3 (35,17)->(35,20))                                                                                                                                                                                0.120     3.287
| (CHANX:823661 L4 length:3 (35,18)->(32,18))                                                                                                                                                                                 0.120     3.407
| (CHANX:823761 L1 length:0 (34,18)->(34,18))                                                                                                                                                                                 0.108     3.515
| (CHANY:1263534 L1 length:0 (33,19)->(33,19))                                                                                                                                                                                0.108     3.623
| (IPIN:218702 side:RIGHT (33,19))                                                                                                                                                                                            0.164     3.787
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.787
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[3] (RS_DSP2_MULT at (33,19))                        0.000     3.787
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.987
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[20] (RS_DSP2_MULT at (33,19))                       0.000     3.987
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.987
| (OPIN:218652 side:RIGHT (33,20))                                                                                                                                                                                            0.000     3.987
| (CHANY:1263592 L1 length:0 (33,20)->(33,20))                                                                                                                                                                                0.108     4.095
| (CHANX:835244 L4 length:3 (34,20)->(37,20))                                                                                                                                                                                 0.120     4.215
| (CHANY:1273378 L1 length:0 (35,21)->(35,21))                                                                                                                                                                                0.108     4.323
| (IPIN:240833 side:RIGHT (35,21))                                                                                                                                                                                            0.164     4.486
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.694
$abc$24103$new_new_n820__.in[4] (.names at (35,21))                                                                                                                                                                           0.000     4.694
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.070     4.764
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.764
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.913
| (OPIN:240798 side:RIGHT (35,21))                                                                                                                                                                                            0.000     4.913
| (CHANY:1273432 L4 length:3 (35,21)->(35,24))                                                                                                                                                                                0.120     5.033
| (CHANX:846551 L4 length:3 (35,22)->(32,22))                                                                                                                                                                                 0.120     5.153
| (IPIN:249567 side:TOP (35,22))                                                                                                                                                                                              0.164     5.316
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     5.524
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                          -0.000     5.524
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.694
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.694
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.057
$abc$24103$new_new_n836__.in[2] (.names at (35,22))                                                                                                                                                                           0.000     6.057
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.220     6.277
$abc$24103$new_new_n836__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     6.277
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.640
$abc$11169$li108_li108.in[2] (.names at (35,22))                                                                                                                                                                              0.000     6.640
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     6.810
$abc$11169$li108_li108.out[0] (.names at (35,22))                                                                                                                                                                             0.000     6.810
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.810
$abc$11169$li109_li109.D[0] (dffsre at (35,22))                                                                                                                                                                               0.000     6.810
data arrival time                                                                                                                                                                                                                       6.810

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                            0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li109_li109.C[0] (dffsre at (35,22))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.810
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             2.025


#Path 35
Startpoint: $abc$10667$lo032.Q[0] (dffsre at (35,15) clocked by clock0)
Endpoint  : $abc$11169$lo380.D[0] (dffsre at (35,18) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing:global net)                                          0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10667$lo032.C[0] (dffsre at (35,15))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10667$lo032.Q[0] (dffsre at (35,15)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (OPIN:181179 side:RIGHT (35,15))                                          0.000     2.951
| (CHANY:1272775 L4 length:3 (35,15)->(35,12))                              0.120     3.071
| (CHANX:801014 L1 length:0 (36,14)->(36,14))                               0.108     3.179
| (CHANY:1277846 L4 length:3 (36,15)->(36,18))                              0.120     3.299
| (CHANX:806798 L1 length:0 (37,15)->(37,15))                               0.108     3.407
| (CHANY:1282790 L4 length:3 (37,16)->(37,19))                              0.120     3.527
| (IPIN:190100 side:RIGHT (37,16))                                          0.164     3.691
| (intra 'clb' routing)                                                     0.208     3.899
$abc$24103$new_new_n1005__.in[5] (.names at (37,16))                        0.000     3.899
| (primitive '.names' combinational delay)                                  0.110     4.009
$abc$24103$new_new_n1005__.out[0] (.names at (37,16))                       0.000     4.009
| (intra 'clb' routing)                                                     0.149     4.157
| (OPIN:190056 side:RIGHT (37,16))                                          0.000     4.157
| (CHANY:1282784 L4 length:3 (37,16)->(37,19))                              0.120     4.277
| (CHANX:812325 L4 length:3 (37,16)->(34,16))                               0.120     4.397
| (IPIN:189953 side:TOP (35,16))                                            0.164     4.561
| (intra 'clb' routing)                                                     0.208     4.769
$abc$24103$new_new_n1010__.in[3] (.names at (35,16))                       -0.000     4.769
| (primitive '.names' combinational delay)                                  0.120     4.889
$abc$24103$new_new_n1010__.out[0] (.names at (35,16))                       0.000     4.889
| (intra 'clb' routing)                                                     0.149     5.038
| (OPIN:189928 side:TOP (35,16))                                            0.000     5.038
| (CHANX:812414 L4 length:3 (35,16)->(38,16))                               0.120     5.158
| (CHANY:1282866 L4 length:3 (37,17)->(37,20))                              0.120     5.278
| (CHANX:824092 L4 length:3 (38,18)->(41,18))                               0.120     5.398
| (IPIN:206384 side:TOP (38,18))                                            0.164     5.561
| (intra 'clb' routing)                                                     0.208     5.769
$abc$11169$li380_li380.in[3] (.names at (38,18))                            0.000     5.769
| (primitive '.names' combinational delay)                                  0.120     5.889
$abc$11169$li380_li380.out[0] (.names at (38,18))                           0.000     5.889
| (intra 'clb' routing)                                                     0.149     6.038
| (OPIN:206347 side:TOP (38,18))                                            0.000     6.038
| (CHANX:823857 L4 length:3 (38,18)->(35,18))                               0.120     6.158
| (IPIN:206128 side:TOP (35,18))                                            0.164     6.322
| (intra 'clb' routing)                                                     0.488     6.810
$abc$11169$lo380.D[0] (dffsre at (35,18))                                   0.000     6.810
data arrival time                                                                     6.810

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$11169$lo380.C[0] (dffsre at (35,18))                                   0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -6.810
-------------------------------------------------------------------------------------------
slack (MET)                                                                           2.026


#Path 36
Startpoint: $abc$10667$lo028.Q[0] (dffsre at (35,15) clocked by clock0)
Endpoint  : $abc$11169$lo375.D[0] (dffsre at (37,17) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo028.C[0] (dffsre at (35,15))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo028.Q[0] (dffsre at (35,15)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:181183 side:RIGHT (35,15))                                         0.000     2.951
| (CHANY:1272998 L4 length:3 (35,15)->(35,18))                             0.120     3.071
| (CHANX:818214 L4 length:3 (36,17)->(39,17))                              0.120     3.191
| (CHANY:1282661 L4 length:3 (37,17)->(37,14))                             0.120     3.311
| (IPIN:199129 side:RIGHT (37,17))                                         0.164     3.475
| (intra 'clb' routing)                                                    0.208     3.683
$abc$24103$new_new_n961__.in[0] (.names at (37,17))                        0.000     3.683
| (primitive '.names' combinational delay)                                 0.280     3.963
$abc$24103$new_new_n961__.out[0] (.names at (37,17))                       0.000     3.963
| (intra 'clb' routing)                                                    0.149     4.111
| (OPIN:199079 side:RIGHT (37,17))                                         0.000     4.111
| (CHANY:1282876 L4 length:3 (37,17)->(37,20))                             0.120     4.231
| (CHANX:818324 L1 length:0 (38,17)->(38,17))                              0.108     4.339
| (IPIN:199217 side:TOP (38,17))                                           0.164     4.503
| (intra 'clb' routing)                                                    0.208     4.711
$abc$24103$new_new_n962__.in[0] (.names at (38,17))                        0.000     4.711
| (primitive '.names' combinational delay)                                 0.160     4.871
$abc$24103$new_new_n962__.out[0] (.names at (38,17))                       0.000     4.871
| (intra 'clb' routing)                                                    0.149     5.020
| (OPIN:199200 side:RIGHT (38,17))                                         0.000     5.020
| (CHANY:1287720 L4 length:3 (38,17)->(38,20))                             0.120     5.140
| (CHANY:1287936 L4 length:3 (38,20)->(38,23))                             0.120     5.260
| (CHANX:835305 L4 length:3 (38,20)->(35,20))                              0.120     5.380
| (CHANY:1282845 L4 length:3 (37,20)->(37,17))                             0.120     5.500
| (CHANY:1282813 L1 length:0 (37,17)->(37,17))                             0.108     5.608
| (IPIN:199112 side:RIGHT (37,17))                                         0.164     5.771
| (intra 'clb' routing)                                                    0.208     5.979
$abc$24103$new_new_n984__.in[3] (.names at (37,17))                        0.000     5.979
| (primitive '.names' combinational delay)                                 0.070     6.049
$abc$24103$new_new_n984__.out[0] (.names at (37,17))                       0.000     6.049
| (intra 'clb' routing)                                                    0.363     6.412
$abc$11169$li375_li375.in[1] (.names at (37,17))                           0.000     6.412
| (primitive '.names' combinational delay)                                 0.260     6.672
$abc$11169$li375_li375.out[0] (.names at (37,17))                          0.000     6.672
| (intra 'clb' routing)                                                    0.000     6.672
$abc$11169$lo375.D[0] (dffsre at (37,17))                                  0.000     6.672
data arrival time                                                                    6.672

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo375.C[0] (dffsre at (37,17))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -6.672
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.164


#Path 37
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li311_li311.D[0] (dffsre at (23,12) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.265
| (intra 'clb' routing)                                                                            0.052     4.317
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.317
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.367
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.367
| (intra 'clb' routing)                                                                            0.052     4.418
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.418
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.468
$auto$alumacc.cc:485:replace_alu$952.C[7].cout[0] (adder_carry at (29,21))                         0.000     4.468
| (intra 'clb' routing)                                                                            0.052     4.520
$auto$alumacc.cc:485:replace_alu$952.C[8].cin[0] (adder_carry at (29,21))                          0.000     4.520
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.570
$auto$alumacc.cc:485:replace_alu$952.C[8].sumout[0] (adder_carry at (29,21))                       0.000     4.570
| (intra 'clb' routing)                                                                            0.248     4.818
| (OPIN:240309 side:TOP (29,21))                                                                   0.000     4.818
| (CHANX:840596 L4 length:3 (29,21)->(32,21))                                                      0.120     4.938
| (CHANY:1244037 L4 length:3 (29,21)->(29,18))                                                     0.120     5.058
| (CHANX:817473 L4 length:3 (29,17)->(26,17))                                                      0.120     5.178
| (CHANY:1224521 L1 length:0 (25,17)->(25,17))                                                     0.108     5.286
| (CHANX:811465 L4 length:3 (25,16)->(22,16))                                                      0.120     5.406
| (CHANY:1209853 L1 length:0 (22,16)->(22,16))                                                     0.108     5.514
| (CHANX:805541 L4 length:3 (22,15)->(19,15))                                                      0.120     5.634
| (CHANY:1204749 L4 length:3 (21,15)->(21,12))                                                     0.120     5.754
| (CHANX:782866 L4 length:3 (22,11)->(25,11))                                                      0.120     5.874
| (CHANY:1214416 L1 length:0 (23,12)->(23,12))                                                     0.108     5.982
| (IPIN:145574 side:RIGHT (23,12))                                                                 0.164     6.146
| (intra 'clb' routing)                                                                            0.208     6.354
$abc$11169$li310_li310.in[0] (.names at (23,12))                                                   0.000     6.354
| (primitive '.names' combinational delay)                                                         0.260     6.614
$abc$11169$li310_li310.out[0] (.names at (23,12))                                                  0.000     6.614
| (intra 'clb' routing)                                                                            0.000     6.614
$abc$11169$li311_li311.D[0] (dffsre at (23,12))                                                    0.000     6.614
data arrival time                                                                                            6.614

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li311_li311.C[0] (dffsre at (23,12))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.614
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.222


#Path 38
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$li097_li097.D[0] (dffsre at (35,23) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].C[0] (dffsre at (34,17))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (OPIN:198838 side:RIGHT (34,17))                                                                                                                                                                                            0.000     2.951
| (CHANY:1268241 L1 length:0 (34,17)->(34,17))                                                                                                                                                                                0.108     3.059
| (CHANX:812374 L1 length:0 (35,16)->(35,16))                                                                                                                                                                                 0.108     3.167
| (CHANY:1273146 L4 length:3 (35,17)->(35,20))                                                                                                                                                                                0.120     3.287
| (CHANX:823661 L4 length:3 (35,18)->(32,18))                                                                                                                                                                                 0.120     3.407
| (CHANX:823761 L1 length:0 (34,18)->(34,18))                                                                                                                                                                                 0.108     3.515
| (CHANY:1263534 L1 length:0 (33,19)->(33,19))                                                                                                                                                                                0.108     3.623
| (IPIN:218702 side:RIGHT (33,19))                                                                                                                                                                                            0.164     3.787
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.787
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[3] (RS_DSP2_MULT at (33,19))                        0.000     3.787
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.987
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[20] (RS_DSP2_MULT at (33,19))                       0.000     3.987
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.987
| (OPIN:218652 side:RIGHT (33,20))                                                                                                                                                                                            0.000     3.987
| (CHANY:1263592 L1 length:0 (33,20)->(33,20))                                                                                                                                                                                0.108     4.095
| (CHANX:835244 L4 length:3 (34,20)->(37,20))                                                                                                                                                                                 0.120     4.215
| (CHANY:1273378 L1 length:0 (35,21)->(35,21))                                                                                                                                                                                0.108     4.323
| (IPIN:240833 side:RIGHT (35,21))                                                                                                                                                                                            0.164     4.486
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.694
$abc$24103$new_new_n820__.in[4] (.names at (35,21))                                                                                                                                                                           0.000     4.694
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.070     4.764
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.764
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.913
| (OPIN:240798 side:RIGHT (35,21))                                                                                                                                                                                            0.000     4.913
| (CHANY:1273432 L4 length:3 (35,21)->(35,24))                                                                                                                                                                                0.120     5.033
| (CHANX:846551 L4 length:3 (35,22)->(32,22))                                                                                                                                                                                 0.120     5.153
| (IPIN:249567 side:TOP (35,22))                                                                                                                                                                                              0.164     5.316
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     5.524
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                          -0.000     5.524
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.694
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.694
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     5.843
| (OPIN:249553 side:RIGHT (35,22))                                                                                                                                                                                            0.000     5.843
| (CHANY:1273490 L4 length:3 (35,22)->(35,25))                                                                                                                                                                                0.120     5.963
| (CHANX:852449 L1 length:0 (35,23)->(35,23))                                                                                                                                                                                 0.108     6.071
| (IPIN:258595 side:TOP (35,23))                                                                                                                                                                                              0.164     6.235
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     6.443
$abc$11169$li096_li096.in[2] (.names at (35,23))                                                                                                                                                                              0.000     6.443
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.120     6.563
$abc$11169$li096_li096.out[0] (.names at (35,23))                                                                                                                                                                             0.000     6.563
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.563
$abc$11169$li097_li097.D[0] (dffsre at (35,23))                                                                                                                                                                               0.000     6.563
data arrival time                                                                                                                                                                                                                       6.563

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                            0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li097_li097.C[0] (dffsre at (35,23))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.563
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             2.273


#Path 39
Startpoint: u_gng_interp.addr[0].Q[0] (dffsre at (37,19) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[5] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[0].C[0] (dffsre at (37,19))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[0].Q[0] (dffsre at (37,19)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:219864 side:RIGHT (37,19))                                        0.000     2.951
| (CHANY:1282793 L4 length:3 (37,19)->(37,16))                            0.120     3.071
| (CHANX:823797 L4 length:3 (37,18)->(34,18))                             0.120     3.191
| (CHANY:1263449 L1 length:0 (33,18)->(33,18))                            0.108     3.299
| (CHANX:817789 L4 length:3 (33,17)->(30,17))                             0.120     3.419
| (CHANY:1244062 L4 length:3 (29,18)->(29,21))                            0.120     3.539
| (CHANY:1244226 L1 length:0 (29,21)->(29,21))                            0.108     3.647
| (CHANX:840678 L4 length:3 (30,21)->(33,21))                             0.120     3.767
| (CHANY:1248927 L4 length:3 (30,21)->(30,18))                            0.120     3.887
| (IPIN:218175 side:RIGHT (30,21))                                        0.164     4.051
| (intra 'bram' routing)                                                  0.000     4.051
u_gng_interp.c0[1].ADDR_A2_i[5] (TDP36K at (30,19))                      -0.000     4.051
data arrival time                                                                   4.051

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -4.051
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.349


#Path 40
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li321_li321.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.265
| (intra 'clb' routing)                                                                            0.052     4.317
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.317
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.367
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.367
| (intra 'clb' routing)                                                                            0.052     4.418
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.418
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.468
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.468
| (intra 'clb' routing)                                                                            0.248     4.717
| (OPIN:240318 side:RIGHT (29,21))                                                                 0.000     4.717
| (CHANY:1244057 L4 length:3 (29,21)->(29,18))                                                     0.120     4.837
| (CHANX:834669 L4 length:3 (29,20)->(26,20))                                                      0.120     4.957
| (CHANY:1229640 L1 length:0 (26,21)->(26,21))                                                     0.108     5.065
| (IPIN:240114 side:RIGHT (26,21))                                                                 0.164     5.228
| (intra 'clb' routing)                                                                            0.208     5.436
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.436
| (primitive '.names' combinational delay)                                                         0.260     5.696
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.696
| (intra 'clb' routing)                                                                            0.363     6.059
$abc$11169$li320_li320.in[1] (.names at (26,21))                                                   0.000     6.059
| (primitive '.names' combinational delay)                                                         0.320     6.379
$abc$11169$li320_li320.out[0] (.names at (26,21))                                                  0.000     6.379
| (intra 'clb' routing)                                                                            0.000     6.379
$abc$11169$li321_li321.D[0] (dffsre at (26,21))                                                    0.000     6.379
data arrival time                                                                                            6.379

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li321_li321.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.379
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.457


#Path 41
Startpoint: u_gng_interp.addr[1].Q[0] (dffsre at (32,16) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[6] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[1].C[0] (dffsre at (32,16))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[1].Q[0] (dffsre at (32,16)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:189428 side:RIGHT (32,16))                                        0.000     2.951
| (CHANY:1258265 L4 length:3 (32,16)->(32,13))                            0.120     3.071
| (CHANX:806516 L1 length:0 (33,15)->(33,15))                             0.108     3.179
| (CHANY:1263344 L4 length:3 (33,16)->(33,19))                            0.120     3.299
| (CHANX:829480 L1 length:0 (34,19)->(34,19))                             0.108     3.407
| (CHANY:1268496 L4 length:3 (34,20)->(34,23))                            0.120     3.527
| (CHANX:846756 L4 length:3 (35,22)->(38,22))                             0.120     3.647
| (CHANY:1278143 L4 length:3 (36,22)->(36,19))                            0.120     3.767
| (IPIN:219734 side:RIGHT (36,21))                                        0.164     3.931
| (intra 'bram' routing)                                                  0.000     3.931
u_gng_interp.c2[0].ADDR_A2_i[6] (TDP36K at (36,19))                      -0.000     3.931
data arrival time                                                                   3.931

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.931
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.469


#Path 42
Startpoint: u_gng_interp.addr[0].Q[0] (dffsre at (37,19) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[5] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[0].C[0] (dffsre at (37,19))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[0].Q[0] (dffsre at (37,19)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:219864 side:RIGHT (37,19))                                        0.000     2.951
| (CHANY:1282793 L4 length:3 (37,19)->(37,16))                            0.120     3.071
| (CHANX:823797 L4 length:3 (37,18)->(34,18))                             0.120     3.191
| (CHANY:1263449 L1 length:0 (33,18)->(33,18))                            0.108     3.299
| (CHANX:817789 L4 length:3 (33,17)->(30,17))                             0.120     3.419
| (CHANY:1244062 L4 length:3 (29,18)->(29,21))                            0.120     3.539
| (CHANX:829180 L1 length:0 (30,19)->(30,19))                             0.108     3.647
| (CHANY:1248939 L1 length:0 (30,19)->(30,19))                            0.108     3.755
| (IPIN:218079 side:RIGHT (30,19))                                        0.164     3.919
| (intra 'bram' routing)                                                  0.000     3.919
u_gng_interp.c0[1].ADDR_A1_i[5] (TDP36K at (30,19))                      -0.000     3.919
data arrival time                                                                   3.919

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.919
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.481


#Path 43
Startpoint: u_gng_interp.addr[2].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[7] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[2].C[0] (dffsre at (35,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[2].Q[0] (dffsre at (35,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:206114 side:RIGHT (35,18))                                        0.000     2.951
| (CHANY:1273200 L4 length:3 (35,18)->(35,21))                            0.120     3.071
| (CHANX:835344 L1 length:0 (36,20)->(36,20))                             0.108     3.179
| (CHANY:1278179 L1 length:0 (36,20)->(36,20))                            0.108     3.287
| (CHANX:829692 L1 length:0 (37,19)->(37,19))                             0.108     3.395
| (CHANY:1282967 L1 length:0 (37,19)->(37,19))                            0.108     3.503
| (CHANX:823795 L4 length:3 (37,18)->(34,18))                             0.120     3.623
| (CHANY:1278158 L4 length:3 (36,19)->(36,22))                            0.120     3.743
| (IPIN:219735 side:RIGHT (36,21))                                        0.164     3.907
| (intra 'bram' routing)                                                  0.000     3.907
u_gng_interp.c2[0].ADDR_A2_i[7] (TDP36K at (36,19))                       0.000     3.907
data arrival time                                                                   3.907

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.907
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.492


#Path 44
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li319_li319.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.265
| (intra 'clb' routing)                                                                            0.052     4.317
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.317
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.367
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.367
| (intra 'clb' routing)                                                                            0.052     4.418
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.418
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.468
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.468
| (intra 'clb' routing)                                                                            0.248     4.717
| (OPIN:240318 side:RIGHT (29,21))                                                                 0.000     4.717
| (CHANY:1244057 L4 length:3 (29,21)->(29,18))                                                     0.120     4.837
| (CHANX:834669 L4 length:3 (29,20)->(26,20))                                                      0.120     4.957
| (CHANY:1229640 L1 length:0 (26,21)->(26,21))                                                     0.108     5.065
| (IPIN:240114 side:RIGHT (26,21))                                                                 0.164     5.228
| (intra 'clb' routing)                                                                            0.208     5.436
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.436
| (primitive '.names' combinational delay)                                                         0.260     5.696
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.696
| (intra 'clb' routing)                                                                            0.363     6.059
$abc$11169$li318_li318.in[1] (.names at (26,21))                                                   0.000     6.059
| (primitive '.names' combinational delay)                                                         0.280     6.339
$abc$11169$li318_li318.out[0] (.names at (26,21))                                                  0.000     6.339
| (intra 'clb' routing)                                                                            0.000     6.339
$abc$11169$li319_li319.D[0] (dffsre at (26,21))                                                    0.000     6.339
data arrival time                                                                                            6.339

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li319_li319.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.339
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.497


#Path 45
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li317_li317.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.265
| (intra 'clb' routing)                                                                            0.052     4.317
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.317
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.367
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.367
| (intra 'clb' routing)                                                                            0.052     4.418
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.418
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.468
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.468
| (intra 'clb' routing)                                                                            0.248     4.717
| (OPIN:240318 side:RIGHT (29,21))                                                                 0.000     4.717
| (CHANY:1244057 L4 length:3 (29,21)->(29,18))                                                     0.120     4.837
| (CHANX:834669 L4 length:3 (29,20)->(26,20))                                                      0.120     4.957
| (CHANY:1229640 L1 length:0 (26,21)->(26,21))                                                     0.108     5.065
| (IPIN:240114 side:RIGHT (26,21))                                                                 0.164     5.228
| (intra 'clb' routing)                                                                            0.208     5.436
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.436
| (primitive '.names' combinational delay)                                                         0.260     5.696
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.696
| (intra 'clb' routing)                                                                            0.363     6.059
$abc$11169$li316_li316.in[1] (.names at (26,21))                                                   0.000     6.059
| (primitive '.names' combinational delay)                                                         0.280     6.339
$abc$11169$li316_li316.out[0] (.names at (26,21))                                                  0.000     6.339
| (intra 'clb' routing)                                                                            0.000     6.339
$abc$11169$li317_li317.D[0] (dffsre at (26,21))                                                    0.000     6.339
data arrival time                                                                                            6.339

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li317_li317.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.339
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.497


#Path 46
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li315_li315.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.265
| (intra 'clb' routing)                                                                            0.052     4.317
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.317
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.367
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.367
| (intra 'clb' routing)                                                                            0.052     4.418
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.418
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.468
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.468
| (intra 'clb' routing)                                                                            0.248     4.717
| (OPIN:240318 side:RIGHT (29,21))                                                                 0.000     4.717
| (CHANY:1244057 L4 length:3 (29,21)->(29,18))                                                     0.120     4.837
| (CHANX:834669 L4 length:3 (29,20)->(26,20))                                                      0.120     4.957
| (CHANY:1229640 L1 length:0 (26,21)->(26,21))                                                     0.108     5.065
| (IPIN:240114 side:RIGHT (26,21))                                                                 0.164     5.228
| (intra 'clb' routing)                                                                            0.208     5.436
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.436
| (primitive '.names' combinational delay)                                                         0.260     5.696
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.696
| (intra 'clb' routing)                                                                            0.363     6.059
$abc$11169$li314_li314.in[1] (.names at (26,21))                                                   0.000     6.059
| (primitive '.names' combinational delay)                                                         0.280     6.339
$abc$11169$li314_li314.out[0] (.names at (26,21))                                                  0.000     6.339
| (intra 'clb' routing)                                                                            0.000     6.339
$abc$11169$li315_li315.D[0] (dffsre at (26,21))                                                    0.000     6.339
data arrival time                                                                                            6.339

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li315_li315.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.339
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.497


#Path 47
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li313_li313.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.265
| (intra 'clb' routing)                                                                            0.052     4.317
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.317
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.367
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.367
| (intra 'clb' routing)                                                                            0.052     4.418
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.418
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.468
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.468
| (intra 'clb' routing)                                                                            0.248     4.717
| (OPIN:240318 side:RIGHT (29,21))                                                                 0.000     4.717
| (CHANY:1244057 L4 length:3 (29,21)->(29,18))                                                     0.120     4.837
| (CHANX:834669 L4 length:3 (29,20)->(26,20))                                                      0.120     4.957
| (CHANY:1229640 L1 length:0 (26,21)->(26,21))                                                     0.108     5.065
| (IPIN:240114 side:RIGHT (26,21))                                                                 0.164     5.228
| (intra 'clb' routing)                                                                            0.208     5.436
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.436
| (primitive '.names' combinational delay)                                                         0.260     5.696
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.696
| (intra 'clb' routing)                                                                            0.363     6.059
$abc$11169$li312_li312.in[0] (.names at (26,21))                                                   0.000     6.059
| (primitive '.names' combinational delay)                                                         0.280     6.339
$abc$11169$li312_li312.out[0] (.names at (26,21))                                                  0.000     6.339
| (intra 'clb' routing)                                                                            0.000     6.339
$abc$11169$li313_li313.D[0] (dffsre at (26,21))                                                    0.000     6.339
data arrival time                                                                                            6.339

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li313_li313.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.339
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.497


#Path 48
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$li094_li094.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].C[0] (dffsre at (34,17))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (OPIN:198838 side:RIGHT (34,17))                                                                                                                                                                                            0.000     2.951
| (CHANY:1268241 L1 length:0 (34,17)->(34,17))                                                                                                                                                                                0.108     3.059
| (CHANX:812374 L1 length:0 (35,16)->(35,16))                                                                                                                                                                                 0.108     3.167
| (CHANY:1273146 L4 length:3 (35,17)->(35,20))                                                                                                                                                                                0.120     3.287
| (CHANX:823661 L4 length:3 (35,18)->(32,18))                                                                                                                                                                                 0.120     3.407
| (CHANX:823761 L1 length:0 (34,18)->(34,18))                                                                                                                                                                                 0.108     3.515
| (CHANY:1263534 L1 length:0 (33,19)->(33,19))                                                                                                                                                                                0.108     3.623
| (IPIN:218702 side:RIGHT (33,19))                                                                                                                                                                                            0.164     3.787
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.787
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[3] (RS_DSP2_MULT at (33,19))                        0.000     3.787
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.987
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[20] (RS_DSP2_MULT at (33,19))                       0.000     3.987
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.987
| (OPIN:218652 side:RIGHT (33,20))                                                                                                                                                                                            0.000     3.987
| (CHANY:1263592 L1 length:0 (33,20)->(33,20))                                                                                                                                                                                0.108     4.095
| (CHANX:835244 L4 length:3 (34,20)->(37,20))                                                                                                                                                                                 0.120     4.215
| (CHANY:1273378 L1 length:0 (35,21)->(35,21))                                                                                                                                                                                0.108     4.323
| (IPIN:240833 side:RIGHT (35,21))                                                                                                                                                                                            0.164     4.486
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.694
$abc$24103$new_new_n820__.in[4] (.names at (35,21))                                                                                                                                                                           0.000     4.694
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.070     4.764
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.764
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.913
| (OPIN:240798 side:RIGHT (35,21))                                                                                                                                                                                            0.000     4.913
| (CHANY:1273432 L4 length:3 (35,21)->(35,24))                                                                                                                                                                                0.120     5.033
| (CHANX:846551 L4 length:3 (35,22)->(32,22))                                                                                                                                                                                 0.120     5.153
| (IPIN:249567 side:TOP (35,22))                                                                                                                                                                                              0.164     5.316
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     5.524
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                          -0.000     5.524
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.694
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.694
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.057
$abc$11169$li093_li093.in[0] (.names at (35,22))                                                                                                                                                                              0.000     6.057
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     6.337
$abc$11169$li093_li093.out[0] (.names at (35,22))                                                                                                                                                                             0.000     6.337
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.337
$abc$11169$li094_li094.D[0] (dffsre at (35,22))                                                                                                                                                                               0.000     6.337
data arrival time                                                                                                                                                                                                                       6.337

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                            0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li094_li094.C[0] (dffsre at (35,22))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.337
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             2.498


#Path 49
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$li088_li088.D[0] (dffsre at (35,21) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].C[0] (dffsre at (34,17))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (OPIN:198838 side:RIGHT (34,17))                                                                                                                                                                                            0.000     2.951
| (CHANY:1268241 L1 length:0 (34,17)->(34,17))                                                                                                                                                                                0.108     3.059
| (CHANX:812374 L1 length:0 (35,16)->(35,16))                                                                                                                                                                                 0.108     3.167
| (CHANY:1273146 L4 length:3 (35,17)->(35,20))                                                                                                                                                                                0.120     3.287
| (CHANX:823661 L4 length:3 (35,18)->(32,18))                                                                                                                                                                                 0.120     3.407
| (CHANX:823761 L1 length:0 (34,18)->(34,18))                                                                                                                                                                                 0.108     3.515
| (CHANY:1263534 L1 length:0 (33,19)->(33,19))                                                                                                                                                                                0.108     3.623
| (IPIN:218702 side:RIGHT (33,19))                                                                                                                                                                                            0.164     3.787
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.787
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[3] (RS_DSP2_MULT at (33,19))                        0.000     3.787
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.987
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[20] (RS_DSP2_MULT at (33,19))                       0.000     3.987
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.987
| (OPIN:218652 side:RIGHT (33,20))                                                                                                                                                                                            0.000     3.987
| (CHANY:1263592 L1 length:0 (33,20)->(33,20))                                                                                                                                                                                0.108     4.095
| (CHANX:835244 L4 length:3 (34,20)->(37,20))                                                                                                                                                                                 0.120     4.215
| (CHANY:1273378 L1 length:0 (35,21)->(35,21))                                                                                                                                                                                0.108     4.323
| (IPIN:240833 side:RIGHT (35,21))                                                                                                                                                                                            0.164     4.486
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.694
$abc$24103$new_new_n820__.in[4] (.names at (35,21))                                                                                                                                                                           0.000     4.694
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.070     4.764
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.764
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.913
| (OPIN:240798 side:RIGHT (35,21))                                                                                                                                                                                            0.000     4.913
| (CHANY:1273432 L4 length:3 (35,21)->(35,24))                                                                                                                                                                                0.120     5.033
| (IPIN:240848 side:RIGHT (35,21))                                                                                                                                                                                            0.164     5.196
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     5.404
$abc$24103$new_new_n823__.in[0] (.names at (35,21))                                                                                                                                                                          -0.000     5.404
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     5.684
$abc$24103$new_new_n823__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     5.684
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.047
$abc$11169$li087_li087.in[0] (.names at (35,21))                                                                                                                                                                              0.000     6.047
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     6.327
$abc$11169$li087_li087.out[0] (.names at (35,21))                                                                                                                                                                             0.000     6.327
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.327
$abc$11169$li088_li088.D[0] (dffsre at (35,21))                                                                                                                                                                               0.000     6.327
data arrival time                                                                                                                                                                                                                       6.327

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                            0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li088_li088.C[0] (dffsre at (35,21))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.327
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             2.508


#Path 50
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$li091_li091.D[0] (dffsre at (35,21) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].C[0] (dffsre at (34,17))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (OPIN:198838 side:RIGHT (34,17))                                                                                                                                                                                            0.000     2.951
| (CHANY:1268241 L1 length:0 (34,17)->(34,17))                                                                                                                                                                                0.108     3.059
| (CHANX:812374 L1 length:0 (35,16)->(35,16))                                                                                                                                                                                 0.108     3.167
| (CHANY:1273146 L4 length:3 (35,17)->(35,20))                                                                                                                                                                                0.120     3.287
| (CHANX:823661 L4 length:3 (35,18)->(32,18))                                                                                                                                                                                 0.120     3.407
| (CHANX:823761 L1 length:0 (34,18)->(34,18))                                                                                                                                                                                 0.108     3.515
| (CHANY:1263534 L1 length:0 (33,19)->(33,19))                                                                                                                                                                                0.108     3.623
| (IPIN:218702 side:RIGHT (33,19))                                                                                                                                                                                            0.164     3.787
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.787
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[3] (RS_DSP2_MULT at (33,19))                        0.000     3.787
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.987
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[20] (RS_DSP2_MULT at (33,19))                       0.000     3.987
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.987
| (OPIN:218652 side:RIGHT (33,20))                                                                                                                                                                                            0.000     3.987
| (CHANY:1263592 L1 length:0 (33,20)->(33,20))                                                                                                                                                                                0.108     4.095
| (CHANX:835244 L4 length:3 (34,20)->(37,20))                                                                                                                                                                                 0.120     4.215
| (CHANY:1273378 L1 length:0 (35,21)->(35,21))                                                                                                                                                                                0.108     4.323
| (IPIN:240833 side:RIGHT (35,21))                                                                                                                                                                                            0.164     4.486
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.694
$abc$24103$new_new_n820__.in[4] (.names at (35,21))                                                                                                                                                                           0.000     4.694
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.070     4.764
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.764
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.913
| (OPIN:240798 side:RIGHT (35,21))                                                                                                                                                                                            0.000     4.913
| (CHANY:1273432 L4 length:3 (35,21)->(35,24))                                                                                                                                                                                0.120     5.033
| (IPIN:240848 side:RIGHT (35,21))                                                                                                                                                                                            0.164     5.196
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     5.404
$abc$24103$new_new_n823__.in[0] (.names at (35,21))                                                                                                                                                                          -0.000     5.404
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     5.684
$abc$24103$new_new_n823__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     5.684
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.047
$abc$11169$li090_li090.in[3] (.names at (35,21))                                                                                                                                                                              0.000     6.047
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     6.327
$abc$11169$li090_li090.out[0] (.names at (35,21))                                                                                                                                                                             0.000     6.327
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.327
$abc$11169$li091_li091.D[0] (dffsre at (35,21))                                                                                                                                                                               0.000     6.327
data arrival time                                                                                                                                                                                                                       6.327

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                            0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li091_li091.C[0] (dffsre at (35,21))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.327
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             2.508


#Path 51
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li309_li309.D[0] (dffsre at (23,11) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.265
| (intra 'clb' routing)                                                                            0.052     4.317
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.317
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.367
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.367
| (intra 'clb' routing)                                                                            0.052     4.418
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.418
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.468
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.468
| (intra 'clb' routing)                                                                            0.248     4.717
| (OPIN:240318 side:RIGHT (29,21))                                                                 0.000     4.717
| (CHANY:1244057 L4 length:3 (29,21)->(29,18))                                                     0.120     4.837
| (CHANY:1243849 L4 length:3 (29,18)->(29,15))                                                     0.120     4.957
| (CHANX:800489 L1 length:0 (29,14)->(29,14))                                                      0.108     5.065
| (CHANY:1238697 L4 length:3 (28,14)->(28,11))                                                     0.120     5.185
| (CHANY:1238711 L1 length:0 (28,12)->(28,12))                                                     0.108     5.293
| (CHANX:783091 L4 length:3 (28,11)->(25,11))                                                      0.120     5.413
| (CHANY:1224162 L1 length:0 (25,12)->(25,12))                                                     0.108     5.521
| (CHANX:788565 L4 length:3 (25,12)->(22,12))                                                      0.120     5.641
| (CHANY:1209553 L1 length:0 (22,12)->(22,12))                                                     0.108     5.749
| (CHANX:782882 L1 length:0 (23,11)->(23,11))                                                      0.108     5.857
| (IPIN:138388 side:TOP (23,11))                                                                   0.164     6.020
| (intra 'clb' routing)                                                                            0.208     6.228
$abc$11169$li308_li308.in[0] (.names at (23,11))                                                   0.000     6.228
| (primitive '.names' combinational delay)                                                         0.070     6.298
$abc$11169$li308_li308.out[0] (.names at (23,11))                                                  0.000     6.298
| (intra 'clb' routing)                                                                            0.000     6.298
$abc$11169$li309_li309.D[0] (dffsre at (23,11))                                                    0.000     6.298
data arrival time                                                                                            6.298

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li309_li309.C[0] (dffsre at (23,11))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.298
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.537


#Path 52
Startpoint: u_gng_interp.addr[5].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[10] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[5].C[0] (dffsre at (34,17))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[5].Q[0] (dffsre at (34,17)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:198836 side:RIGHT (34,17))                                         0.000     2.951
| (CHANY:1268284 L4 length:3 (34,17)->(34,20))                             0.120     3.071
| (CHANX:829596 L4 length:3 (35,19)->(38,19))                              0.120     3.191
| (CHANY:1278178 L1 length:0 (36,20)->(36,20))                             0.108     3.299
| (CHANX:835454 L4 length:3 (37,20)->(40,20))                              0.120     3.419
| (CHANY:1292587 L4 length:3 (39,20)->(39,17))                             0.120     3.539
| (CHANX:823949 L4 length:3 (39,18)->(36,18))                              0.120     3.659
| (IPIN:219666 side:BOTTOM (36,19))                                        0.164     3.823
| (intra 'bram' routing)                                                   0.000     3.823
u_gng_interp.c2[0].ADDR_A1_i[10] (TDP36K at (36,19))                      -0.000     3.823
data arrival time                                                                    3.823

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.823
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.577


#Path 53
Startpoint: $abc$10667$lo011.Q[0] (dffsre at (40,17) clocked by clock0)
Endpoint  : $abc$11169$lo367.D[0] (dffsre at (35,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo011.C[0] (dffsre at (40,17))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo011.Q[0] (dffsre at (40,17)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:199314 side:RIGHT (40,17))                                         0.000     2.951
| (CHANY:1297428 L4 length:3 (40,17)->(40,20))                             0.120     3.071
| (CHANX:818457 L1 length:0 (40,17)->(40,17))                              0.108     3.179
| (IPIN:199331 side:TOP (40,17))                                           0.164     3.343
| (intra 'clb' routing)                                                    0.208     3.551
$abc$24103$new_new_n946__.in[1] (.names at (40,17))                        0.000     3.551
| (primitive '.names' combinational delay)                                 0.200     3.751
$abc$24103$new_new_n946__.out[0] (.names at (40,17))                       0.000     3.751
| (intra 'clb' routing)                                                    0.149     3.899
| (OPIN:199316 side:RIGHT (40,17))                                         0.000     3.899
| (CHANY:1297444 L4 length:3 (40,17)->(40,20))                             0.120     4.019
| (CHANX:818289 L4 length:3 (40,17)->(37,17))                              0.120     4.139
| (CHANY:1278078 L4 length:3 (36,18)->(36,21))                             0.120     4.259
| (CHANX:823731 L4 length:3 (36,18)->(33,18))                              0.120     4.379
| (CHANY:1268321 L1 length:0 (34,18)->(34,18))                             0.108     4.487
| (CHANX:818106 L1 length:0 (35,17)->(35,17))                              0.108     4.595
| (IPIN:198976 side:TOP (35,17))                                           0.164     4.759
| (intra 'clb' routing)                                                    0.208     4.967
$abc$11169$li367_li367.in[1] (.names at (35,17))                           0.000     4.967
| (primitive '.names' combinational delay)                                 0.120     5.087
$abc$11169$li367_li367.out[0] (.names at (35,17))                          0.000     5.087
| (intra 'clb' routing)                                                    0.149     5.236
| (OPIN:198942 side:TOP (35,17))                                           0.000     5.236
| (CHANX:817919 L4 length:3 (35,17)->(32,17))                              0.120     5.356
| (CHANY:1253768 L4 length:3 (31,18)->(31,21))                             0.120     5.476
| (CHANX:829354 L4 length:3 (32,19)->(35,19))                              0.120     5.596
| (IPIN:218948 side:TOP (35,19))                                           0.164     5.759
| (intra 'clb' routing)                                                    0.488     6.247
$abc$11169$lo367.D[0] (dffsre at (35,19))                                  0.000     6.247
data arrival time                                                                    6.247

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo367.C[0] (dffsre at (35,19))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -6.247
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.588


#Path 54
Startpoint: u_gng_interp.addr[6].Q[0] (dffsre at (35,19) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[11] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[6].C[0] (dffsre at (35,19))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[6].Q[0] (dffsre at (35,19)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:218932 side:RIGHT (35,19))                                         0.000     2.951
| (CHANY:1273288 L4 length:3 (35,19)->(35,22))                             0.120     3.071
| (CHANX:835103 L4 length:3 (35,20)->(32,20))                              0.120     3.191
| (CHANX:835051 L1 length:0 (32,20)->(32,20))                              0.108     3.299
| (CHANY:1253707 L4 length:3 (31,20)->(31,17))                             0.120     3.419
| (CHANX:823373 L4 length:3 (31,18)->(28,18))                              0.120     3.539
| (CHANX:823473 L1 length:0 (30,18)->(30,18))                              0.108     3.647
| (IPIN:218109 side:BOTTOM (30,19))                                        0.164     3.811
| (intra 'bram' routing)                                                   0.000     3.811
u_gng_interp.c0[1].ADDR_A1_i[11] (TDP36K at (30,19))                       0.000     3.811
data arrival time                                                                    3.811

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.811
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.589


#Path 55
Startpoint: u_gng_interp.addr[5].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[10] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[5].C[0] (dffsre at (34,17))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[5].Q[0] (dffsre at (34,17)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:198836 side:RIGHT (34,17))                                         0.000     2.951
| (CHANY:1268236 L1 length:0 (34,17)->(34,17))                             0.108     3.059
| (CHANX:818023 L1 length:0 (34,17)->(34,17))                              0.108     3.167
| (CHANY:1263211 L4 length:3 (33,17)->(33,14))                             0.120     3.287
| (CHANX:806345 L4 length:3 (33,15)->(30,15))                              0.120     3.407
| (CHANY:1243922 L4 length:3 (29,16)->(29,19))                             0.120     3.527
| (CHANX:823470 L1 length:0 (30,18)->(30,18))                              0.108     3.635
| (IPIN:218108 side:BOTTOM (30,19))                                        0.164     3.799
| (intra 'bram' routing)                                                   0.000     3.799
u_gng_interp.c0[1].ADDR_A1_i[10] (TDP36K at (30,19))                       0.000     3.799
data arrival time                                                                    3.799

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.799
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.601


#Path 56
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[12] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[7].C[0] (dffsre at (35,18))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[7].Q[0] (dffsre at (35,18)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:206121 side:RIGHT (35,18))                                         0.000     2.951
| (CHANY:1272981 L4 length:3 (35,18)->(35,15))                             0.120     3.071
| (CHANX:812434 L1 length:0 (36,16)->(36,16))                              0.108     3.179
| (CHANY:1278018 L4 length:3 (36,17)->(36,20))                             0.120     3.299
| (CHANX:835329 L1 length:0 (36,20)->(36,20))                              0.108     3.407
| (CHANY:1273157 L4 length:3 (35,20)->(35,17))                             0.120     3.527
| (CHANX:823906 L1 length:0 (36,18)->(36,18))                              0.108     3.635
| (IPIN:219668 side:BOTTOM (36,19))                                        0.164     3.799
| (intra 'bram' routing)                                                   0.000     3.799
u_gng_interp.c2[0].ADDR_A1_i[12] (TDP36K at (36,19))                      -0.000     3.799
data arrival time                                                                    3.799

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.799
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.601


#Path 57
Startpoint: u_gng_interp.addr[2].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[7] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[2].C[0] (dffsre at (35,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[2].Q[0] (dffsre at (35,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:206114 side:RIGHT (35,18))                                        0.000     2.951
| (CHANY:1272997 L4 length:3 (35,18)->(35,15))                            0.120     3.071
| (CHANX:806473 L4 length:3 (35,15)->(32,15))                             0.120     3.191
| (CHANX:806257 L4 length:3 (32,15)->(29,15))                             0.120     3.311
| (CHANY:1248766 L4 length:3 (30,16)->(30,19))                            0.120     3.431
| (CHANY:1248978 L4 length:3 (30,19)->(30,22))                            0.120     3.551
| (IPIN:218177 side:RIGHT (30,21))                                        0.164     3.715
| (intra 'bram' routing)                                                  0.000     3.715
u_gng_interp.c0[1].ADDR_A2_i[7] (TDP36K at (30,19))                       0.000     3.715
data arrival time                                                                   3.715

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.715
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.684


#Path 58
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[12] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[7].C[0] (dffsre at (35,18))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[7].Q[0] (dffsre at (35,18)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:206121 side:RIGHT (35,18))                                         0.000     2.951
| (CHANY:1273214 L4 length:3 (35,18)->(35,21))                             0.120     3.071
| (CHANX:823647 L4 length:3 (35,18)->(32,18))                              0.120     3.191
| (CHANY:1253844 L4 length:3 (31,19)->(31,22))                             0.120     3.311
| (CHANX:846255 L4 length:3 (31,22)->(28,22))                              0.120     3.431
| (CHANY:1248987 L4 length:3 (30,22)->(30,19))                             0.120     3.551
| (IPIN:218182 side:RIGHT (30,21))                                         0.164     3.715
| (intra 'bram' routing)                                                   0.000     3.715
u_gng_interp.c0[1].ADDR_A2_i[12] (TDP36K at (30,19))                       0.000     3.715
data arrival time                                                                    3.715

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.715
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.685


#Path 59
Startpoint: u_gng_interp.addr[3].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[8] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[3].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[3].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:205996 side:RIGHT (34,18))                                        0.000     2.951
| (CHANY:1268356 L4 length:3 (34,18)->(34,21))                            0.120     3.071
| (CHANX:835033 L4 length:3 (34,20)->(31,20))                             0.120     3.191
| (CHANX:835055 L1 length:0 (32,20)->(32,20))                             0.108     3.299
| (CHANY:1253703 L4 length:3 (31,20)->(31,17))                            0.120     3.419
| (CHANX:823361 L4 length:3 (31,18)->(28,18))                             0.120     3.539
| (IPIN:218106 side:BOTTOM (30,19))                                       0.164     3.703
| (intra 'bram' routing)                                                  0.000     3.703
u_gng_interp.c0[1].ADDR_A1_i[8] (TDP36K at (30,19))                       0.000     3.703
data arrival time                                                                   3.703

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.703
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.697


#Path 60
Startpoint: u_gng_interp.addr[0].Q[0] (dffsre at (37,19) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[5] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[0].C[0] (dffsre at (37,19))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[0].Q[0] (dffsre at (37,19)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:219864 side:RIGHT (37,19))                                        0.000     2.951
| (CHANY:1282781 L4 length:3 (37,19)->(37,16))                            0.120     3.071
| (CHANX:824048 L1 length:0 (38,18)->(38,18))                             0.108     3.179
| (CHANY:1287860 L4 length:3 (38,19)->(38,22))                            0.120     3.299
| (CHANX:846755 L4 length:3 (38,22)->(35,22))                             0.120     3.419
| (CHANY:1278137 L4 length:3 (36,22)->(36,19))                            0.120     3.539
| (IPIN:219637 side:RIGHT (36,19))                                        0.164     3.703
| (intra 'bram' routing)                                                  0.000     3.703
u_gng_interp.c2[0].ADDR_A1_i[5] (TDP36K at (36,19))                       0.000     3.703
data arrival time                                                                   3.703

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.703
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.697


#Path 61
Startpoint: u_gng_interp.addr[1].Q[0] (dffsre at (32,16) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[6] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[1].C[0] (dffsre at (32,16))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[1].Q[0] (dffsre at (32,16)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:189428 side:RIGHT (32,16))                                        0.000     2.951
| (CHANY:1258265 L4 length:3 (32,16)->(32,13))                            0.120     3.071
| (CHANX:806516 L1 length:0 (33,15)->(33,15))                             0.108     3.179
| (CHANY:1263344 L4 length:3 (33,16)->(33,19))                            0.120     3.299
| (CHANX:829223 L4 length:3 (33,19)->(30,19))                             0.120     3.419
| (CHANY:1249050 L4 length:3 (30,20)->(30,23))                            0.120     3.539
| (IPIN:218176 side:RIGHT (30,21))                                        0.164     3.703
| (intra 'bram' routing)                                                  0.000     3.703
u_gng_interp.c0[1].ADDR_A2_i[6] (TDP36K at (30,19))                       0.000     3.703
data arrival time                                                                   3.703

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.703
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.697


#Path 62
Startpoint: u_gng_interp.addr[2].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[7] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[2].C[0] (dffsre at (35,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[2].Q[0] (dffsre at (35,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:206114 side:RIGHT (35,18))                                        0.000     2.951
| (CHANY:1272997 L4 length:3 (35,18)->(35,15))                            0.120     3.071
| (CHANX:817917 L4 length:3 (35,17)->(32,17))                             0.120     3.191
| (CHANX:817693 L4 length:3 (32,17)->(29,17))                             0.120     3.311
| (CHANY:1248874 L1 length:0 (30,18)->(30,18))                            0.108     3.419
| (CHANX:823465 L1 length:0 (30,18)->(30,18))                             0.108     3.527
| (IPIN:218105 side:BOTTOM (30,19))                                       0.164     3.691
| (intra 'bram' routing)                                                  0.000     3.691
u_gng_interp.c0[1].ADDR_A1_i[7] (TDP36K at (30,19))                       0.000     3.691
data arrival time                                                                   3.691

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.691
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.708


#Path 63
Startpoint: u_gng_interp.addr[3].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[8] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[3].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[3].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:205996 side:RIGHT (34,18))                                        0.000     2.951
| (CHANY:1268356 L4 length:3 (34,18)->(34,21))                            0.120     3.071
| (CHANX:823868 L4 length:3 (35,18)->(38,18))                             0.120     3.191
| (CHANY:1273161 L1 length:0 (35,18)->(35,18))                            0.108     3.299
| (CHANX:818158 L1 length:0 (36,17)->(36,17))                             0.108     3.407
| (CHANY:1278090 L4 length:3 (36,18)->(36,21))                            0.120     3.527
| (IPIN:219736 side:RIGHT (36,21))                                        0.164     3.691
| (intra 'bram' routing)                                                  0.000     3.691
u_gng_interp.c2[0].ADDR_A2_i[8] (TDP36K at (36,19))                       0.000     3.691
data arrival time                                                                   3.691

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.691
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.709


#Path 64
Startpoint: u_gng_interp.addr[6].Q[0] (dffsre at (35,19) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[11] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[6].C[0] (dffsre at (35,19))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[6].Q[0] (dffsre at (35,19)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:218932 side:RIGHT (35,19))                                         0.000     2.951
| (CHANY:1273240 L1 length:0 (35,19)->(35,19))                             0.108     3.059
| (CHANX:829543 L1 length:0 (35,19)->(35,19))                              0.108     3.167
| (CHANY:1268215 L4 length:3 (34,19)->(34,16))                             0.120     3.287
| (CHANX:817865 L4 length:3 (34,17)->(31,17))                              0.120     3.407
| (CHANY:1248926 L4 length:3 (30,18)->(30,21))                             0.120     3.527
| (IPIN:218181 side:RIGHT (30,21))                                         0.164     3.691
| (intra 'bram' routing)                                                   0.000     3.691
u_gng_interp.c0[1].ADDR_A2_i[11] (TDP36K at (30,19))                       0.000     3.691
data arrival time                                                                    3.691

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.691
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.709


#Path 65
Startpoint: u_gng_interp.addr[1].Q[0] (dffsre at (32,16) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[6] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[1].C[0] (dffsre at (32,16))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[1].Q[0] (dffsre at (32,16)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:189428 side:RIGHT (32,16))                                        0.000     2.951
| (CHANY:1258265 L4 length:3 (32,16)->(32,13))                            0.120     3.071
| (CHANX:806516 L1 length:0 (33,15)->(33,15))                             0.108     3.179
| (CHANY:1263344 L4 length:3 (33,16)->(33,19))                            0.120     3.299
| (CHANX:823776 L4 length:3 (34,18)->(37,18))                             0.120     3.419
| (CHANX:823894 L1 length:0 (36,18)->(36,18))                             0.108     3.527
| (IPIN:219662 side:BOTTOM (36,19))                                       0.164     3.691
| (intra 'bram' routing)                                                  0.000     3.691
u_gng_interp.c2[0].ADDR_A1_i[6] (TDP36K at (36,19))                       0.000     3.691
data arrival time                                                                   3.691

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.691
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.709


#Path 66
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li307_li307.D[0] (dffsre at (23,11) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].sumout[0] (adder_carry at (29,21))                       0.000     4.265
| (intra 'clb' routing)                                                                            0.248     4.513
| (OPIN:240317 side:RIGHT (29,21))                                                                 0.000     4.513
| (CHANY:1244270 L4 length:3 (29,21)->(29,24))                                                     0.120     4.633
| (CHANX:840387 L4 length:3 (29,21)->(26,21))                                                      0.120     4.753
| (CHANY:1239195 L4 length:3 (28,21)->(28,18))                                                     0.120     4.873
| (CHANY:1238983 L4 length:3 (28,18)->(28,15))                                                     0.120     4.993
| (CHANX:805987 L4 length:3 (28,15)->(25,15))                                                      0.120     5.113
| (CHANY:1219339 L4 length:3 (24,15)->(24,12))                                                     0.120     5.233
| (CHANX:782951 L1 length:0 (24,11)->(24,11))                                                      0.108     5.341
| (CHANY:1214187 L4 length:3 (23,11)->(23,8))                                                      0.120     5.461
| (IPIN:138414 side:RIGHT (23,11))                                                                 0.164     5.625
| (intra 'clb' routing)                                                                            0.208     5.833
$abc$11169$li306_li306.in[1] (.names at (23,11))                                                   0.000     5.833
| (primitive '.names' combinational delay)                                                         0.220     6.053
$abc$11169$li306_li306.out[0] (.names at (23,11))                                                  0.000     6.053
| (intra 'clb' routing)                                                                            0.000     6.053
$abc$11169$li307_li307.D[0] (dffsre at (23,11))                                                    0.000     6.053
data arrival time                                                                                            6.053

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li307_li307.C[0] (dffsre at (23,11))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.053
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.782


#Path 67
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li305_li305.D[0] (dffsre at (23,11) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.052     4.215
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.215
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.265
$auto$alumacc.cc:485:replace_alu$952.C[5].sumout[0] (adder_carry at (29,21))                       0.000     4.265
| (intra 'clb' routing)                                                                            0.248     4.513
| (OPIN:240317 side:RIGHT (29,21))                                                                 0.000     4.513
| (CHANY:1244270 L4 length:3 (29,21)->(29,24))                                                     0.120     4.633
| (CHANX:840387 L4 length:3 (29,21)->(26,21))                                                      0.120     4.753
| (CHANY:1239195 L4 length:3 (28,21)->(28,18))                                                     0.120     4.873
| (CHANY:1238983 L4 length:3 (28,18)->(28,15))                                                     0.120     4.993
| (CHANX:805987 L4 length:3 (28,15)->(25,15))                                                      0.120     5.113
| (CHANY:1219339 L4 length:3 (24,15)->(24,12))                                                     0.120     5.233
| (CHANX:782951 L1 length:0 (24,11)->(24,11))                                                      0.108     5.341
| (CHANY:1214187 L4 length:3 (23,11)->(23,8))                                                      0.120     5.461
| (IPIN:138414 side:RIGHT (23,11))                                                                 0.164     5.625
| (intra 'clb' routing)                                                                            0.208     5.833
$abc$11169$li304_li304.in[0] (.names at (23,11))                                                   0.000     5.833
| (primitive '.names' combinational delay)                                                         0.220     6.053
$abc$11169$li304_li304.out[0] (.names at (23,11))                                                  0.000     6.053
| (intra 'clb' routing)                                                                            0.000     6.053
$abc$11169$li305_li305.D[0] (dffsre at (23,11))                                                    0.000     6.053
data arrival time                                                                                            6.053

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li305_li305.C[0] (dffsre at (23,11))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.053
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.782


#Path 68
Startpoint: u_gng_interp.addr[4].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[9] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[4].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[4].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:206001 side:RIGHT (34,18))                                        0.000     2.951
| (CHANY:1268354 L4 length:3 (34,18)->(34,21))                            0.120     3.071
| (CHANY:1268426 L4 length:3 (34,19)->(34,22))                            0.120     3.191
| (CHANX:841038 L4 length:3 (35,21)->(38,21))                             0.120     3.311
| (CHANY:1278089 L4 length:3 (36,21)->(36,18))                            0.120     3.431
| (IPIN:219737 side:RIGHT (36,21))                                        0.164     3.595
| (intra 'bram' routing)                                                  0.000     3.595
u_gng_interp.c2[0].ADDR_A2_i[9] (TDP36K at (36,19))                       0.000     3.595
data arrival time                                                                   3.595

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.595
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.805


#Path 69
Startpoint: u_gng_interp.addr[5].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[10] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[5].C[0] (dffsre at (34,17))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[5].Q[0] (dffsre at (34,17)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:198836 side:RIGHT (34,17))                                         0.000     2.951
| (CHANY:1268284 L4 length:3 (34,17)->(34,20))                             0.120     3.071
| (CHANX:817857 L4 length:3 (34,17)->(31,17))                              0.120     3.191
| (CHANY:1248918 L4 length:3 (30,18)->(30,21))                             0.120     3.311
| (CHANY:1249072 L4 length:3 (30,20)->(30,23))                             0.120     3.431
| (IPIN:218180 side:RIGHT (30,21))                                         0.164     3.595
| (intra 'bram' routing)                                                   0.000     3.595
u_gng_interp.c0[1].ADDR_A2_i[10] (TDP36K at (30,19))                       0.000     3.595
data arrival time                                                                    3.595

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.595
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.805


#Path 70
Startpoint: u_gng_interp.addr[4].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[9] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[4].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[4].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:206001 side:RIGHT (34,18))                                        0.000     2.951
| (CHANY:1268354 L4 length:3 (34,18)->(34,21))                            0.120     3.071
| (CHANX:835314 L4 length:3 (35,20)->(38,20))                             0.120     3.191
| (CHANY:1273155 L4 length:3 (35,20)->(35,17))                            0.120     3.311
| (CHANX:823900 L1 length:0 (36,18)->(36,18))                             0.108     3.419
| (IPIN:219665 side:BOTTOM (36,19))                                       0.164     3.583
| (intra 'bram' routing)                                                  0.000     3.583
u_gng_interp.c2[0].ADDR_A1_i[9] (TDP36K at (36,19))                       0.000     3.583
data arrival time                                                                   3.583

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.583
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.817


#Path 71
Startpoint: u_gng_interp.addr[5].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[10] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[5].C[0] (dffsre at (34,17))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[5].Q[0] (dffsre at (34,17)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:198836 side:RIGHT (34,17))                                         0.000     2.951
| (CHANY:1268284 L4 length:3 (34,17)->(34,20))                             0.120     3.071
| (CHANX:829596 L4 length:3 (35,19)->(38,19))                              0.120     3.191
| (CHANX:829616 L1 length:0 (36,19)->(36,19))                              0.108     3.299
| (CHANY:1278224 L4 length:3 (36,20)->(36,23))                             0.120     3.419
| (IPIN:219738 side:RIGHT (36,21))                                         0.164     3.583
| (intra 'bram' routing)                                                   0.000     3.583
u_gng_interp.c2[0].ADDR_A2_i[10] (TDP36K at (36,19))                       0.000     3.583
data arrival time                                                                    3.583

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.583
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.817


#Path 72
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[12] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[7].C[0] (dffsre at (35,18))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[7].Q[0] (dffsre at (35,18)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:206121 side:RIGHT (35,18))                                         0.000     2.951
| (CHANY:1273214 L4 length:3 (35,18)->(35,21))                             0.120     3.071
| (CHANX:829373 L4 length:3 (35,19)->(32,19))                              0.120     3.191
| (CHANY:1253805 L1 length:0 (31,19)->(31,19))                             0.108     3.299
| (CHANX:823365 L4 length:3 (31,18)->(28,18))                              0.120     3.419
| (IPIN:218110 side:BOTTOM (30,19))                                        0.164     3.583
| (intra 'bram' routing)                                                   0.000     3.583
u_gng_interp.c0[1].ADDR_A1_i[12] (TDP36K at (30,19))                       0.000     3.583
data arrival time                                                                    3.583

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.583
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.817


#Path 73
Startpoint: u_gng_interp.addr[4].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[9] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[4].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[4].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:206001 side:RIGHT (34,18))                                        0.000     2.951
| (CHANY:1268354 L4 length:3 (34,18)->(34,21))                            0.120     3.071
| (CHANX:823575 L4 length:3 (34,18)->(31,18))                             0.120     3.191
| (CHANX:823433 L4 length:3 (32,18)->(29,18))                             0.120     3.311
| (IPIN:218107 side:BOTTOM (30,19))                                       0.164     3.475
| (intra 'bram' routing)                                                  0.000     3.475
u_gng_interp.c0[1].ADDR_A1_i[9] (TDP36K at (30,19))                       0.000     3.475
data arrival time                                                                   3.475

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.475
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.925


#Path 74
Startpoint: u_gng_interp.addr[4].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[9] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[4].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[4].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:206001 side:RIGHT (34,18))                                        0.000     2.951
| (CHANY:1268354 L4 length:3 (34,18)->(34,21))                            0.120     3.071
| (CHANX:835027 L4 length:3 (34,20)->(31,20))                             0.120     3.191
| (CHANY:1249132 L4 length:3 (30,21)->(30,24))                            0.120     3.311
| (IPIN:218179 side:RIGHT (30,21))                                        0.164     3.475
| (intra 'bram' routing)                                                  0.000     3.475
u_gng_interp.c0[1].ADDR_A2_i[9] (TDP36K at (30,19))                       0.000     3.475
data arrival time                                                                   3.475

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.475
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.925


#Path 75
Startpoint: u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19) clocked by clock0)
Endpoint  : $abc$11169$li303_li303.D[0] (dffsre at (23,11) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[1].C[0] (dffsre at (29,19))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[1].Q[0] (dffsre at (29,19)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:217369 side:TOP (29,19))                                                                   0.000     2.951
| (CHANX:829156 L4 length:3 (29,19)->(32,19))                                                      0.120     3.071
| (CHANY:1244204 L4 length:3 (29,20)->(29,23))                                                     0.120     3.191
| (CHANX:840551 L1 length:0 (29,21)->(29,21))                                                      0.108     3.299
| (IPIN:240328 side:TOP (29,21))                                                                   0.164     3.463
| (intra 'clb' routing)                                                                            0.448     3.911
$auto$alumacc.cc:485:replace_alu$952.C[2].g[0] (adder_carry at (29,21))                            0.000     3.911
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.961
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.961
| (intra 'clb' routing)                                                                            0.052     4.012
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     4.012
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.062
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     4.062
| (intra 'clb' routing)                                                                            0.052     4.114
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     4.114
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.164
$auto$alumacc.cc:485:replace_alu$952.C[4].sumout[0] (adder_carry at (29,21))                       0.000     4.164
| (intra 'clb' routing)                                                                            0.248     4.412
| (OPIN:240307 side:TOP (29,21))                                                                   0.000     4.412
| (CHANX:840389 L4 length:3 (29,21)->(26,21))                                                      0.120     4.532
| (CHANY:1224902 L4 length:3 (25,22)->(25,25))                                                     0.120     4.652
| (CHANX:845823 L4 length:3 (25,22)->(22,22))                                                      0.120     4.772
| (CHANY:1219827 L4 length:3 (24,22)->(24,19))                                                     0.120     4.892
| (CHANY:1219615 L4 length:3 (24,19)->(24,16))                                                     0.120     5.012
| (CHANY:1219411 L4 length:3 (24,16)->(24,13))                                                     0.120     5.132
| (CHANX:788675 L1 length:0 (24,12)->(24,12))                                                      0.108     5.240
| (CHANY:1214259 L4 length:3 (23,12)->(23,9))                                                      0.120     5.360
| (CHANX:782895 L1 length:0 (23,11)->(23,11))                                                      0.108     5.468
| (IPIN:138394 side:TOP (23,11))                                                                   0.164     5.632
| (intra 'clb' routing)                                                                            0.208     5.840
$abc$11169$li302_li302.in[0] (.names at (23,11))                                                   0.000     5.840
| (primitive '.names' combinational delay)                                                         0.070     5.910
$abc$11169$li302_li302.out[0] (.names at (23,11))                                                  0.000     5.910
| (intra 'clb' routing)                                                                            0.000     5.910
$abc$11169$li303_li303.D[0] (dffsre at (23,11))                                                    0.000     5.910
data arrival time                                                                                            5.910

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li303_li303.C[0] (dffsre at (23,11))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -5.910
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.926


#Path 76
Startpoint: u_gng_interp.addr[3].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[8] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[3].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[3].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:205996 side:RIGHT (34,18))                                        0.000     2.951
| (CHANY:1268309 L1 length:0 (34,18)->(34,18))                            0.108     3.059
| (CHANX:817861 L4 length:3 (34,17)->(31,17))                             0.120     3.179
| (CHANY:1248922 L4 length:3 (30,18)->(30,21))                            0.120     3.299
| (IPIN:218178 side:RIGHT (30,21))                                        0.164     3.463
| (intra 'bram' routing)                                                  0.000     3.463
u_gng_interp.c0[1].ADDR_A2_i[8] (TDP36K at (30,19))                       0.000     3.463
data arrival time                                                                   3.463

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.463
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.937


#Path 77
Startpoint: u_gng_interp.addr[1].Q[0] (dffsre at (32,16) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[6] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[1].C[0] (dffsre at (32,16))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[1].Q[0] (dffsre at (32,16)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:189428 side:RIGHT (32,16))                                        0.000     2.951
| (CHANY:1258492 L4 length:3 (32,16)->(32,19))                            0.120     3.071
| (CHANX:823441 L4 length:3 (32,18)->(29,18))                             0.120     3.191
| (CHANX:823463 L1 length:0 (30,18)->(30,18))                             0.108     3.299
| (IPIN:218104 side:BOTTOM (30,19))                                       0.164     3.463
| (intra 'bram' routing)                                                  0.000     3.463
u_gng_interp.c0[1].ADDR_A1_i[6] (TDP36K at (30,19))                       0.000     3.463
data arrival time                                                                   3.463

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.463
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.937


#Path 78
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[12] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[7].C[0] (dffsre at (35,18))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[7].Q[0] (dffsre at (35,18)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:206121 side:RIGHT (35,18))                                         0.000     2.951
| (CHANY:1273196 L4 length:3 (35,18)->(35,21))                             0.120     3.071
| (CHANX:835332 L1 length:0 (36,20)->(36,20))                              0.108     3.179
| (CHANY:1278304 L4 length:3 (36,21)->(36,24))                             0.120     3.299
| (IPIN:219740 side:RIGHT (36,21))                                         0.164     3.463
| (intra 'bram' routing)                                                   0.000     3.463
u_gng_interp.c2[0].ADDR_A2_i[12] (TDP36K at (36,19))                       0.000     3.463
data arrival time                                                                    3.463

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.463
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.937


#Path 79
Startpoint: u_gng_interp.addr[6].Q[0] (dffsre at (35,19) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[11] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[6].C[0] (dffsre at (35,19))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[6].Q[0] (dffsre at (35,19)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:218932 side:RIGHT (35,19))                                         0.000     2.951
| (CHANY:1273241 L1 length:0 (35,19)->(35,19))                             0.108     3.059
| (CHANX:823890 L1 length:0 (36,18)->(36,18))                              0.108     3.167
| (CHANY:1278154 L4 length:3 (36,19)->(36,22))                             0.120     3.287
| (IPIN:219739 side:RIGHT (36,21))                                         0.164     3.451
| (intra 'bram' routing)                                                   0.000     3.451
u_gng_interp.c2[0].ADDR_A2_i[11] (TDP36K at (36,19))                       0.000     3.451
data arrival time                                                                    3.451

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.451
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.949


#Path 80
Startpoint: u_gng_interp.addr[0].Q[0] (dffsre at (37,19) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[5] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[0].C[0] (dffsre at (37,19))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[0].Q[0] (dffsre at (37,19)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:219864 side:RIGHT (37,19))                                        0.000     2.951
| (CHANY:1282996 L4 length:3 (37,19)->(37,22))                            0.120     3.071
| (CHANX:835427 L1 length:0 (37,20)->(37,20))                             0.108     3.179
| (CHANY:1278260 L1 length:0 (36,21)->(36,21))                            0.108     3.287
| (IPIN:219733 side:RIGHT (36,21))                                        0.164     3.451
| (intra 'bram' routing)                                                  0.000     3.451
u_gng_interp.c2[0].ADDR_A2_i[5] (TDP36K at (36,19))                       0.000     3.451
data arrival time                                                                   3.451

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.451
-----------------------------------------------------------------------------------------
slack (MET)                                                                         2.949


#Path 81
Startpoint: $abc$10667$lo044.Q[0] (dffsre at (40,17) clocked by clock0)
Endpoint  : $abc$11169$lo363.D[0] (dffsre at (34,20) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo044.C[0] (dffsre at (40,17))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo044.Q[0] (dffsre at (40,17)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:199307 side:TOP (40,17))                                           0.000     2.951
| (CHANX:818277 L4 length:3 (40,17)->(37,17))                              0.120     3.071
| (CHANY:1287491 L4 length:3 (38,17)->(38,14))                             0.120     3.191
| (CHANY:1287533 L1 length:0 (38,15)->(38,15))                             0.108     3.299
| (CHANX:800977 L4 length:3 (38,14)->(35,14))                              0.120     3.419
| (IPIN:174283 side:TOP (38,14))                                           0.164     3.583
| (intra 'clb' routing)                                                    0.208     3.791
$abc$24103$new_new_n938__.in[3] (.names at (38,14))                        0.000     3.791
| (primitive '.names' combinational delay)                                 0.160     3.951
$abc$24103$new_new_n938__.out[0] (.names at (38,14))                       0.000     3.951
| (intra 'clb' routing)                                                    0.363     4.313
$abc$11169$li363_li363.in[1] (.names at (38,14))                           0.000     4.313
| (primitive '.names' combinational delay)                                 0.280     4.593
$abc$11169$li363_li363.out[0] (.names at (38,14))                          0.000     4.593
| (intra 'clb' routing)                                                    0.149     4.742
| (OPIN:174244 side:TOP (38,14))                                           0.000     4.742
| (CHANX:800963 L4 length:3 (38,14)->(35,14))                              0.120     4.862
| (CHANY:1268132 L4 length:3 (34,15)->(34,18))                             0.120     4.982
| (CHANY:1268340 L4 length:3 (34,18)->(34,21))                             0.120     5.102
| (CHANX:835201 L1 length:0 (34,20)->(34,20))                              0.108     5.210
| (IPIN:233535 side:TOP (34,20))                                           0.164     5.374
| (intra 'clb' routing)                                                    0.488     5.862
$abc$11169$lo363.D[0] (dffsre at (34,20))                                  0.000     5.862
data arrival time                                                                    5.862

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo363.C[0] (dffsre at (34,20))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.862
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.974


#Path 82
Startpoint: $abc$10667$lo175.Q[0] (dffsre at (38,18) clocked by clock0)
Endpoint  : $abc$11169$lo357.D[0] (dffsre at (37,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo175.C[0] (dffsre at (38,18))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo175.Q[0] (dffsre at (38,18)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:206355 side:RIGHT (38,18))                                         0.000     2.951
| (CHANY:1287794 L4 length:3 (38,18)->(38,21))                             0.120     3.071
| (CHANX:835315 L4 length:3 (38,20)->(35,20))                              0.120     3.191
| (CHANY:1273159 L4 length:3 (35,20)->(35,17))                             0.120     3.311
| (CHANX:818119 L1 length:0 (35,17)->(35,17))                              0.108     3.419
| (IPIN:198982 side:TOP (35,17))                                           0.164     3.583
| (intra 'clb' routing)                                                    0.208     3.791
$abc$24103$new_new_n926__.in[2] (.names at (35,17))                        0.000     3.791
| (primitive '.names' combinational delay)                                 0.260     4.051
$abc$24103$new_new_n926__.out[0] (.names at (35,17))                       0.000     4.051
| (intra 'clb' routing)                                                    0.363     4.413
$abc$11169$li357_li357.in[1] (.names at (35,17))                           0.000     4.413
| (primitive '.names' combinational delay)                                 0.220     4.633
$abc$11169$li357_li357.out[0] (.names at (35,17))                          0.000     4.633
| (intra 'clb' routing)                                                    0.149     4.782
| (OPIN:198949 side:TOP (35,17))                                           0.000     4.782
| (CHANX:818148 L4 length:3 (35,17)->(38,17))                              0.120     4.902
| (CHANX:818168 L1 length:0 (36,17)->(36,17))                              0.108     5.010
| (CHANY:1278080 L4 length:3 (36,18)->(36,21))                             0.120     5.130
| (CHANX:829678 L1 length:0 (37,19)->(37,19))                              0.108     5.238
| (IPIN:219892 side:TOP (37,19))                                           0.164     5.402
| (intra 'clb' routing)                                                    0.428     5.830
$abc$11169$lo357.D[0] (dffsre at (37,19))                                  0.000     5.830
data arrival time                                                                    5.830

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo357.C[0] (dffsre at (37,19))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.830
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.006


#Path 83
Startpoint: u_gng_interp.addr[3].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[8] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[3].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[3].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:205996 side:RIGHT (34,18))                                        0.000     2.951
| (CHANY:1268356 L4 length:3 (34,18)->(34,21))                            0.120     3.071
| (CHANX:823868 L4 length:3 (35,18)->(38,18))                             0.120     3.191
| (IPIN:219664 side:BOTTOM (36,19))                                       0.164     3.355
| (intra 'bram' routing)                                                  0.000     3.355
u_gng_interp.c2[0].ADDR_A1_i[8] (TDP36K at (36,19))                       0.000     3.355
data arrival time                                                                   3.355

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.355
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.045


#Path 84
Startpoint: u_gng_interp.addr[2].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[7] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing:global net)                                        0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[2].C[0] (dffsre at (35,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[2].Q[0] (dffsre at (35,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (OPIN:206114 side:RIGHT (35,18))                                        0.000     2.951
| (CHANY:1273164 L1 length:0 (35,18)->(35,18))                            0.108     3.059
| (CHANX:823944 L4 length:3 (36,18)->(39,18))                             0.120     3.179
| (IPIN:219663 side:BOTTOM (36,19))                                       0.164     3.343
| (intra 'bram' routing)                                                  0.000     3.343
u_gng_interp.c2[0].ADDR_A1_i[7] (TDP36K at (36,19))                       0.000     3.343
data arrival time                                                                   3.343

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing:global net)                                        0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.343
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.056


#Path 85
Startpoint: u_gng_interp.addr[6].Q[0] (dffsre at (35,19) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[11] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[6].C[0] (dffsre at (35,19))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[6].Q[0] (dffsre at (35,19)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:218932 side:RIGHT (35,19))                                         0.000     2.951
| (CHANY:1273085 L4 length:3 (35,19)->(35,16))                             0.120     3.071
| (CHANX:823904 L1 length:0 (36,18)->(36,18))                              0.108     3.179
| (IPIN:219667 side:BOTTOM (36,19))                                        0.164     3.343
| (intra 'bram' routing)                                                   0.000     3.343
u_gng_interp.c2[0].ADDR_A1_i[11] (TDP36K at (36,19))                       0.000     3.343
data arrival time                                                                    3.343

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.343
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.057


#Path 86
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$li082_li082.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].C[0] (dffsre at (34,17))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (OPIN:198838 side:RIGHT (34,17))                                                                                                                                                                                            0.000     2.951
| (CHANY:1268241 L1 length:0 (34,17)->(34,17))                                                                                                                                                                                0.108     3.059
| (CHANX:812374 L1 length:0 (35,16)->(35,16))                                                                                                                                                                                 0.108     3.167
| (CHANY:1273146 L4 length:3 (35,17)->(35,20))                                                                                                                                                                                0.120     3.287
| (CHANX:823661 L4 length:3 (35,18)->(32,18))                                                                                                                                                                                 0.120     3.407
| (CHANX:823761 L1 length:0 (34,18)->(34,18))                                                                                                                                                                                 0.108     3.515
| (CHANY:1263534 L1 length:0 (33,19)->(33,19))                                                                                                                                                                                0.108     3.623
| (IPIN:218702 side:RIGHT (33,19))                                                                                                                                                                                            0.164     3.787
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.787
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[3] (RS_DSP2_MULT at (33,19))                        0.000     3.787
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.987
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[20] (RS_DSP2_MULT at (33,19))                       0.000     3.987
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.987
| (OPIN:218652 side:RIGHT (33,20))                                                                                                                                                                                            0.000     3.987
| (CHANY:1263592 L1 length:0 (33,20)->(33,20))                                                                                                                                                                                0.108     4.095
| (CHANX:835244 L4 length:3 (34,20)->(37,20))                                                                                                                                                                                 0.120     4.215
| (CHANY:1273378 L1 length:0 (35,21)->(35,21))                                                                                                                                                                                0.108     4.323
| (IPIN:240833 side:RIGHT (35,21))                                                                                                                                                                                            0.164     4.486
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.694
$abc$24103$new_new_n820__.in[4] (.names at (35,21))                                                                                                                                                                           0.000     4.694
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.070     4.764
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.764
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.913
| (OPIN:240798 side:RIGHT (35,21))                                                                                                                                                                                            0.000     4.913
| (CHANY:1273432 L4 length:3 (35,21)->(35,24))                                                                                                                                                                                0.120     5.033
| (CHANX:846551 L4 length:3 (35,22)->(32,22))                                                                                                                                                                                 0.120     5.153
| (IPIN:249567 side:TOP (35,22))                                                                                                                                                                                              0.164     5.316
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     5.524
$abc$11169$li081_li081.in[0] (.names at (35,22))                                                                                                                                                                             -0.000     5.524
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.694
$abc$11169$li081_li081.out[0] (.names at (35,22))                                                                                                                                                                             0.000     5.694
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     5.694
$abc$11169$li082_li082.D[0] (dffsre at (35,22))                                                                                                                                                                               0.000     5.694
data arrival time                                                                                                                                                                                                                       5.694

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                            0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li082_li082.C[0] (dffsre at (35,22))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -5.694
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             3.141


#Path 87
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$li085_li085.D[0] (dffsre at (35,21) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing:global net)                                                                                                                                                                                            0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].C[0] (dffsre at (34,17))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[3].Q[0] (dffsre at (34,17)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (OPIN:198838 side:RIGHT (34,17))                                                                                                                                                                                            0.000     2.951
| (CHANY:1268241 L1 length:0 (34,17)->(34,17))                                                                                                                                                                                0.108     3.059
| (CHANX:812374 L1 length:0 (35,16)->(35,16))                                                                                                                                                                                 0.108     3.167
| (CHANY:1273146 L4 length:3 (35,17)->(35,20))                                                                                                                                                                                0.120     3.287
| (CHANX:823661 L4 length:3 (35,18)->(32,18))                                                                                                                                                                                 0.120     3.407
| (CHANX:823761 L1 length:0 (34,18)->(34,18))                                                                                                                                                                                 0.108     3.515
| (CHANY:1263534 L1 length:0 (33,19)->(33,19))                                                                                                                                                                                0.108     3.623
| (IPIN:218702 side:RIGHT (33,19))                                                                                                                                                                                            0.164     3.787
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.787
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[3] (RS_DSP2_MULT at (33,19))                        0.000     3.787
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.987
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[20] (RS_DSP2_MULT at (33,19))                       0.000     3.987
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.987
| (OPIN:218652 side:RIGHT (33,20))                                                                                                                                                                                            0.000     3.987
| (CHANY:1263592 L1 length:0 (33,20)->(33,20))                                                                                                                                                                                0.108     4.095
| (CHANX:835244 L4 length:3 (34,20)->(37,20))                                                                                                                                                                                 0.120     4.215
| (CHANY:1273378 L1 length:0 (35,21)->(35,21))                                                                                                                                                                                0.108     4.323
| (IPIN:240833 side:RIGHT (35,21))                                                                                                                                                                                            0.164     4.486
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.694
$abc$24103$new_new_n820__.in[4] (.names at (35,21))                                                                                                                                                                           0.000     4.694
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.070     4.764
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.764
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.913
| (OPIN:240798 side:RIGHT (35,21))                                                                                                                                                                                            0.000     4.913
| (CHANY:1273432 L4 length:3 (35,21)->(35,24))                                                                                                                                                                                0.120     5.033
| (IPIN:240848 side:RIGHT (35,21))                                                                                                                                                                                            0.164     5.196
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     5.404
$abc$11169$li084_li084.in[3] (.names at (35,21))                                                                                                                                                                             -0.000     5.404
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     5.684
$abc$11169$li084_li084.out[0] (.names at (35,21))                                                                                                                                                                             0.000     5.684
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     5.684
$abc$11169$li085_li085.D[0] (dffsre at (35,21))                                                                                                                                                                               0.000     5.684
data arrival time                                                                                                                                                                                                                       5.684

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                            0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li085_li085.C[0] (dffsre at (35,21))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -5.684
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             3.151


#Path 88
Startpoint: $abc$10667$lo155.Q[0] (dffsre at (38,15) clocked by clock0)
Endpoint  : $abc$11169$lo376.D[0] (dffsre at (35,18) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo155.C[0] (dffsre at (38,15))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo155.Q[0] (dffsre at (38,15)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:181420 side:RIGHT (38,15))                                         0.000     2.951
| (CHANY:1287536 L1 length:0 (38,15)->(38,15))                             0.108     3.059
| (CHANX:806980 L4 length:3 (39,15)->(42,15))                              0.120     3.179
| (CHANY:1292229 L4 length:3 (39,15)->(39,12))                             0.120     3.299
| (CHANX:801272 L1 length:0 (40,14)->(40,14))                              0.108     3.407
| (IPIN:174405 side:TOP (40,14))                                           0.164     3.571
| (intra 'clb' routing)                                                    0.208     3.779
$abc$24103$new_new_n994__.in[3] (.names at (40,14))                        0.000     3.779
| (primitive '.names' combinational delay)                                 0.160     3.939
$abc$24103$new_new_n994__.out[0] (.names at (40,14))                       0.000     3.939
| (intra 'clb' routing)                                                    0.149     4.087
| (OPIN:174378 side:RIGHT (40,14))                                         0.000     4.087
| (CHANY:1297025 L4 length:3 (40,14)->(40,11))                             0.120     4.207
| (IPIN:174428 side:RIGHT (40,14))                                         0.164     4.371
| (intra 'clb' routing)                                                    0.208     4.579
$abc$24103$new_new_n995__.in[0] (.names at (40,14))                       -0.000     4.579
| (primitive '.names' combinational delay)                                 0.070     4.649
$abc$24103$new_new_n995__.out[0] (.names at (40,14))                       0.000     4.649
| (intra 'clb' routing)                                                    0.149     4.798
| (OPIN:174372 side:TOP (40,14))                                           0.000     4.798
| (CHANX:801111 L4 length:3 (40,14)->(37,14))                              0.120     4.918
| (CHANY:1277856 L4 length:3 (36,15)->(36,18))                             0.120     5.038
| (CHANX:823719 L4 length:3 (36,18)->(33,18))                              0.120     5.158
| (IPIN:206138 side:TOP (35,18))                                           0.164     5.321
| (intra 'clb' routing)                                                    0.208     5.529
$abc$11169$li376_li376.in[2] (.names at (35,18))                           0.000     5.529
| (primitive '.names' combinational delay)                                 0.120     5.649
$abc$11169$li376_li376.out[0] (.names at (35,18))                          0.000     5.649
| (intra 'clb' routing)                                                    0.000     5.649
$abc$11169$lo376.D[0] (dffsre at (35,18))                                  0.000     5.649
data arrival time                                                                    5.649

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo376.C[0] (dffsre at (35,18))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.649
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.186


#Path 89
Startpoint: $abc$10667$lo099.Q[0] (dffsre at (38,13) clocked by clock0)
Endpoint  : $abc$11169$lo377.D[0] (dffsre at (34,20) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo099.C[0] (dffsre at (38,13))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo099.Q[0] (dffsre at (38,13)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:160352 side:TOP (38,13))                                           0.000     2.951
| (CHANX:795458 L4 length:3 (38,13)->(41,13))                              0.120     3.071
| (CHANY:1287219 L4 length:3 (38,13)->(38,10))                             0.120     3.191
| (IPIN:160410 side:RIGHT (38,13))                                         0.164     3.355
| (intra 'clb' routing)                                                    0.208     3.563
$abc$24103$new_new_n999__.in[0] (.names at (38,13))                        0.000     3.563
| (primitive '.names' combinational delay)                                 0.110     3.673
$abc$24103$new_new_n999__.out[0] (.names at (38,13))                       0.000     3.673
| (intra 'clb' routing)                                                    0.149     3.821
| (OPIN:160364 side:RIGHT (38,13))                                         0.000     3.821
| (CHANY:1287436 L4 length:3 (38,13)->(38,16))                             0.120     3.941
| (CHANY:1287586 L4 length:3 (38,15)->(38,18))                             0.120     4.061
| (CHANX:823873 L4 length:3 (38,18)->(35,18))                              0.120     4.181
| (IPIN:206381 side:TOP (38,18))                                           0.164     4.345
| (intra 'clb' routing)                                                    0.208     4.553
$abc$11169$li377_li377.in[2] (.names at (38,18))                           0.000     4.553
| (primitive '.names' combinational delay)                                 0.120     4.673
$abc$11169$li377_li377.out[0] (.names at (38,18))                          0.000     4.673
| (intra 'clb' routing)                                                    0.149     4.822
| (OPIN:206349 side:TOP (38,18))                                           0.000     4.822
| (CHANX:823849 L4 length:3 (38,18)->(35,18))                              0.120     4.942
| (CHANY:1268410 L4 length:3 (34,19)->(34,22))                             0.120     5.062
| (CHANX:835193 L1 length:0 (34,20)->(34,20))                              0.108     5.170
| (IPIN:233531 side:TOP (34,20))                                           0.164     5.333
| (intra 'clb' routing)                                                    0.278     5.611
$abc$11169$lo377.D[0] (dffsre at (34,20))                                  0.000     5.611
data arrival time                                                                    5.611

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo377.C[0] (dffsre at (34,20))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.611
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.224


#Path 90
Startpoint: $abc$10667$lo072.Q[0] (dffsre at (38,18) clocked by clock0)
Endpoint  : $abc$11169$lo358.D[0] (dffsre at (34,20) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo072.C[0] (dffsre at (38,18))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo072.Q[0] (dffsre at (38,18)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:206344 side:TOP (38,18))                                           0.000     2.951
| (CHANX:823863 L4 length:3 (38,18)->(35,18))                              0.120     3.071
| (CHANY:1277861 L4 length:3 (36,18)->(36,15))                             0.120     3.191
| (CHANX:801114 L4 length:3 (37,14)->(40,14))                              0.120     3.311
| (IPIN:174280 side:TOP (38,14))                                           0.164     3.475
| (intra 'clb' routing)                                                    0.208     3.683
$abc$24103$new_new_n928__.in[4] (.names at (38,14))                        0.000     3.683
| (primitive '.names' combinational delay)                                 0.260     3.943
$abc$24103$new_new_n928__.out[0] (.names at (38,14))                       0.000     3.943
| (intra 'clb' routing)                                                    0.363     4.305
$abc$11169$li358_li358.in[1] (.names at (38,14))                           0.000     4.305
| (primitive '.names' combinational delay)                                 0.170     4.475
$abc$11169$li358_li358.out[0] (.names at (38,14))                          0.000     4.475
| (intra 'clb' routing)                                                    0.149     4.624
| (OPIN:174245 side:TOP (38,14))                                           0.000     4.624
| (CHANX:800965 L4 length:3 (38,14)->(35,14))                              0.120     4.744
| (CHANY:1268134 L4 length:3 (34,15)->(34,18))                             0.120     4.864
| (CHANY:1268272 L4 length:3 (34,17)->(34,20))                             0.120     4.984
| (IPIN:233555 side:RIGHT (34,20))                                         0.164     5.148
| (intra 'clb' routing)                                                    0.428     5.576
$abc$11169$lo358.D[0] (dffsre at (34,20))                                  0.000     5.576
data arrival time                                                                    5.576

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo358.C[0] (dffsre at (34,20))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.576
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.260


#Path 91
Startpoint: $abc$10667$lo146.Q[0] (dffsre at (35,17) clocked by clock0)
Endpoint  : $abc$11169$lo356.D[0] (dffsre at (32,16) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo146.C[0] (dffsre at (35,17))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo146.Q[0] (dffsre at (35,17)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:198947 side:TOP (35,17))                                           0.000     2.951
| (CHANX:818132 L4 length:3 (35,17)->(38,17))                              0.120     3.071
| (CHANY:1277771 L4 length:3 (36,17)->(36,14))                             0.120     3.191
| (CHANX:806717 L1 length:0 (36,15)->(36,15))                              0.108     3.299
| (CHANY:1272789 L4 length:3 (35,15)->(35,12))                             0.120     3.419
| (IPIN:181212 side:RIGHT (35,15))                                         0.164     3.583
| (intra 'clb' routing)                                                    0.208     3.791
$abc$24103$new_new_n924__.in[5] (.names at (35,15))                        0.000     3.791
| (primitive '.names' combinational delay)                                 0.200     3.991
$abc$24103$new_new_n924__.out[0] (.names at (35,15))                       0.000     3.991
| (intra 'clb' routing)                                                    0.363     4.353
$abc$11169$li356_li356.in[1] (.names at (35,15))                           0.000     4.353
| (primitive '.names' combinational delay)                                 0.170     4.523
$abc$11169$li356_li356.out[0] (.names at (35,15))                          0.000     4.523
| (intra 'clb' routing)                                                    0.149     4.672
| (OPIN:181176 side:RIGHT (35,15))                                         0.000     4.672
| (CHANY:1272781 L4 length:3 (35,15)->(35,12))                             0.120     4.792
| (CHANX:795023 L4 length:3 (35,13)->(32,13))                              0.120     4.912
| (CHANY:1258338 L4 length:3 (32,14)->(32,17))                             0.120     5.032
| (IPIN:189476 side:RIGHT (32,16))                                         0.164     5.196
| (intra 'clb' routing)                                                    0.328     5.524
$abc$11169$lo356.D[0] (dffsre at (32,16))                                  0.000     5.524
data arrival time                                                                    5.524

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo356.C[0] (dffsre at (32,16))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.524
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.312


#Path 92
Startpoint: $abc$10667$lo158.Q[0] (dffsre at (38,13) clocked by clock0)
Endpoint  : $abc$11169$auto$blifparse.cc:362:parse_blif$11462.q[0].D[0] (sh_dff at (37,18) clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                     0.000     0.000
| (intra 'io' routing)                                                                                0.099     0.099
| (inter-block routing:global net)                                                                    0.000     0.099
| (intra 'clb' routing)                                                                               2.000     2.099
$abc$10667$lo158.C[0] (dffsre at (38,13))                                                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                        0.709     2.809
$abc$10667$lo158.Q[0] (dffsre at (38,13)) [clock-to-output]                                           0.000     2.809
| (intra 'clb' routing)                                                                               0.142     2.951
| (OPIN:160355 side:TOP (38,13))                                                                      0.000     2.951
| (CHANX:795416 L1 length:0 (38,13)->(38,13))                                                         0.108     3.059
| (CHANY:1287512 L4 length:3 (38,14)->(38,17))                                                        0.120     3.179
| (CHANX:818147 L4 length:3 (38,17)->(35,17))                                                         0.120     3.299
| (CHANY:1282886 L1 length:0 (37,18)->(37,18))                                                        0.108     3.407
| (CHANX:823961 L1 length:0 (37,18)->(37,18))                                                         0.108     3.515
| (IPIN:206249 side:TOP (37,18))                                                                      0.164     3.679
| (intra 'clb' routing)                                                                               0.208     3.887
$abc$24103$new_new_n894__.in[2] (.names at (37,18))                                                   0.000     3.887
| (primitive '.names' combinational delay)                                                            0.110     3.997
$abc$24103$new_new_n894__.out[0] (.names at (37,18))                                                  0.000     3.997
| (intra 'clb' routing)                                                                               0.363     4.359
$abc$11169$li292_li292.in[1] (.names at (37,18))                                                      0.000     4.359
| (primitive '.names' combinational delay)                                                            0.170     4.529
$abc$11169$li292_li292.out[0] (.names at (37,18))                                                     0.000     4.529
| (intra 'clb' routing)                                                                               0.149     4.678
| (OPIN:206241 side:RIGHT (37,18))                                                                    0.000     4.678
| (CHANY:1282899 L1 length:0 (37,18)->(37,18))                                                        0.108     4.786
| (CHANX:818067 L4 length:3 (37,17)->(34,17))                                                         0.120     4.906
| (CHANY:1268358 L4 length:3 (34,18)->(34,21))                                                        0.120     5.026
| (CHANX:823874 L4 length:3 (35,18)->(38,18))                                                         0.120     5.146
| (IPIN:206269 side:TOP (37,18))                                                                      0.164     5.310
| (intra 'clb' routing)                                                                               0.200     5.510
$abc$11169$auto$blifparse.cc:362:parse_blif$11462.q[0].D[0] (sh_dff at (37,18))                       0.000     5.510
data arrival time                                                                                               5.510

clock clock0 (rise edge)                                                                              6.800     6.800
clock source latency                                                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                     0.000     6.800
| (intra 'io' routing)                                                                                0.099     6.899
| (inter-block routing:global net)                                                                    0.000     6.899
| (intra 'clb' routing)                                                                               2.000     8.899
$abc$11169$auto$blifparse.cc:362:parse_blif$11462.q[0].C[0] (sh_dff at (37,18))                       0.000     8.899
clock uncertainty                                                                                     0.000     8.899
cell setup time                                                                                      -0.063     8.836
data required time                                                                                              8.836
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              8.836
data arrival time                                                                                              -5.510
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     3.326


#Path 93
Startpoint: rstn.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10667$lo008.D[0] (dffsre at (37,14) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    1.000     1.000
rstn.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                  0.099     1.099
| (OPIN:2624 side:TOP (7,0))                                            0.000     1.099
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                              0.120     1.219
| (CHANY:1145550 L4 length:0 (9,1)->(9,1))                              0.120     1.339
| (CHANX:724461 L4 length:3 (9,1)->(6,1))                               0.120     1.459
| (CHANY:1130941 L4 length:0 (6,1)->(6,1))                              0.120     1.579
| (CHANX:718814 L4 length:3 (7,0)->(10,0))                              0.120     1.699
| (CHANX:719034 L4 length:3 (10,0)->(13,0))                             0.120     1.819
| (CHANX:719188 L4 length:3 (12,0)->(15,0))                             0.120     1.939
| (CHANY:1169868 L4 length:3 (14,1)->(14,4))                            0.120     2.059
| (CHANY:1170144 L4 length:3 (14,4)->(14,7))                            0.120     2.179
| (CHANY:1170360 L4 length:3 (14,7)->(14,10))                           0.120     2.299
| (CHANX:770904 L4 length:3 (15,9)->(18,9))                             0.120     2.419
| (CHANX:771120 L4 length:3 (18,9)->(21,9))                             0.120     2.539
| (CHANX:771336 L4 length:3 (21,9)->(24,9))                             0.120     2.659
| (CHANX:771552 L4 length:3 (24,9)->(27,9))                             0.120     2.779
| (CHANX:771768 L4 length:3 (27,9)->(30,9))                             0.120     2.899
| (CHANY:1243476 L4 length:3 (29,10)->(29,13))                          0.120     3.019
| (CHANX:789156 L4 length:3 (30,12)->(33,12))                           0.120     3.139
| (CHANX:789372 L4 length:3 (33,12)->(36,12))                           0.120     3.259
| (CHANX:789588 L4 length:3 (36,12)->(39,12))                           0.120     3.379
| (CHANX:789804 L4 length:3 (39,12)->(42,12))                           0.120     3.499
| (CHANY:1302012 L4 length:3 (41,13)->(41,16))                          0.120     3.619
| (IPIN:190725 side:RIGHT (41,16))                                      0.164     3.783
| (intra 'clb' routing)                                                 0.208     3.991
$abc$10667$li008_li008.in[0] (.names at (41,16))                        0.000     3.991
| (primitive '.names' combinational delay)                              0.120     4.111
$abc$10667$li008_li008.out[0] (.names at (41,16))                       0.000     4.111
| (intra 'clb' routing)                                                 0.149     4.260
| (OPIN:190666 side:TOP (41,16))                                        0.000     4.260
| (CHANX:812639 L4 length:3 (41,16)->(38,16))                           0.120     4.380
| (CHANX:812657 L1 length:0 (39,16)->(39,16))                           0.108     4.488
| (CHANY:1287441 L4 length:3 (38,16)->(38,13))                          0.120     4.608
| (CHANX:795409 L1 length:0 (38,13)->(38,13))                           0.108     4.716
| (CHANY:1282594 L1 length:0 (37,14)->(37,14))                          0.108     4.824
| (CHANX:801061 L1 length:0 (37,14)->(37,14))                           0.108     4.932
| (IPIN:174149 side:TOP (37,14))                                        0.164     5.095
| (intra 'clb' routing)                                                 0.278     5.373
$abc$10667$lo008.D[0] (dffsre at (37,14))                               0.000     5.373
data arrival time                                                                 5.373

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing:global net)                                      0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$10667$lo008.C[0] (dffsre at (37,14))                               0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -5.373
---------------------------------------------------------------------------------------
slack (MET)                                                                       3.462


#Path 94
Startpoint: rstn.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10667$lo129.D[0] (dffsre at (40,14) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    1.000     1.000
rstn.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                  0.099     1.099
| (OPIN:2624 side:TOP (7,0))                                            0.000     1.099
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                              0.120     1.219
| (CHANY:1145550 L4 length:0 (9,1)->(9,1))                              0.120     1.339
| (CHANX:724461 L4 length:3 (9,1)->(6,1))                               0.120     1.459
| (CHANY:1130941 L4 length:0 (6,1)->(6,1))                              0.120     1.579
| (CHANX:718814 L4 length:3 (7,0)->(10,0))                              0.120     1.699
| (CHANX:719034 L4 length:3 (10,0)->(13,0))                             0.120     1.819
| (CHANX:719188 L4 length:3 (12,0)->(15,0))                             0.120     1.939
| (CHANY:1169868 L4 length:3 (14,1)->(14,4))                            0.120     2.059
| (CHANY:1170144 L4 length:3 (14,4)->(14,7))                            0.120     2.179
| (CHANY:1170360 L4 length:3 (14,7)->(14,10))                           0.120     2.299
| (CHANX:770904 L4 length:3 (15,9)->(18,9))                             0.120     2.419
| (CHANX:771120 L4 length:3 (18,9)->(21,9))                             0.120     2.539
| (CHANX:771336 L4 length:3 (21,9)->(24,9))                             0.120     2.659
| (CHANX:771552 L4 length:3 (24,9)->(27,9))                             0.120     2.779
| (CHANX:771768 L4 length:3 (27,9)->(30,9))                             0.120     2.899
| (CHANY:1243476 L4 length:3 (29,10)->(29,13))                          0.120     3.019
| (CHANX:789156 L4 length:3 (30,12)->(33,12))                           0.120     3.139
| (CHANY:1258272 L4 length:3 (32,13)->(32,16))                          0.120     3.259
| (CHANY:1258414 L4 length:3 (32,15)->(32,18))                          0.120     3.379
| (CHANX:817986 L4 length:3 (33,17)->(36,17))                           0.120     3.499
| (IPIN:198979 side:TOP (35,17))                                        0.164     3.663
| (intra 'clb' routing)                                                 0.208     3.871
$abc$10667$li129_li129.in[1] (.names at (35,17))                        0.000     3.871
| (primitive '.names' combinational delay)                              0.220     4.091
$abc$10667$li129_li129.out[0] (.names at (35,17))                       0.000     4.091
| (intra 'clb' routing)                                                 0.149     4.240
| (OPIN:198945 side:TOP (35,17))                                        0.000     4.240
| (CHANX:818140 L4 length:3 (35,17)->(38,17))                           0.120     4.360
| (CHANY:1287507 L4 length:3 (38,17)->(38,14))                          0.120     4.480
| (CHANX:801258 L4 length:3 (39,14)->(42,14))                           0.120     4.600
| (CHANX:801338 L4 length:3 (40,14)->(43,14))                           0.120     4.720
| (IPIN:174391 side:TOP (40,14))                                        0.164     4.883
| (intra 'clb' routing)                                                 0.488     5.371
$abc$10667$lo129.D[0] (dffsre at (40,14))                               0.000     5.371
data arrival time                                                                 5.371

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing:global net)                                      0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$10667$lo129.C[0] (dffsre at (40,14))                               0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -5.371
---------------------------------------------------------------------------------------
slack (MET)                                                                       3.464


#Path 95
Startpoint: $abc$10667$lo057.Q[0] (dffsre at (40,15) clocked by clock0)
Endpoint  : $abc$11169$lo368.D[0] (dffsre at (35,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo057.C[0] (dffsre at (40,15))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo057.Q[0] (dffsre at (40,15)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:181524 side:TOP (40,15))                                           0.000     2.951
| (CHANX:806819 L4 length:3 (40,15)->(37,15))                              0.120     3.071
| (CHANY:1282675 L1 length:0 (37,15)->(37,15))                             0.108     3.179
| (CHANX:801140 L1 length:0 (38,14)->(38,14))                              0.108     3.287
| (IPIN:174273 side:TOP (38,14))                                           0.164     3.451
| (intra 'clb' routing)                                                    0.208     3.659
$abc$24103$new_new_n948__.in[3] (.names at (38,14))                        0.000     3.659
| (primitive '.names' combinational delay)                                 0.110     3.769
$abc$24103$new_new_n948__.out[0] (.names at (38,14))                       0.000     3.769
| (intra 'clb' routing)                                                    0.363     4.131
$abc$11169$li368_li368.in[1] (.names at (38,14))                           0.000     4.131
| (primitive '.names' combinational delay)                                 0.170     4.301
$abc$11169$li368_li368.out[0] (.names at (38,14))                          0.000     4.301
| (intra 'clb' routing)                                                    0.149     4.450
| (OPIN:174254 side:RIGHT (38,14))                                         0.000     4.450
| (CHANY:1287488 L4 length:3 (38,14)->(38,17))                             0.120     4.570
| (CHANX:818123 L4 length:3 (38,17)->(35,17))                              0.120     4.690
| (CHANY:1268336 L4 length:3 (34,18)->(34,21))                             0.120     4.810
| (CHANX:829534 L1 length:0 (35,19)->(35,19))                              0.108     4.918
| (IPIN:218942 side:TOP (35,19))                                           0.164     5.082
| (intra 'clb' routing)                                                    0.278     5.360
$abc$11169$lo368.D[0] (dffsre at (35,19))                                  0.000     5.360
data arrival time                                                                    5.360

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo368.C[0] (dffsre at (35,19))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.360
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.476


#Path 96
Startpoint: u_gng_interp.u_gng_smul_16_18.a_reg[3].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$lo354.D[0] (dffsre at (29,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                                                                                                                           0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                      2.000     2.099
u_gng_interp.u_gng_smul_16_18.a_reg[3].C[0] (dffsre at (34,17))                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                               0.709     2.809
u_gng_interp.u_gng_smul_16_18.a_reg[3].Q[0] (dffsre at (34,17)) [clock-to-output]                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                      0.142     2.951
| (OPIN:198832 side:RIGHT (34,17))                                                                                                                                                                           0.000     2.951
| (CHANY:1268276 L4 length:3 (34,17)->(34,20))                                                                                                                                                               0.120     3.071
| (CHANX:823559 L4 length:3 (34,18)->(31,18))                                                                                                                                                                0.120     3.191
| (CHANY:1248968 L4 length:3 (30,19)->(30,22))                                                                                                                                                               0.120     3.311
| (CHANY:1249078 L1 length:0 (30,21)->(30,21))                                                                                                                                                               0.108     3.419
| (CHANX:840758 L4 length:3 (31,21)->(34,21))                                                                                                                                                                0.120     3.539
| (CHANY:1263750 L1 length:0 (33,22)->(33,22))                                                                                                                                                               0.108     3.647
| (IPIN:249324 side:RIGHT (33,22))                                                                                                                                                                           0.164     3.811
| (intra 'dsp' routing)                                                                                                                                                                                      0.000     3.811
$techmap938$flatten\u_gng_interp.\u_gng_smul_16_18.$verific$mult_9$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v:60$891.Y[0].b[3] (RS_DSP2_MULT at (33,22))                        0.000     3.811
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                             0.200     4.011
$techmap938$flatten\u_gng_interp.\u_gng_smul_16_18.$verific$mult_9$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v:60$891.Y[0].z[31] (RS_DSP2_MULT at (33,22))                       0.000     4.011
| (intra 'dsp' routing)                                                                                                                                                                                      0.000     4.011
| (OPIN:249291 side:RIGHT (33,24))                                                                                                                                                                           0.000     4.011
| (CHANY:1263719 L4 length:3 (33,24)->(33,21))                                                                                                                                                               0.120     4.131
| (CHANX:840847 L1 length:0 (33,21)->(33,21))                                                                                                                                                                0.108     4.239
| (CHANY:1258639 L4 length:3 (32,21)->(32,18))                                                                                                                                                               0.120     4.359
| (CHANX:834891 L4 length:3 (32,20)->(29,20))                                                                                                                                                                0.120     4.479
| (CHANY:1239420 L4 length:3 (28,21)->(28,24))                                                                                                                                                               0.120     4.599
| (CHANX:846286 L1 length:0 (29,22)->(29,22))                                                                                                                                                                0.108     4.707
| (IPIN:248824 side:TOP (29,22))                                                                                                                                                                             0.164     4.870
| (intra 'clb' routing)                                                                                                                                                                                      0.488     5.358
$abc$11169$lo354.D[0] (dffsre at (29,22))                                                                                                                                                                    0.000     5.358
data arrival time                                                                                                                                                                                                      5.358

clock clock0 (rise edge)                                                                                                                                                                                     6.800     6.800
clock source latency                                                                                                                                                                                         0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                            0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                       0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                           0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                      2.000     8.899
$abc$11169$lo354.C[0] (dffsre at (29,22))                                                                                                                                                                    0.000     8.899
clock uncertainty                                                                                                                                                                                            0.000     8.899
cell setup time                                                                                                                                                                                             -0.063     8.836
data required time                                                                                                                                                                                                     8.836
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                     8.836
data arrival time                                                                                                                                                                                                     -5.358
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                            3.477


#Path 97
Startpoint: u_gng_interp.u_gng_smul_16_18.a_reg[3].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$lo355.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                       0.099     0.099
| (inter-block routing:global net)                                                                                                                                                                           0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                      2.000     2.099
u_gng_interp.u_gng_smul_16_18.a_reg[3].C[0] (dffsre at (34,17))                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                               0.709     2.809
u_gng_interp.u_gng_smul_16_18.a_reg[3].Q[0] (dffsre at (34,17)) [clock-to-output]                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                      0.142     2.951
| (OPIN:198832 side:RIGHT (34,17))                                                                                                                                                                           0.000     2.951
| (CHANY:1268276 L4 length:3 (34,17)->(34,20))                                                                                                                                                               0.120     3.071
| (CHANX:823559 L4 length:3 (34,18)->(31,18))                                                                                                                                                                0.120     3.191
| (CHANY:1248968 L4 length:3 (30,19)->(30,22))                                                                                                                                                               0.120     3.311
| (CHANY:1249078 L1 length:0 (30,21)->(30,21))                                                                                                                                                               0.108     3.419
| (CHANX:840758 L4 length:3 (31,21)->(34,21))                                                                                                                                                                0.120     3.539
| (CHANY:1263750 L1 length:0 (33,22)->(33,22))                                                                                                                                                               0.108     3.647
| (IPIN:249324 side:RIGHT (33,22))                                                                                                                                                                           0.164     3.811
| (intra 'dsp' routing)                                                                                                                                                                                      0.000     3.811
$techmap938$flatten\u_gng_interp.\u_gng_smul_16_18.$verific$mult_9$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v:60$891.Y[0].b[3] (RS_DSP2_MULT at (33,22))                        0.000     3.811
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                             0.200     4.011
$techmap938$flatten\u_gng_interp.\u_gng_smul_16_18.$verific$mult_9$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18.v:60$891.Y[0].z[32] (RS_DSP2_MULT at (33,22))                       0.000     4.011
| (intra 'dsp' routing)                                                                                                                                                                                      0.000     4.011
| (OPIN:249292 side:RIGHT (33,24))                                                                                                                                                                           0.000     4.011
| (CHANY:1263721 L4 length:3 (33,24)->(33,21))                                                                                                                                                               0.120     4.131
| (CHANX:840853 L1 length:0 (33,21)->(33,21))                                                                                                                                                                0.108     4.239
| (CHANY:1258633 L4 length:3 (32,21)->(32,18))                                                                                                                                                               0.120     4.359
| (CHANX:834873 L4 length:3 (32,20)->(29,20))                                                                                                                                                                0.120     4.479
| (CHANX:834719 L4 length:3 (30,20)->(27,20))                                                                                                                                                                0.120     4.599
| (CHANY:1229672 L4 length:3 (26,21)->(26,24))                                                                                                                                                               0.120     4.719
| (IPIN:240112 side:RIGHT (26,21))                                                                                                                                                                           0.164     4.882
| (intra 'clb' routing)                                                                                                                                                                                      0.428     5.310
$abc$11169$lo355.D[0] (dffsre at (26,21))                                                                                                                                                                    0.000     5.310
data arrival time                                                                                                                                                                                                      5.310

clock clock0 (rise edge)                                                                                                                                                                                     6.800     6.800
clock source latency                                                                                                                                                                                         0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                            0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                       0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                           0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                      2.000     8.899
$abc$11169$lo355.C[0] (dffsre at (26,21))                                                                                                                                                                    0.000     8.899
clock uncertainty                                                                                                                                                                                            0.000     8.899
cell setup time                                                                                                                                                                                             -0.063     8.836
data required time                                                                                                                                                                                                     8.836
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                     8.836
data arrival time                                                                                                                                                                                                     -5.310
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                            3.525


#Path 98
Startpoint: $abc$11169$lo303.Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : data_out[14].D[0] (dffsre at (23,13) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing:global net)                                         0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$11169$lo303.C[0] (dffsre at (23,11))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$11169$lo303.Q[0] (dffsre at (23,11)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (OPIN:138362 side:TOP (23,11))                                           0.000     2.951
| (CHANX:782878 L1 length:0 (23,11)->(23,11))                              0.108     3.059
| (CHANY:1214478 L4 length:3 (23,12)->(23,15))                             0.120     3.179
| (CHANX:788631 L1 length:0 (23,12)->(23,12))                              0.108     3.287
| (IPIN:145560 side:TOP (23,12))                                           0.164     3.451
| (intra 'clb' routing)                                                    0.208     3.659
$abc$24103$new_new_n872__.in[5] (.names at (23,12))                        0.000     3.659
| (primitive '.names' combinational delay)                                 0.160     3.819
$abc$24103$new_new_n872__.out[0] (.names at (23,12))                       0.000     3.819
| (intra 'clb' routing)                                                    0.363     4.181
$abc$24103$new_new_n879__.in[0] (.names at (23,12))                        0.000     4.181
| (primitive '.names' combinational delay)                                 0.260     4.441
$abc$24103$new_new_n879__.out[0] (.names at (23,12))                       0.000     4.441
| (intra 'clb' routing)                                                    0.149     4.590
| (OPIN:145540 side:RIGHT (23,12))                                         0.000     4.590
| (CHANY:1214460 L4 length:3 (23,12)->(23,15))                             0.120     4.710
| (IPIN:156231 side:RIGHT (23,13))                                         0.164     4.873
| (intra 'clb' routing)                                                    0.208     5.081
$abc$11169$li282_li282.in[4] (.names at (23,13))                           0.000     5.081
| (primitive '.names' combinational delay)                                 0.200     5.281
$abc$11169$li282_li282.out[0] (.names at (23,13))                          0.000     5.281
| (intra 'clb' routing)                                                    0.000     5.281
data_out[14].D[0] (dffsre at (23,13))                                      0.000     5.281
data arrival time                                                                    5.281

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
data_out[14].C[0] (dffsre at (23,13))                                      0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.281
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.554


#Path 99
Startpoint: rstn.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10667$lo113.D[0] (dffsre at (37,14) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    1.000     1.000
rstn.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                  0.099     1.099
| (OPIN:2624 side:TOP (7,0))                                            0.000     1.099
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                              0.120     1.219
| (CHANY:1145550 L4 length:0 (9,1)->(9,1))                              0.120     1.339
| (CHANX:724461 L4 length:3 (9,1)->(6,1))                               0.120     1.459
| (CHANY:1130941 L4 length:0 (6,1)->(6,1))                              0.120     1.579
| (CHANX:718814 L4 length:3 (7,0)->(10,0))                              0.120     1.699
| (CHANX:719034 L4 length:3 (10,0)->(13,0))                             0.120     1.819
| (CHANX:719188 L4 length:3 (12,0)->(15,0))                             0.120     1.939
| (CHANY:1169868 L4 length:3 (14,1)->(14,4))                            0.120     2.059
| (CHANY:1170144 L4 length:3 (14,4)->(14,7))                            0.120     2.179
| (CHANY:1170360 L4 length:3 (14,7)->(14,10))                           0.120     2.299
| (CHANX:770904 L4 length:3 (15,9)->(18,9))                             0.120     2.419
| (CHANX:771120 L4 length:3 (18,9)->(21,9))                             0.120     2.539
| (CHANX:771336 L4 length:3 (21,9)->(24,9))                             0.120     2.659
| (CHANX:771552 L4 length:3 (24,9)->(27,9))                             0.120     2.779
| (CHANX:771768 L4 length:3 (27,9)->(30,9))                             0.120     2.899
| (CHANY:1243476 L4 length:3 (29,10)->(29,13))                          0.120     3.019
| (CHANX:789156 L4 length:3 (30,12)->(33,12))                           0.120     3.139
| (CHANY:1258272 L4 length:3 (32,13)->(32,16))                          0.120     3.259
| (CHANY:1258414 L4 length:3 (32,15)->(32,18))                          0.120     3.379
| (CHANX:817986 L4 length:3 (33,17)->(36,17))                           0.120     3.499
| (IPIN:198971 side:TOP (35,17))                                        0.164     3.663
| (intra 'clb' routing)                                                 0.208     3.871
$abc$10667$li113_li113.in[1] (.names at (35,17))                        0.000     3.871
| (primitive '.names' combinational delay)                              0.280     4.151
$abc$10667$li113_li113.out[0] (.names at (35,17))                       0.000     4.151
| (intra 'clb' routing)                                                 0.149     4.300
| (OPIN:198960 side:RIGHT (35,17))                                      0.000     4.300
| (CHANY:1273140 L4 length:3 (35,17)->(35,20))                          0.120     4.420
| (CHANX:818204 L4 length:3 (36,17)->(39,17))                           0.120     4.540
| (CHANY:1282631 L4 length:3 (37,17)->(37,14))                          0.120     4.660
| (IPIN:174179 side:RIGHT (37,14))                                      0.164     4.823
| (intra 'clb' routing)                                                 0.428     5.251
$abc$10667$lo113.D[0] (dffsre at (37,14))                               0.000     5.251
data arrival time                                                                 5.251

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing:global net)                                      0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$10667$lo113.C[0] (dffsre at (37,14))                               0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -5.251
---------------------------------------------------------------------------------------
slack (MET)                                                                       3.584


#Path 100
Startpoint: rstn.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$10667$lo168.D[0] (dffsre at (40,15) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    1.000     1.000
rstn.inpad[0] (.input at (7,0))                                         0.000     1.000
| (intra 'io' routing)                                                  0.099     1.099
| (OPIN:2624 side:TOP (7,0))                                            0.000     1.099
| (CHANX:718822 L4 length:3 (7,0)->(10,0))                              0.120     1.219
| (CHANY:1145550 L4 length:0 (9,1)->(9,1))                              0.120     1.339
| (CHANX:724461 L4 length:3 (9,1)->(6,1))                               0.120     1.459
| (CHANY:1130941 L4 length:0 (6,1)->(6,1))                              0.120     1.579
| (CHANX:718814 L4 length:3 (7,0)->(10,0))                              0.120     1.699
| (CHANX:719034 L4 length:3 (10,0)->(13,0))                             0.120     1.819
| (CHANX:719188 L4 length:3 (12,0)->(15,0))                             0.120     1.939
| (CHANY:1169868 L4 length:3 (14,1)->(14,4))                            0.120     2.059
| (CHANY:1170144 L4 length:3 (14,4)->(14,7))                            0.120     2.179
| (CHANY:1170360 L4 length:3 (14,7)->(14,10))                           0.120     2.299
| (CHANX:770904 L4 length:3 (15,9)->(18,9))                             0.120     2.419
| (CHANX:771120 L4 length:3 (18,9)->(21,9))                             0.120     2.539
| (CHANX:771336 L4 length:3 (21,9)->(24,9))                             0.120     2.659
| (CHANX:771552 L4 length:3 (24,9)->(27,9))                             0.120     2.779
| (CHANX:771768 L4 length:3 (27,9)->(30,9))                             0.120     2.899
| (CHANY:1243476 L4 length:3 (29,10)->(29,13))                          0.120     3.019
| (CHANX:789156 L4 length:3 (30,12)->(33,12))                           0.120     3.139
| (CHANX:789372 L4 length:3 (33,12)->(36,12))                           0.120     3.259
| (CHANY:1267990 L4 length:3 (34,13)->(34,16))                          0.120     3.379
| (CHANX:795230 L4 length:3 (35,13)->(38,13))                           0.120     3.499
| (IPIN:160267 side:TOP (37,13))                                        0.164     3.663
| (intra 'clb' routing)                                                 0.208     3.871
$abc$10667$li168_li168.in[0] (.names at (37,13))                        0.000     3.871
| (primitive '.names' combinational delay)                              0.220     4.091
$abc$10667$li168_li168.out[0] (.names at (37,13))                       0.000     4.091
| (intra 'clb' routing)                                                 0.149     4.240
| (OPIN:160241 side:RIGHT (37,13))                                      0.000     4.240
| (CHANY:1282582 L4 length:3 (37,13)->(37,16))                          0.120     4.360
| (CHANY:1282672 L1 length:0 (37,15)->(37,15))                          0.108     4.468
| (CHANX:806912 L4 length:3 (38,15)->(41,15))                           0.120     4.588
| (IPIN:181549 side:TOP (40,15))                                        0.164     4.751
| (intra 'clb' routing)                                                 0.488     5.239
$abc$10667$lo168.D[0] (dffsre at (40,15))                               0.000     5.239
data arrival time                                                                 5.239

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing:global net)                                      0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$10667$lo168.C[0] (dffsre at (40,15))                               0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -5.239
---------------------------------------------------------------------------------------
slack (MET)                                                                       3.596


#End of timing report
