Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/UIUC/Senior/Resrarch/vectadd/ --output-directory=E:/UIUC/Senior/Resrarch/vectadd/vectadd/ --report-file=bsf:E:/UIUC/Senior/Resrarch/vectadd/vectadd.bsf --system-info=DEVICE_FAMILY="Stratix IV" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=E:/UIUC/Senior/Resrarch/vectadd/vectadd.qsys
Progress: Loading vectadd/vectadd.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding to_hw_data [altera_avalon_pio 13.1]
Progress: Parameterizing module to_hw_data
Progress: Adding to_sw_data [altera_avalon_pio 13.1]
Progress: Parameterizing module to_sw_data
Progress: Adding to_hw_sig [altera_avalon_pio 13.1]
Progress: Parameterizing module to_hw_sig
Progress: Adding to_sw_sig [altera_avalon_pio 13.1]
Progress: Parameterizing module to_sw_sig
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vectadd.to_sw_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: vectadd.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: vectadd.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/UIUC/Senior/Resrarch/vectadd/ --output-directory=E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:E:/UIUC/Senior/Resrarch/vectadd/vectadd.html --report-file=sopcinfo:E:/UIUC/Senior/Resrarch/vectadd/vectadd.sopcinfo --report-file=cmp:E:/UIUC/Senior/Resrarch/vectadd/vectadd.cmp --report-file=qip:E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.qip --report-file=svd --report-file=regmap:E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.regmap --report-file=debuginfo:E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.debuginfo --system-info=DEVICE_FAMILY="Stratix IV" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=E:/UIUC/Senior/Resrarch/vectadd/vectadd.qsys --language=VERILOG
Progress: Loading vectadd/vectadd.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding to_hw_data [altera_avalon_pio 13.1]
Progress: Parameterizing module to_hw_data
Progress: Adding to_sw_data [altera_avalon_pio 13.1]
Progress: Parameterizing module to_sw_data
Progress: Adding to_hw_sig [altera_avalon_pio 13.1]
Progress: Parameterizing module to_hw_sig
Progress: Adding to_sw_sig [altera_avalon_pio 13.1]
Progress: Parameterizing module to_sw_sig
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vectadd.to_sw_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: vectadd.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: vectadd.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: vectadd: Generating vectadd "vectadd" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 27 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 8 modules, 27 connections
Info: merlin_translator_transform: After transform: 17 modules, 58 connections
Info: merlin_domain_transform: After transform: 34 modules, 159 connections
Info: merlin_router_transform: After transform: 43 modules, 190 connections
Info: merlin_traffic_limiter_transform: After transform: 45 modules, 198 connections
Info: merlin_network_to_switch_transform: After transform: 62 modules, 238 connections
Info: limiter_update_transform: After transform: 62 modules, 240 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 65 modules, 304 connections
Info: merlin_hierarchy_transform: After transform: 9 modules, 31 connections
Info: merlin_mm_transform: After transform: 9 modules, 31 connections
Info: merlin_interrupt_mapper_transform: After transform: 10 modules, 34 connections
Info: reset_adaptation_transform: After transform: 13 modules, 38 connections
Info: nios2_qsys_0: Starting RTL generation for module 'vectadd_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=vectadd_nios2_qsys_0 --dir=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0001_nios2_qsys_0_gen//vectadd_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2016.10.27 17:50:25 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.10.27 17:50:25 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.10.27 17:50:26 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.10.27 17:50:26 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2016.10.27 17:50:27 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2016.10.27 17:50:27 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.10.27 17:50:27 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.10.27 17:50:27 (*)     Testbench
Info: nios2_qsys_0: # 2016.10.27 17:50:27 (*)     Instruction decoding
Info: nios2_qsys_0: # 2016.10.27 17:50:27 (*)       Instruction fields
Info: nios2_qsys_0: # 2016.10.27 17:50:28 (*)       Instruction decodes
Info: nios2_qsys_0: # 2016.10.27 17:50:28 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2016.10.27 17:50:28 (*)       Instruction controls
Info: nios2_qsys_0: # 2016.10.27 17:50:28 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2016.10.27 17:50:28 (*)     Pipeline backend
Info: nios2_qsys_0: # 2016.10.27 17:50:31 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.10.27 17:50:33 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2016.10.27 17:50:34 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'vectadd_nios2_qsys_0'
Info: nios2_qsys_0: "vectadd" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'vectadd_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=vectadd_onchip_memory2_0 --dir=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0002_onchip_memory2_0_gen//vectadd_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'vectadd_onchip_memory2_0'
Info: onchip_memory2_0: "vectadd" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'vectadd_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=vectadd_jtag_uart_0 --dir=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0003_jtag_uart_0_gen//vectadd_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'vectadd_jtag_uart_0'
Info: jtag_uart_0: "vectadd" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: to_hw_data: Starting RTL generation for module 'vectadd_to_hw_data'
Info: to_hw_data:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_hw_data --dir=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0004_to_hw_data_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0004_to_hw_data_gen//vectadd_to_hw_data_component_configuration.pl  --do_build_sim=0  ]
Info: to_hw_data: Done RTL generation for module 'vectadd_to_hw_data'
Info: to_hw_data: "vectadd" instantiated altera_avalon_pio "to_hw_data"
Info: to_sw_data: Starting RTL generation for module 'vectadd_to_sw_data'
Info: to_sw_data:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_sw_data --dir=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0005_to_sw_data_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0005_to_sw_data_gen//vectadd_to_sw_data_component_configuration.pl  --do_build_sim=0  ]
Info: to_sw_data: Done RTL generation for module 'vectadd_to_sw_data'
Info: to_sw_data: "vectadd" instantiated altera_avalon_pio "to_sw_data"
Info: to_hw_sig: Starting RTL generation for module 'vectadd_to_hw_sig'
Info: to_hw_sig:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_hw_sig --dir=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0006_to_hw_sig_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0006_to_hw_sig_gen//vectadd_to_hw_sig_component_configuration.pl  --do_build_sim=0  ]
Info: to_hw_sig: Done RTL generation for module 'vectadd_to_hw_sig'
Info: to_hw_sig: "vectadd" instantiated altera_avalon_pio "to_hw_sig"
Info: to_sw_sig: Starting RTL generation for module 'vectadd_to_sw_sig'
Info: to_sw_sig:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_sw_sig --dir=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0007_to_sw_sig_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7101_8020174680859971412.dir/0007_to_sw_sig_gen//vectadd_to_sw_sig_component_configuration.pl  --do_build_sim=0  ]
Info: to_sw_sig: Done RTL generation for module 'vectadd_to_sw_sig'
Info: to_sw_sig: "vectadd" instantiated altera_avalon_pio "to_sw_sig"
Info: pipeline_bridge_swap_transform: After transform: 57 modules, 191 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: mm_interconnect_0: "vectadd" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "vectadd" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "vectadd" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv
Info: vectadd: Done "vectadd" with 29 modules, 50 files, 1235814 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
