

================================================================
== Vitis HLS Report for 'operator_256u_uint_256u_void_1'
================================================================
* Date:           Mon Aug 23 09:42:16 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.217 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       33|  0.210 us|  0.330 us|   21|   33|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |        3|        3|         1|          -|          -|      4|        no|
        |- Loop 2     |       16|       28|     4 ~ 7|          -|          -|      4|        no|
        | + Loop 2.1  |        1|        4|         2|          1|          1|  0 ~ 3|       yes|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 
5 --> 6 4 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_word_num_bits_load63 = alloca i32 1"   --->   Operation 7 'alloca' 'p_word_num_bits_load63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_word_num_bits_load_168 = alloca i32 1"   --->   Operation 8 'alloca' 'p_word_num_bits_load_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_word_num_bits_load_273 = alloca i32 1"   --->   Operation 9 'alloca' 'p_word_num_bits_load_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_0 = alloca i32 1"   --->   Operation 10 'alloca' 'p_word_num_bits_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_0 = alloca i32 1"   --->   Operation 11 'alloca' 'p_word_num_bits_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_0 = alloca i32 1"   --->   Operation 12 'alloca' 'p_word_num_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_0 = alloca i32 1"   --->   Operation 13 'alloca' 'p_word_num_bits_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%y3_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y3_read" [./intx/intx.hpp:29]   --->   Operation 14 'read' 'y3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y2_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y2_read" [./intx/intx.hpp:29]   --->   Operation 15 'read' 'y2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%y12_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y12_read" [./intx/intx.hpp:29]   --->   Operation 16 'read' 'y12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y_read" [./intx/intx.hpp:29]   --->   Operation 17 'read' 'y_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%br_ln29 = br void %_ifconv" [./intx/intx.hpp:29]   --->   Operation 18 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 0, void, i2 %add_ln29, void %_ifconv" [./intx/intx.hpp:29]   --->   Operation 19 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 20 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_word_num_bits_load = load i64 %p_word_num_bits_load63" [./intx/intx.hpp:29]   --->   Operation 21 'load' 'p_word_num_bits_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_word_num_bits_load_1 = load i64 %p_word_num_bits_load_168" [./intx/intx.hpp:29]   --->   Operation 22 'load' 'p_word_num_bits_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_word_num_bits_load_2 = load i64 %p_word_num_bits_load_273" [./intx/intx.hpp:29]   --->   Operation 23 'load' 'p_word_num_bits_load_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_0_load = load i64 %p_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 24 'load' 'p_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_0_load = load i64 %p_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 25 'load' 'p_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_0_load = load i64 %p_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 26 'load' 'p_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_0_load = load i64 %p_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 27 'load' 'p_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.39ns)   --->   "%icmp_ln29_30 = icmp_eq  i2 %phi_ln29, i2 2" [./intx/intx.hpp:29]   --->   Operation 28 'icmp' 'icmp_ln29_30' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_70)   --->   "%select_ln29 = select i1 %icmp_ln29_30, i64 %p_word_num_bits_3_0_load, i64 0" [./intx/intx.hpp:29]   --->   Operation 29 'select' 'select_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.39ns)   --->   "%icmp_ln29_31 = icmp_eq  i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 30 'icmp' 'icmp_ln29_31' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_70)   --->   "%select_ln29_69 = select i1 %icmp_ln29_31, i64 %p_word_num_bits_3_0_load, i64 %select_ln29" [./intx/intx.hpp:29]   --->   Operation 31 'select' 'select_ln29_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.39ns)   --->   "%icmp_ln29_32 = icmp_eq  i2 %phi_ln29, i2 0" [./intx/intx.hpp:29]   --->   Operation 32 'icmp' 'icmp_ln29_32' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_70 = select i1 %icmp_ln29_32, i64 %p_word_num_bits_3_0_load, i64 %select_ln29_69" [./intx/intx.hpp:29]   --->   Operation 33 'select' 'select_ln29_70' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_73)   --->   "%select_ln29_71 = select i1 %icmp_ln29_30, i64 0, i64 %p_word_num_bits_2_0_load" [./intx/intx.hpp:29]   --->   Operation 34 'select' 'select_ln29_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_73)   --->   "%select_ln29_72 = select i1 %icmp_ln29_31, i64 %p_word_num_bits_2_0_load, i64 %select_ln29_71" [./intx/intx.hpp:29]   --->   Operation 35 'select' 'select_ln29_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_73 = select i1 %icmp_ln29_32, i64 %p_word_num_bits_2_0_load, i64 %select_ln29_72" [./intx/intx.hpp:29]   --->   Operation 36 'select' 'select_ln29_73' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_75)   --->   "%select_ln29_74 = select i1 %icmp_ln29_31, i64 0, i64 %p_word_num_bits_1_0_load" [./intx/intx.hpp:29]   --->   Operation 37 'select' 'select_ln29_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_75 = select i1 %icmp_ln29_32, i64 %p_word_num_bits_1_0_load, i64 %select_ln29_74" [./intx/intx.hpp:29]   --->   Operation 38 'select' 'select_ln29_75' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.43ns)   --->   "%select_ln29_76 = select i1 %icmp_ln29_32, i64 0, i64 %p_word_num_bits_0_0_load" [./intx/intx.hpp:29]   --->   Operation 39 'select' 'select_ln29_76' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_79)   --->   "%select_ln29_77 = select i1 %icmp_ln29_30, i64 0, i64 %p_word_num_bits_load_2" [./intx/intx.hpp:29]   --->   Operation 40 'select' 'select_ln29_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_79)   --->   "%select_ln29_78 = select i1 %icmp_ln29_31, i64 %p_word_num_bits_load_2, i64 %select_ln29_77" [./intx/intx.hpp:29]   --->   Operation 41 'select' 'select_ln29_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_79 = select i1 %icmp_ln29_32, i64 %p_word_num_bits_load_2, i64 %select_ln29_78" [./intx/intx.hpp:29]   --->   Operation 42 'select' 'select_ln29_79' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_81)   --->   "%select_ln29_80 = select i1 %icmp_ln29_31, i64 0, i64 %p_word_num_bits_load_1" [./intx/intx.hpp:29]   --->   Operation 43 'select' 'select_ln29_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_81 = select i1 %icmp_ln29_32, i64 %p_word_num_bits_load_1, i64 %select_ln29_80" [./intx/intx.hpp:29]   --->   Operation 44 'select' 'select_ln29_81' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.43ns)   --->   "%select_ln29_82 = select i1 %icmp_ln29_32, i64 0, i64 %p_word_num_bits_load" [./intx/intx.hpp:29]   --->   Operation 45 'select' 'select_ln29_82' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3" [./intx/intx.hpp:29]   --->   Operation 46 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_70, i64 %p_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 48 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_73, i64 %p_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 49 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_75, i64 %p_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 50 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_76, i64 %p_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 51 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_79, i64 %p_word_num_bits_load_273" [./intx/intx.hpp:29]   --->   Operation 52 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_81, i64 %p_word_num_bits_load_168" [./intx/intx.hpp:29]   --->   Operation 53 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_82, i64 %p_word_num_bits_load63" [./intx/intx.hpp:29]   --->   Operation 54 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %_ifconv, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 55 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%y_0 = alloca i32 1"   --->   Operation 56 'alloca' 'y_0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%y12_0 = alloca i32 1"   --->   Operation 57 'alloca' 'y12_0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%y210_0 = alloca i32 1"   --->   Operation 58 'alloca' 'y210_0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln400 = store i64 %select_ln29_79, i64 %y210_0" [./intx/intx.hpp:400]   --->   Operation 59 'store' 'store_ln400' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln400 = store i64 %select_ln29_81, i64 %y12_0" [./intx/intx.hpp:400]   --->   Operation 60 'store' 'store_ln400' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 61 [1/1] (0.46ns)   --->   "%store_ln400 = store i64 %select_ln29_82, i64 %y_0" [./intx/intx.hpp:400]   --->   Operation 61 'store' 'store_ln400' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 62 [1/1] (0.46ns)   --->   "%br_ln400 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i" [./intx/intx.hpp:400]   --->   Operation 62 'br' 'br_ln400' <Predicate = (icmp_ln29)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 0.71>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_2 = phi i64 %add_ln409_1, void %._crit_edge.i.loopexit, i64 %select_ln29_70, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/intx.hpp:409]   --->   Operation 63 'phi' 'p_word_num_bits_3_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_2 = phi i64 %p_word_num_bits_2_3, void %._crit_edge.i.loopexit, i64 %select_ln29_73, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/int128.hpp:175]   --->   Operation 64 'phi' 'p_word_num_bits_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_2 = phi i64 %p_word_num_bits_1_3, void %._crit_edge.i.loopexit, i64 %select_ln29_75, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/int128.hpp:175]   --->   Operation 65 'phi' 'p_word_num_bits_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_2 = phi i64 %p_word_num_bits_0_3, void %._crit_edge.i.loopexit, i64 %select_ln29_76, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/int128.hpp:175]   --->   Operation 66 'phi' 'p_word_num_bits_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 %add_ln400, void %._crit_edge.i.loopexit, i3 3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/intx.hpp:400]   --->   Operation 67 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%j = phi i3 %j_1, void %._crit_edge.i.loopexit, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader"   --->   Operation 68 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.56ns)   --->   "%icmp_ln400 = icmp_eq  i3 %j, i3 4" [./intx/intx.hpp:400]   --->   Operation 69 'icmp' 'icmp_ln400' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_162 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 70 'speclooptripcount' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.71ns)   --->   "%j_1 = add i3 %j, i3 1" [./intx/intx.hpp:400]   --->   Operation 71 'add' 'j_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln400 = br i1 %icmp_ln400, void %.split4, void %_ZN4intxmlILj256EEENS_4uintIXT_EEERKS2_S4_.exit" [./intx/intx.hpp:400]   --->   Operation 72 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%empty_163 = trunc i3 %j" [./intx/intx.hpp:400]   --->   Operation 73 'trunc' 'empty_163' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.46ns)   --->   "%br_ln403 = br void" [./intx/intx.hpp:403]   --->   Operation 74 'br' 'br_ln403' <Predicate = (!icmp_ln400)> <Delay = 0.46>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%y_0_load = load i64 %y_0"   --->   Operation 75 'load' 'y_0_load' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%y12_0_load = load i64 %y12_0"   --->   Operation 76 'load' 'y12_0_load' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%y210_0_load = load i64 %y210_0"   --->   Operation 77 'load' 'y210_0_load' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i64 %y_0_load"   --->   Operation 78 'insertvalue' 'mrv' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i64 %y12_0_load"   --->   Operation 79 'insertvalue' 'mrv_1' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i64 %y210_0_load"   --->   Operation 80 'insertvalue' 'mrv_2' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i64 %p_word_num_bits_3_2" [./intx/intx.hpp:409]   --->   Operation 81 'insertvalue' 'mrv_3' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln409 = ret i256 %mrv_3" [./intx/intx.hpp:409]   --->   Operation 82 'ret' 'ret_ln409' <Predicate = (icmp_ln400)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.01>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%i = phi i2 0, void %.split4, i2 %i_66, void %.split39"   --->   Operation 83 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.62ns)   --->   "%i_66 = add i2 %i, i2 1" [./intx/intx.hpp:403]   --->   Operation 84 'add' 'i_66' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%i_97_cast = zext i2 %i" [./intx/intx.hpp:50]   --->   Operation 85 'zext' 'i_97_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.56ns)   --->   "%icmp_ln403 = icmp_eq  i3 %i_97_cast, i3 %indvars_iv" [./intx/intx.hpp:403]   --->   Operation 86 'icmp' 'icmp_ln403' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln403 = br i1 %icmp_ln403, void %.split, void %._crit_edge.i.loopexit" [./intx/intx.hpp:403]   --->   Operation 87 'br' 'br_ln403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.54ns)   --->   "%x_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %y_read_1, i64 %y12_read_1, i64 %y2_read_1, i64 %y3_read_1, i2 %i" [./intx/intx.hpp:405]   --->   Operation 88 'mux' 'x_assign' <Predicate = (!icmp_ln403)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.54ns)   --->   "%y_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %y_read_1, i64 %y12_read_1, i64 %y2_read_1, i64 %y3_read_1, i2 %empty_163" [./intx/intx.hpp:405]   --->   Operation 89 'mux' 'y_assign' <Predicate = (!icmp_ln403)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i64 %x_assign" [./intx/int128.hpp:397]   --->   Operation 90 'zext' 'zext_ln397' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln397_8 = zext i64 %y_assign" [./intx/int128.hpp:397]   --->   Operation 91 'zext' 'zext_ln397_8' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (5.47ns)   --->   "%mul_ln397 = mul i128 %zext_ln397_8, i128 %zext_ln397" [./intx/int128.hpp:397]   --->   Operation 92 'mul' 'mul_ln397' <Predicate = (!icmp_ln403)> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i128 %mul_ln397" [./intx/int128.hpp:107]   --->   Operation 93 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 94 'partselect' 'trunc_ln107_1' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.62ns)   --->   "%add_ln48 = add i2 %i, i2 %empty_163" [./intx/intx.hpp:48]   --->   Operation 95 'add' 'add_ln48' <Predicate = (!icmp_ln403)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.39>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_3 = phi i64 %p_word_num_bits_3_2, void %.split4, i64 %p_word_num_bits_3_4, void %.split39" [./intx/intx.hpp:409]   --->   Operation 96 'phi' 'p_word_num_bits_3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_3 = phi i64 %p_word_num_bits_2_2, void %.split4, i64 %p_word_num_bits_2_4, void %.split39" [./intx/intx.hpp:29]   --->   Operation 97 'phi' 'p_word_num_bits_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_3 = phi i64 %p_word_num_bits_1_2, void %.split4, i64 %p_word_num_bits_1_4, void %.split39" [./intx/intx.hpp:29]   --->   Operation 98 'phi' 'p_word_num_bits_1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_3 = phi i64 %p_word_num_bits_0_2, void %.split4, i64 %p_word_num_bits_0_4, void %.split39" [./intx/intx.hpp:29]   --->   Operation 99 'phi' 'p_word_num_bits_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%y_read_assign_1 = phi i64 0, void %.split4, i64 %k, void %.split39"   --->   Operation 100 'phi' 'y_read_assign_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%empty_164 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 0"   --->   Operation 102 'speclooptripcount' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.54ns)   --->   "%y_read_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_word_num_bits_0_3, i64 %p_word_num_bits_1_3, i64 %p_word_num_bits_2_3, i64 %p_word_num_bits_3_3, i2 %add_ln48" [./intx/intx.hpp:405]   --->   Operation 103 'mux' 'y_read_assign' <Predicate = (!icmp_ln403)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (1.36ns)   --->   "%add_ln175 = add i64 %trunc_ln107, i64 %y_read_assign" [./intx/int128.hpp:175]   --->   Operation 104 'add' 'add_ln175' <Predicate = (!icmp_ln403)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (1.14ns)   --->   "%icmp_ln176 = icmp_ult  i64 %add_ln175, i64 %trunc_ln107" [./intx/int128.hpp:176]   --->   Operation 105 'icmp' 'icmp_ln176' <Predicate = (!icmp_ln403)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln750 = zext i1 %icmp_ln176" [./intx/intx.hpp:750->./intx/intx.hpp:405]   --->   Operation 106 'zext' 'zext_ln750' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.36ns)   --->   "%add_ln175_4 = add i64 %add_ln175, i64 %y_read_assign_1" [./intx/int128.hpp:175]   --->   Operation 107 'add' 'add_ln175_4' <Predicate = (!icmp_ln403)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.14ns)   --->   "%icmp_ln176_1 = icmp_ult  i64 %add_ln175_4, i64 %add_ln175" [./intx/int128.hpp:176]   --->   Operation 108 'icmp' 'icmp_ln176_1' <Predicate = (!icmp_ln403)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i1 %icmp_ln176_1" [./intx/int128.hpp:177]   --->   Operation 109 'zext' 'zext_ln177' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.62ns)   --->   "%add_ln177 = add i2 %zext_ln750, i2 %zext_ln177" [./intx/int128.hpp:177]   --->   Operation 110 'add' 'add_ln177' <Predicate = (!icmp_ln403)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln177_4 = zext i2 %add_ln177" [./intx/int128.hpp:177]   --->   Operation 111 'zext' 'zext_ln177_4' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.36ns)   --->   "%k = add i64 %zext_ln177_4, i64 %trunc_ln107_1" [./intx/int128.hpp:177]   --->   Operation 112 'add' 'k' <Predicate = (!icmp_ln403)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.72ns)   --->   "%switch_ln406 = switch i2 %add_ln48, void %.split39, i2 0, void %.split..split39_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [./intx/intx.hpp:406]   --->   Operation 113 'switch' 'switch_ln406' <Predicate = (!icmp_ln403)> <Delay = 0.72>
ST_5 : Operation 114 [1/1] (0.46ns)   --->   "%store_ln406 = store i64 %add_ln175_4, i64 %y210_0" [./intx/intx.hpp:406]   --->   Operation 114 'store' 'store_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 2)> <Delay = 0.46>
ST_5 : Operation 115 [1/1] (0.46ns)   --->   "%br_ln406 = br void %.split39" [./intx/intx.hpp:406]   --->   Operation 115 'br' 'br_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 2)> <Delay = 0.46>
ST_5 : Operation 116 [1/1] (0.46ns)   --->   "%store_ln406 = store i64 %add_ln175_4, i64 %y12_0" [./intx/intx.hpp:406]   --->   Operation 116 'store' 'store_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 1)> <Delay = 0.46>
ST_5 : Operation 117 [1/1] (0.46ns)   --->   "%br_ln406 = br void %.split39" [./intx/intx.hpp:406]   --->   Operation 117 'br' 'br_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 1)> <Delay = 0.46>
ST_5 : Operation 118 [1/1] (0.46ns)   --->   "%store_ln406 = store i64 %add_ln175_4, i64 %y_0" [./intx/intx.hpp:406]   --->   Operation 118 'store' 'store_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 0)> <Delay = 0.46>
ST_5 : Operation 119 [1/1] (0.46ns)   --->   "%br_ln406 = br void %.split39" [./intx/intx.hpp:406]   --->   Operation 119 'br' 'br_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 0)> <Delay = 0.46>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_4 = phi i64 %p_word_num_bits_3_3, void %branch2, i64 %p_word_num_bits_3_3, void %branch1, i64 %p_word_num_bits_3_3, void %.split..split39_crit_edge, i64 %add_ln175_4, void %.split" [./intx/intx.hpp:409]   --->   Operation 120 'phi' 'p_word_num_bits_3_4' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_4 = phi i64 %add_ln175_4, void %branch2, i64 %p_word_num_bits_2_3, void %branch1, i64 %p_word_num_bits_2_3, void %.split..split39_crit_edge, i64 %p_word_num_bits_2_3, void %.split" [./intx/int128.hpp:175]   --->   Operation 121 'phi' 'p_word_num_bits_2_4' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_4 = phi i64 %p_word_num_bits_1_3, void %branch2, i64 %add_ln175_4, void %branch1, i64 %p_word_num_bits_1_3, void %.split..split39_crit_edge, i64 %p_word_num_bits_1_3, void %.split" [./intx/intx.hpp:29]   --->   Operation 122 'phi' 'p_word_num_bits_1_4' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_4 = phi i64 %p_word_num_bits_0_3, void %branch2, i64 %p_word_num_bits_0_3, void %branch1, i64 %add_ln175_4, void %.split..split39_crit_edge, i64 %p_word_num_bits_0_3, void %.split" [./intx/intx.hpp:29]   --->   Operation 123 'phi' 'p_word_num_bits_0_4' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln403)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.21>
ST_6 : Operation 125 [1/1] (0.71ns)   --->   "%add_ln400 = add i3 %indvars_iv, i3 7" [./intx/intx.hpp:400]   --->   Operation 125 'add' 'add_ln400' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.14ns)   --->   "%xor_ln50 = xor i2 %empty_163, i2 3" [./intx/intx.hpp:50]   --->   Operation 126 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.54ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %y_read_1, i64 %y12_read_1, i64 %y2_read_1, i64 %y3_read_1, i2 %xor_ln50" [./intx/intx.hpp:409]   --->   Operation 127 'mux' 'tmp_s' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.54ns)   --->   "%tmp_20 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %y_read_1, i64 %y12_read_1, i64 %y2_read_1, i64 %y3_read_1, i2 %empty_163" [./intx/intx.hpp:409]   --->   Operation 128 'mux' 'tmp_20' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (5.47ns)   --->   "%mul_ln409 = mul i64 %tmp_20, i64 %tmp_s" [./intx/intx.hpp:409]   --->   Operation 129 'mul' 'mul_ln409' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln409 = add i64 %y_read_assign_1, i64 %p_word_num_bits_3_3" [./intx/intx.hpp:409]   --->   Operation 130 'add' 'add_ln409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 131 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln409_1 = add i64 %add_ln409, i64 %mul_ln409" [./intx/intx.hpp:409]   --->   Operation 131 'add' 'add_ln409_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i"   --->   Operation 132 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_word_num_bits_load63   (alloca           ) [ 0010000]
p_word_num_bits_load_168 (alloca           ) [ 0010000]
p_word_num_bits_load_273 (alloca           ) [ 0010000]
p_word_num_bits_0_0      (alloca           ) [ 0010000]
p_word_num_bits_1_0      (alloca           ) [ 0010000]
p_word_num_bits_2_0      (alloca           ) [ 0010000]
p_word_num_bits_3_0      (alloca           ) [ 0010000]
y3_read_1                (read             ) [ 0011111]
y2_read_1                (read             ) [ 0011111]
y12_read_1               (read             ) [ 0011111]
y_read_1                 (read             ) [ 0011111]
br_ln29                  (br               ) [ 0110000]
phi_ln29                 (phi              ) [ 0010000]
add_ln29                 (add              ) [ 0110000]
p_word_num_bits_load     (load             ) [ 0000000]
p_word_num_bits_load_1   (load             ) [ 0000000]
p_word_num_bits_load_2   (load             ) [ 0000000]
p_word_num_bits_0_0_load (load             ) [ 0000000]
p_word_num_bits_1_0_load (load             ) [ 0000000]
p_word_num_bits_2_0_load (load             ) [ 0000000]
p_word_num_bits_3_0_load (load             ) [ 0000000]
icmp_ln29_30             (icmp             ) [ 0000000]
select_ln29              (select           ) [ 0000000]
icmp_ln29_31             (icmp             ) [ 0000000]
select_ln29_69           (select           ) [ 0000000]
icmp_ln29_32             (icmp             ) [ 0000000]
select_ln29_70           (select           ) [ 0011111]
select_ln29_71           (select           ) [ 0000000]
select_ln29_72           (select           ) [ 0000000]
select_ln29_73           (select           ) [ 0011111]
select_ln29_74           (select           ) [ 0000000]
select_ln29_75           (select           ) [ 0011111]
select_ln29_76           (select           ) [ 0011111]
select_ln29_77           (select           ) [ 0000000]
select_ln29_78           (select           ) [ 0000000]
select_ln29_79           (select           ) [ 0000000]
select_ln29_80           (select           ) [ 0000000]
select_ln29_81           (select           ) [ 0000000]
select_ln29_82           (select           ) [ 0000000]
icmp_ln29                (icmp             ) [ 0010000]
empty                    (speclooptripcount) [ 0000000]
store_ln29               (store            ) [ 0000000]
store_ln29               (store            ) [ 0000000]
store_ln29               (store            ) [ 0000000]
store_ln29               (store            ) [ 0000000]
store_ln29               (store            ) [ 0000000]
store_ln29               (store            ) [ 0000000]
store_ln29               (store            ) [ 0000000]
br_ln29                  (br               ) [ 0110000]
y_0                      (alloca           ) [ 0011111]
y12_0                    (alloca           ) [ 0011111]
y210_0                   (alloca           ) [ 0011111]
store_ln400              (store            ) [ 0000000]
store_ln400              (store            ) [ 0000000]
store_ln400              (store            ) [ 0000000]
br_ln400                 (br               ) [ 0011111]
p_word_num_bits_3_2      (phi              ) [ 0001110]
p_word_num_bits_2_2      (phi              ) [ 0001110]
p_word_num_bits_1_2      (phi              ) [ 0001110]
p_word_num_bits_0_2      (phi              ) [ 0001110]
indvars_iv               (phi              ) [ 0001111]
j                        (phi              ) [ 0001000]
icmp_ln400               (icmp             ) [ 0001111]
empty_162                (speclooptripcount) [ 0000000]
j_1                      (add              ) [ 0011111]
br_ln400                 (br               ) [ 0000000]
empty_163                (trunc            ) [ 0000111]
br_ln403                 (br               ) [ 0001111]
y_0_load                 (load             ) [ 0000000]
y12_0_load               (load             ) [ 0000000]
y210_0_load              (load             ) [ 0000000]
mrv                      (insertvalue      ) [ 0000000]
mrv_1                    (insertvalue      ) [ 0000000]
mrv_2                    (insertvalue      ) [ 0000000]
mrv_3                    (insertvalue      ) [ 0000000]
ret_ln409                (ret              ) [ 0000000]
i                        (phi              ) [ 0000100]
i_66                     (add              ) [ 0001111]
i_97_cast                (zext             ) [ 0000000]
icmp_ln403               (icmp             ) [ 0001111]
br_ln403                 (br               ) [ 0000000]
x_assign                 (mux              ) [ 0000000]
y_assign                 (mux              ) [ 0000000]
zext_ln397               (zext             ) [ 0000000]
zext_ln397_8             (zext             ) [ 0000000]
mul_ln397                (mul              ) [ 0000000]
trunc_ln107              (trunc            ) [ 0000110]
trunc_ln107_1            (partselect       ) [ 0000110]
add_ln48                 (add              ) [ 0000110]
p_word_num_bits_3_3      (phi              ) [ 0000111]
p_word_num_bits_2_3      (phi              ) [ 0011111]
p_word_num_bits_1_3      (phi              ) [ 0011111]
p_word_num_bits_0_3      (phi              ) [ 0011111]
y_read_assign_1          (phi              ) [ 0000111]
specpipeline_ln0         (specpipeline     ) [ 0000000]
empty_164                (speclooptripcount) [ 0000000]
y_read_assign            (mux              ) [ 0000000]
add_ln175                (add              ) [ 0000000]
icmp_ln176               (icmp             ) [ 0000000]
zext_ln750               (zext             ) [ 0000000]
add_ln175_4              (add              ) [ 0000000]
icmp_ln176_1             (icmp             ) [ 0000000]
zext_ln177               (zext             ) [ 0000000]
add_ln177                (add              ) [ 0000000]
zext_ln177_4             (zext             ) [ 0000000]
k                        (add              ) [ 0001111]
switch_ln406             (switch           ) [ 0000000]
store_ln406              (store            ) [ 0000000]
br_ln406                 (br               ) [ 0000000]
store_ln406              (store            ) [ 0000000]
br_ln406                 (br               ) [ 0000000]
store_ln406              (store            ) [ 0000000]
br_ln406                 (br               ) [ 0000000]
p_word_num_bits_3_4      (phi              ) [ 0001111]
p_word_num_bits_2_4      (phi              ) [ 0001111]
p_word_num_bits_1_4      (phi              ) [ 0001111]
p_word_num_bits_0_4      (phi              ) [ 0001111]
br_ln0                   (br               ) [ 0001111]
add_ln400                (add              ) [ 0011111]
xor_ln50                 (xor              ) [ 0000000]
tmp_s                    (mux              ) [ 0000000]
tmp_20                   (mux              ) [ 0000000]
mul_ln409                (mul              ) [ 0000000]
add_ln409                (add              ) [ 0000000]
add_ln409_1              (add              ) [ 0011111]
br_ln0                   (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y12_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y12_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="p_word_num_bits_load63_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_load63/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_word_num_bits_load_168_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_load_168/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_word_num_bits_load_273_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_load_273/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_word_num_bits_0_0_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_0_0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_word_num_bits_1_0_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_1_0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_word_num_bits_2_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_2_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_word_num_bits_3_0_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_3_0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="y_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_0/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="y12_0_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y12_0/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="y210_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y210_0/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="y3_read_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y3_read_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="y2_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y2_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="y12_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y12_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="y_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read_1/1 "/>
</bind>
</comp>

<comp id="120" class="1005" name="phi_ln29_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="1"/>
<pin id="122" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="phi_ln29_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="2" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="p_word_num_bits_3_2_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="2"/>
<pin id="133" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_word_num_bits_3_2 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_word_num_bits_3_2_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="64" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_3_2/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="p_word_num_bits_2_2_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="2"/>
<pin id="143" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_word_num_bits_2_2 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_word_num_bits_2_2_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="64" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_2_2/3 "/>
</bind>
</comp>

<comp id="151" class="1005" name="p_word_num_bits_1_2_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="2"/>
<pin id="153" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_word_num_bits_1_2 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_word_num_bits_1_2_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="64" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_1_2/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_word_num_bits_0_2_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="2"/>
<pin id="163" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_word_num_bits_0_2 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_word_num_bits_0_2_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="64" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_0_2/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="indvars_iv_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="1"/>
<pin id="173" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="indvars_iv_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="3" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="j_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="1"/>
<pin id="185" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="j_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="1"/>
<pin id="196" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="2" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="205" class="1005" name="p_word_num_bits_3_3_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_3_3 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_word_num_bits_3_3_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="2"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="64" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_3_3/5 "/>
</bind>
</comp>

<comp id="216" class="1005" name="p_word_num_bits_2_3_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_2_3 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_word_num_bits_2_3_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="2"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="64" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_2_3/5 "/>
</bind>
</comp>

<comp id="228" class="1005" name="p_word_num_bits_1_3_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_1_3 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_word_num_bits_1_3_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="2"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="64" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_1_3/5 "/>
</bind>
</comp>

<comp id="240" class="1005" name="p_word_num_bits_0_3_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_0_3 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_word_num_bits_0_3_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="2"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="64" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_0_3/5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="y_read_assign_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_read_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="y_read_assign_1_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="64" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_read_assign_1/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="p_word_num_bits_3_4_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_word_num_bits_3_4 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_word_num_bits_3_4_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="64" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="4" bw="64" slack="0"/>
<pin id="274" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="64" slack="0"/>
<pin id="276" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_3_4/5 "/>
</bind>
</comp>

<comp id="282" class="1005" name="p_word_num_bits_2_4_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_word_num_bits_2_4 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_word_num_bits_2_4_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="64" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="4" bw="64" slack="0"/>
<pin id="292" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="6" bw="64" slack="0"/>
<pin id="294" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_2_4/5 "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_word_num_bits_1_4_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_word_num_bits_1_4 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_word_num_bits_1_4_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="64" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="4" bw="64" slack="0"/>
<pin id="310" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="6" bw="64" slack="0"/>
<pin id="312" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_1_4/5 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_word_num_bits_0_4_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_word_num_bits_0_4 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_word_num_bits_0_4_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="64" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="4" bw="64" slack="0"/>
<pin id="328" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="64" slack="0"/>
<pin id="330" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_0_4/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="3"/>
<pin id="339" dir="0" index="2" bw="64" slack="3"/>
<pin id="340" dir="0" index="3" bw="64" slack="3"/>
<pin id="341" dir="0" index="4" bw="64" slack="3"/>
<pin id="342" dir="0" index="5" bw="2" slack="1"/>
<pin id="343" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="y_assign/4 tmp_20/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln29_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_word_num_bits_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_load/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_word_num_bits_load_1_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_load_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_word_num_bits_load_2_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_load_2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_word_num_bits_0_0_load_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_0_0_load/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_word_num_bits_1_0_load_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_1_0_load/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_word_num_bits_2_0_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_2_0_load/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_word_num_bits_3_0_load_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_3_0_load/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln29_30_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="2" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_30/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln29_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln29_31_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_31/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln29_69_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="0" index="2" bw="64" slack="0"/>
<pin id="396" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_69/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln29_32_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_32/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln29_70_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="0"/>
<pin id="409" dir="0" index="2" bw="64" slack="0"/>
<pin id="410" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_70/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln29_71_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="64" slack="0"/>
<pin id="418" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_71/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln29_72_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="0"/>
<pin id="425" dir="0" index="2" bw="64" slack="0"/>
<pin id="426" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_72/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln29_73_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="0" index="2" bw="64" slack="0"/>
<pin id="434" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_73/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln29_74_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="64" slack="0"/>
<pin id="442" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_74/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln29_75_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="64" slack="0"/>
<pin id="449" dir="0" index="2" bw="64" slack="0"/>
<pin id="450" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_75/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln29_76_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="64" slack="0"/>
<pin id="458" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_76/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln29_77_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="64" slack="0"/>
<pin id="466" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_77/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln29_78_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="0" index="2" bw="64" slack="0"/>
<pin id="474" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_78/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln29_79_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="0"/>
<pin id="481" dir="0" index="2" bw="64" slack="0"/>
<pin id="482" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_79/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln29_80_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="64" slack="0"/>
<pin id="490" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_80/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln29_81_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="0" index="2" bw="64" slack="0"/>
<pin id="498" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_81/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln29_82_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="64" slack="0"/>
<pin id="506" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_82/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln29_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln29_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="1"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="store_ln29_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="0"/>
<pin id="523" dir="0" index="1" bw="64" slack="1"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="store_ln29_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="0"/>
<pin id="528" dir="0" index="1" bw="64" slack="1"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln29_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="1"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln29_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="1"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln29_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="0" index="1" bw="64" slack="1"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln29_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="1"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln400_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="0" index="1" bw="64" slack="0"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln400_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="0" index="1" bw="64" slack="0"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="store_ln400_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="0"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln400_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="0" index="1" bw="3" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln400/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="j_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="empty_163_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="0"/>
<pin id="580" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_163/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="y_0_load_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="1"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_0_load/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="y12_0_load_load_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="1"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y12_0_load/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="y210_0_load_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="1"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y210_0_load/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="mrv_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="256" slack="0"/>
<pin id="593" dir="0" index="1" bw="64" slack="0"/>
<pin id="594" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="mrv_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="256" slack="0"/>
<pin id="599" dir="0" index="1" bw="64" slack="0"/>
<pin id="600" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="mrv_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="256" slack="0"/>
<pin id="605" dir="0" index="1" bw="64" slack="0"/>
<pin id="606" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="mrv_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="256" slack="0"/>
<pin id="611" dir="0" index="1" bw="64" slack="0"/>
<pin id="612" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="i_66_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_66/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="i_97_cast_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="0"/>
<pin id="623" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_97_cast/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln403_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="0"/>
<pin id="627" dir="0" index="1" bw="3" slack="1"/>
<pin id="628" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln403/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="x_assign_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="0"/>
<pin id="633" dir="0" index="1" bw="64" slack="3"/>
<pin id="634" dir="0" index="2" bw="64" slack="3"/>
<pin id="635" dir="0" index="3" bw="64" slack="3"/>
<pin id="636" dir="0" index="4" bw="64" slack="3"/>
<pin id="637" dir="0" index="5" bw="2" slack="0"/>
<pin id="638" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="x_assign/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln397_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="0"/>
<pin id="643" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln397_8_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="0"/>
<pin id="647" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_8/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="mul_ln397_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="0"/>
<pin id="652" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln397/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="trunc_ln107_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="128" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="trunc_ln107_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="0"/>
<pin id="661" dir="0" index="1" bw="128" slack="0"/>
<pin id="662" dir="0" index="2" bw="8" slack="0"/>
<pin id="663" dir="0" index="3" bw="8" slack="0"/>
<pin id="664" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln107_1/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln48_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="2" slack="0"/>
<pin id="671" dir="0" index="1" bw="2" slack="1"/>
<pin id="672" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="y_read_assign_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="0"/>
<pin id="676" dir="0" index="1" bw="64" slack="0"/>
<pin id="677" dir="0" index="2" bw="64" slack="0"/>
<pin id="678" dir="0" index="3" bw="64" slack="0"/>
<pin id="679" dir="0" index="4" bw="64" slack="0"/>
<pin id="680" dir="0" index="5" bw="2" slack="1"/>
<pin id="681" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="y_read_assign/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln175_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="1"/>
<pin id="689" dir="0" index="1" bw="64" slack="0"/>
<pin id="690" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="icmp_ln176_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="0"/>
<pin id="694" dir="0" index="1" bw="64" slack="1"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln750_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln750/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln175_4_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="0"/>
<pin id="703" dir="0" index="1" bw="64" slack="0"/>
<pin id="704" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_4/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="icmp_ln176_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="0"/>
<pin id="713" dir="0" index="1" bw="64" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_1/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln177_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln177_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln177_4_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_4/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="k_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="0"/>
<pin id="733" dir="0" index="1" bw="64" slack="1"/>
<pin id="734" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="store_ln406_store_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="0"/>
<pin id="738" dir="0" index="1" bw="64" slack="3"/>
<pin id="739" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln406/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="store_ln406_store_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="0"/>
<pin id="743" dir="0" index="1" bw="64" slack="3"/>
<pin id="744" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln406/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln406_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="0"/>
<pin id="748" dir="0" index="1" bw="64" slack="3"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln406/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="add_ln400_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="3" slack="3"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln400/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="xor_ln50_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="2" slack="3"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_s_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="0"/>
<pin id="764" dir="0" index="1" bw="64" slack="5"/>
<pin id="765" dir="0" index="2" bw="64" slack="5"/>
<pin id="766" dir="0" index="3" bw="64" slack="5"/>
<pin id="767" dir="0" index="4" bw="64" slack="5"/>
<pin id="768" dir="0" index="5" bw="2" slack="0"/>
<pin id="769" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="mul_ln409_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="0"/>
<pin id="774" dir="0" index="1" bw="64" slack="0"/>
<pin id="775" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln409/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln409_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="1"/>
<pin id="780" dir="0" index="1" bw="64" slack="1"/>
<pin id="781" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln409/6 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln409_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="0"/>
<pin id="786" dir="0" index="1" bw="64" slack="0"/>
<pin id="787" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln409_1/6 "/>
</bind>
</comp>

<comp id="790" class="1005" name="p_word_num_bits_load63_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="1"/>
<pin id="792" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_load63 "/>
</bind>
</comp>

<comp id="796" class="1005" name="p_word_num_bits_load_168_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="1"/>
<pin id="798" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_load_168 "/>
</bind>
</comp>

<comp id="802" class="1005" name="p_word_num_bits_load_273_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="1"/>
<pin id="804" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_load_273 "/>
</bind>
</comp>

<comp id="808" class="1005" name="p_word_num_bits_0_0_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="64" slack="1"/>
<pin id="810" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_0_0 "/>
</bind>
</comp>

<comp id="814" class="1005" name="p_word_num_bits_1_0_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="64" slack="1"/>
<pin id="816" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_1_0 "/>
</bind>
</comp>

<comp id="820" class="1005" name="p_word_num_bits_2_0_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="64" slack="1"/>
<pin id="822" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_2_0 "/>
</bind>
</comp>

<comp id="826" class="1005" name="p_word_num_bits_3_0_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="64" slack="1"/>
<pin id="828" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_3_0 "/>
</bind>
</comp>

<comp id="832" class="1005" name="y3_read_1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="3"/>
<pin id="834" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="y3_read_1 "/>
</bind>
</comp>

<comp id="839" class="1005" name="y2_read_1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="64" slack="3"/>
<pin id="841" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="y2_read_1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="y12_read_1_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="64" slack="3"/>
<pin id="848" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="y12_read_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="y_read_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="3"/>
<pin id="855" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="y_read_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="add_ln29_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2" slack="0"/>
<pin id="862" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="865" class="1005" name="select_ln29_70_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="1"/>
<pin id="867" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_70 "/>
</bind>
</comp>

<comp id="870" class="1005" name="select_ln29_73_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="64" slack="1"/>
<pin id="872" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_73 "/>
</bind>
</comp>

<comp id="875" class="1005" name="select_ln29_75_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="64" slack="1"/>
<pin id="877" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_75 "/>
</bind>
</comp>

<comp id="880" class="1005" name="select_ln29_76_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="64" slack="1"/>
<pin id="882" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_76 "/>
</bind>
</comp>

<comp id="888" class="1005" name="y_0_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="64" slack="0"/>
<pin id="890" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="y_0 "/>
</bind>
</comp>

<comp id="895" class="1005" name="y12_0_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="0"/>
<pin id="897" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="y12_0 "/>
</bind>
</comp>

<comp id="902" class="1005" name="y210_0_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="0"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="y210_0 "/>
</bind>
</comp>

<comp id="909" class="1005" name="icmp_ln400_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="1"/>
<pin id="911" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln400 "/>
</bind>
</comp>

<comp id="913" class="1005" name="j_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="3" slack="0"/>
<pin id="915" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="918" class="1005" name="empty_163_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="2" slack="1"/>
<pin id="920" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_163 "/>
</bind>
</comp>

<comp id="925" class="1005" name="i_66_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="2" slack="0"/>
<pin id="927" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_66 "/>
</bind>
</comp>

<comp id="930" class="1005" name="icmp_ln403_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln403 "/>
</bind>
</comp>

<comp id="934" class="1005" name="trunc_ln107_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="64" slack="1"/>
<pin id="936" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107 "/>
</bind>
</comp>

<comp id="940" class="1005" name="trunc_ln107_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="64" slack="1"/>
<pin id="942" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="add_ln48_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="2" slack="1"/>
<pin id="947" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="950" class="1005" name="k_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="64" slack="0"/>
<pin id="952" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="955" class="1005" name="add_ln400_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="3" slack="1"/>
<pin id="957" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln400 "/>
</bind>
</comp>

<comp id="960" class="1005" name="add_ln409_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="1"/>
<pin id="962" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln409_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="140"><net_src comp="134" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="150"><net_src comp="144" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="160"><net_src comp="154" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="170"><net_src comp="164" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="214"><net_src comp="131" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="226"><net_src comp="141" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="238"><net_src comp="151" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="250"><net_src comp="161" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="264" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="278"><net_src comp="208" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="208" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="208" pin="4"/><net_sink comp="268" pin=4"/></net>

<net id="281"><net_src comp="268" pin="8"/><net_sink comp="264" pin=0"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="296"><net_src comp="220" pin="4"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="220" pin="4"/><net_sink comp="286" pin=4"/></net>

<net id="298"><net_src comp="220" pin="4"/><net_sink comp="286" pin=6"/></net>

<net id="299"><net_src comp="286" pin="8"/><net_sink comp="282" pin=0"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="314"><net_src comp="232" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="232" pin="4"/><net_sink comp="304" pin=4"/></net>

<net id="316"><net_src comp="232" pin="4"/><net_sink comp="304" pin=6"/></net>

<net id="317"><net_src comp="304" pin="8"/><net_sink comp="300" pin=0"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="332"><net_src comp="244" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="244" pin="4"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="244" pin="4"/><net_sink comp="322" pin=6"/></net>

<net id="335"><net_src comp="322" pin="8"/><net_sink comp="318" pin=0"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="349"><net_src comp="124" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="14" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="376"><net_src comp="124" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="16" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="369" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="18" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="124" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="14" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="369" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="378" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="124" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="12" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="369" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="392" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="372" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="18" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="366" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="386" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="366" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="414" pin="3"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="400" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="366" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="422" pin="3"/><net_sink comp="430" pin=2"/></net>

<net id="443"><net_src comp="386" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="18" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="363" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="400" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="363" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="438" pin="3"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="400" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="18" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="360" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="372" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="18" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="357" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="475"><net_src comp="386" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="357" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="462" pin="3"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="400" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="357" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="470" pin="3"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="386" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="18" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="354" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="400" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="354" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="486" pin="3"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="400" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="18" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="351" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="124" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="20" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="406" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="430" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="446" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="454" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="478" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="494" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="502" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="478" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="494" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="502" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="187" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="30" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="187" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="32" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="187" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="595"><net_src comp="34" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="582" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="585" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="588" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="134" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="198" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="14" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="198" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="171" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="639"><net_src comp="36" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="198" pin="4"/><net_sink comp="631" pin=5"/></net>

<net id="644"><net_src comp="631" pin="6"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="336" pin="6"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="641" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="665"><net_src comp="38" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="649" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="40" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="668"><net_src comp="42" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="673"><net_src comp="198" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="682"><net_src comp="36" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="244" pin="4"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="232" pin="4"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="220" pin="4"/><net_sink comp="674" pin=3"/></net>

<net id="686"><net_src comp="208" pin="4"/><net_sink comp="674" pin=4"/></net>

<net id="691"><net_src comp="674" pin="6"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="687" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="687" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="256" pin="4"/><net_sink comp="701" pin=1"/></net>

<net id="707"><net_src comp="701" pin="2"/><net_sink comp="268" pin=6"/></net>

<net id="708"><net_src comp="701" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="709"><net_src comp="701" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="710"><net_src comp="701" pin="2"/><net_sink comp="322" pin=4"/></net>

<net id="715"><net_src comp="701" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="687" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="697" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="701" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="701" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="701" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="755"><net_src comp="171" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="54" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="20" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="770"><net_src comp="36" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="771"><net_src comp="757" pin="2"/><net_sink comp="762" pin=5"/></net>

<net id="776"><net_src comp="336" pin="6"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="762" pin="6"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="252" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="205" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="772" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="793"><net_src comp="56" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="799"><net_src comp="60" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="805"><net_src comp="64" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="811"><net_src comp="68" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="817"><net_src comp="72" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="823"><net_src comp="76" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="829"><net_src comp="80" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="835"><net_src comp="96" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="631" pin=4"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="762" pin=4"/></net>

<net id="842"><net_src comp="102" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="631" pin=3"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="336" pin=3"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="762" pin=3"/></net>

<net id="849"><net_src comp="108" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="852"><net_src comp="846" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="856"><net_src comp="114" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="863"><net_src comp="345" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="868"><net_src comp="406" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="873"><net_src comp="430" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="878"><net_src comp="446" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="883"><net_src comp="454" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="891"><net_src comp="84" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="894"><net_src comp="888" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="898"><net_src comp="88" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="901"><net_src comp="895" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="905"><net_src comp="92" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="912"><net_src comp="566" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="572" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="921"><net_src comp="578" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="336" pin=5"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="924"><net_src comp="918" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="928"><net_src comp="615" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="933"><net_src comp="625" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="655" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="943"><net_src comp="659" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="948"><net_src comp="669" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="674" pin=5"/></net>

<net id="953"><net_src comp="731" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="958"><net_src comp="751" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="963"><net_src comp="784" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator*=<256u, uint<256u>, void>.1 : y_read | {1 }
	Port: operator*=<256u, uint<256u>, void>.1 : y12_read | {1 }
	Port: operator*=<256u, uint<256u>, void>.1 : y2_read | {1 }
	Port: operator*=<256u, uint<256u>, void>.1 : y3_read | {1 }
  - Chain level:
	State 1
	State 2
		add_ln29 : 1
		icmp_ln29_30 : 1
		select_ln29 : 2
		icmp_ln29_31 : 1
		select_ln29_69 : 3
		icmp_ln29_32 : 1
		select_ln29_70 : 4
		select_ln29_71 : 2
		select_ln29_72 : 3
		select_ln29_73 : 4
		select_ln29_74 : 2
		select_ln29_75 : 3
		select_ln29_76 : 2
		select_ln29_77 : 2
		select_ln29_78 : 3
		select_ln29_79 : 4
		select_ln29_80 : 2
		select_ln29_81 : 3
		select_ln29_82 : 2
		icmp_ln29 : 1
		store_ln29 : 5
		store_ln29 : 5
		store_ln29 : 4
		store_ln29 : 3
		store_ln29 : 5
		store_ln29 : 4
		store_ln29 : 3
		br_ln29 : 2
		store_ln400 : 5
		store_ln400 : 4
		store_ln400 : 3
	State 3
		icmp_ln400 : 1
		j_1 : 1
		br_ln400 : 2
		empty_163 : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		ret_ln409 : 5
	State 4
		i_66 : 1
		i_97_cast : 1
		icmp_ln403 : 2
		br_ln403 : 3
		x_assign : 1
		zext_ln397 : 2
		zext_ln397_8 : 1
		mul_ln397 : 3
		trunc_ln107 : 4
		trunc_ln107_1 : 4
		add_ln48 : 1
	State 5
		y_read_assign : 1
		add_ln175 : 2
		icmp_ln176 : 3
		zext_ln750 : 4
		add_ln175_4 : 3
		icmp_ln176_1 : 4
		zext_ln177 : 5
		add_ln177 : 6
		zext_ln177_4 : 7
		k : 8
		store_ln406 : 4
		store_ln406 : 4
		store_ln406 : 4
		p_word_num_bits_3_4 : 4
		p_word_num_bits_2_4 : 4
		p_word_num_bits_1_4 : 4
		p_word_num_bits_0_4 : 4
	State 6
		mul_ln409 : 1
		add_ln409_1 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln29_fu_378   |    0    |    0    |    64   |
|          |  select_ln29_69_fu_392 |    0    |    0    |    64   |
|          |  select_ln29_70_fu_406 |    0    |    0    |    64   |
|          |  select_ln29_71_fu_414 |    0    |    0    |    64   |
|          |  select_ln29_72_fu_422 |    0    |    0    |    64   |
|          |  select_ln29_73_fu_430 |    0    |    0    |    64   |
|          |  select_ln29_74_fu_438 |    0    |    0    |    64   |
|  select  |  select_ln29_75_fu_446 |    0    |    0    |    64   |
|          |  select_ln29_76_fu_454 |    0    |    0    |    64   |
|          |  select_ln29_77_fu_462 |    0    |    0    |    64   |
|          |  select_ln29_78_fu_470 |    0    |    0    |    64   |
|          |  select_ln29_79_fu_478 |    0    |    0    |    64   |
|          |  select_ln29_80_fu_486 |    0    |    0    |    64   |
|          |  select_ln29_81_fu_494 |    0    |    0    |    64   |
|          |  select_ln29_82_fu_502 |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln29_fu_345    |    0    |    0    |    9    |
|          |       j_1_fu_572       |    0    |    0    |    10   |
|          |       i_66_fu_615      |    0    |    0    |    9    |
|          |     add_ln48_fu_669    |    0    |    0    |    9    |
|          |    add_ln175_fu_687    |    0    |    0    |    71   |
|    add   |   add_ln175_4_fu_701   |    0    |    0    |    71   |
|          |    add_ln177_fu_721    |    0    |    0    |    9    |
|          |        k_fu_731        |    0    |    0    |    71   |
|          |    add_ln400_fu_751    |    0    |    0    |    10   |
|          |    add_ln409_fu_778    |    0    |    0    |    64   |
|          |   add_ln409_1_fu_784   |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|
|          |   icmp_ln29_30_fu_372  |    0    |    0    |    8    |
|          |   icmp_ln29_31_fu_386  |    0    |    0    |    8    |
|          |   icmp_ln29_32_fu_400  |    0    |    0    |    8    |
|   icmp   |    icmp_ln29_fu_510    |    0    |    0    |    8    |
|          |    icmp_ln400_fu_566   |    0    |    0    |    8    |
|          |    icmp_ln403_fu_625   |    0    |    0    |    8    |
|          |    icmp_ln176_fu_692   |    0    |    0    |    29   |
|          |   icmp_ln176_1_fu_711  |    0    |    0    |    29   |
|----------|------------------------|---------|---------|---------|
|    mul   |    mul_ln397_fu_649    |    8    |    0    |    45   |
|          |    mul_ln409_fu_772    |    8    |    0    |    45   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_336       |    0    |    0    |    20   |
|    mux   |     x_assign_fu_631    |    0    |    0    |    20   |
|          |  y_read_assign_fu_674  |    0    |    0    |    20   |
|          |      tmp_s_fu_762      |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln50_fu_757    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |  y3_read_1_read_fu_96  |    0    |    0    |    0    |
|   read   |  y2_read_1_read_fu_102 |    0    |    0    |    0    |
|          | y12_read_1_read_fu_108 |    0    |    0    |    0    |
|          |  y_read_1_read_fu_114  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    empty_163_fu_578    |    0    |    0    |    0    |
|          |   trunc_ln107_fu_655   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       mrv_fu_591       |    0    |    0    |    0    |
|insertvalue|      mrv_1_fu_597      |    0    |    0    |    0    |
|          |      mrv_2_fu_603      |    0    |    0    |    0    |
|          |      mrv_3_fu_609      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    i_97_cast_fu_621    |    0    |    0    |    0    |
|          |    zext_ln397_fu_641   |    0    |    0    |    0    |
|   zext   |   zext_ln397_8_fu_645  |    0    |    0    |    0    |
|          |    zext_ln750_fu_697   |    0    |    0    |    0    |
|          |    zext_ln177_fu_717   |    0    |    0    |    0    |
|          |   zext_ln177_4_fu_727  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|  trunc_ln107_1_fu_659  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    16   |    0    |   1635  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|        add_ln29_reg_860        |    2   |
|        add_ln400_reg_955       |    3   |
|       add_ln409_1_reg_960      |   64   |
|        add_ln48_reg_945        |    2   |
|        empty_163_reg_918       |    2   |
|          i_66_reg_925          |    2   |
|            i_reg_194           |    2   |
|       icmp_ln400_reg_909       |    1   |
|       icmp_ln403_reg_930       |    1   |
|       indvars_iv_reg_171       |    3   |
|           j_1_reg_913          |    3   |
|            j_reg_183           |    3   |
|            k_reg_950           |   64   |
|   p_word_num_bits_0_0_reg_808  |   64   |
|   p_word_num_bits_0_2_reg_161  |   64   |
|   p_word_num_bits_0_3_reg_240  |   64   |
|   p_word_num_bits_0_4_reg_318  |   64   |
|   p_word_num_bits_1_0_reg_814  |   64   |
|   p_word_num_bits_1_2_reg_151  |   64   |
|   p_word_num_bits_1_3_reg_228  |   64   |
|   p_word_num_bits_1_4_reg_300  |   64   |
|   p_word_num_bits_2_0_reg_820  |   64   |
|   p_word_num_bits_2_2_reg_141  |   64   |
|   p_word_num_bits_2_3_reg_216  |   64   |
|   p_word_num_bits_2_4_reg_282  |   64   |
|   p_word_num_bits_3_0_reg_826  |   64   |
|   p_word_num_bits_3_2_reg_131  |   64   |
|   p_word_num_bits_3_3_reg_205  |   64   |
|   p_word_num_bits_3_4_reg_264  |   64   |
| p_word_num_bits_load63_reg_790 |   64   |
|p_word_num_bits_load_168_reg_796|   64   |
|p_word_num_bits_load_273_reg_802|   64   |
|        phi_ln29_reg_120        |    2   |
|     select_ln29_70_reg_865     |   64   |
|     select_ln29_73_reg_870     |   64   |
|     select_ln29_75_reg_875     |   64   |
|     select_ln29_76_reg_880     |   64   |
|      trunc_ln107_1_reg_940     |   64   |
|       trunc_ln107_reg_934      |   64   |
|          y12_0_reg_895         |   64   |
|       y12_read_1_reg_846       |   64   |
|         y210_0_reg_902         |   64   |
|        y2_read_1_reg_839       |   64   |
|        y3_read_1_reg_832       |   64   |
|           y_0_reg_888          |   64   |
|        y_read_1_reg_853        |   64   |
|     y_read_assign_1_reg_252    |   64   |
+--------------------------------+--------+
|              Total             |  2266  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    indvars_iv_reg_171   |  p0  |   2  |   3  |    6   ||    9    |
| y_read_assign_1_reg_252 |  p0  |   2  |  64  |   128  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   134  ||   0.92  ||    18   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |  1635  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |  2266  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    0   |  2266  |  1653  |
+-----------+--------+--------+--------+--------+
