module wideexpr_00014(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 5'sb01110;
  assign y1 = 3'sb101;
  assign y2 = -($unsigned(((ctrl[3]?((ctrl[4]?6'sb100101:s4))&((2'sb11)>>>(1'sb0)):($signed(2'sb11))<<($signed(2'b10))))<<<((ctrl[2]?((ctrl[5]?s1:s0))|(s6):-((s2)<<(1'sb0))))));
  assign y3 = u5;
  assign y4 = +((u0)-(({4{(s0)!=(((s4)<<<(u5))>>((s5)-(s6)))}})^~(&(-({(1'sb0)<=(2'sb01),(4'sb0101)&(s4),(s7)+(s0)})))));
  assign y5 = s1;
  assign y6 = s6;
  assign y7 = ((-(+(6'sb101011)))&($signed(((ctrl[3]?$signed((ctrl[5]?s7:(s3)|(3'sb001))):s2))!=(((((s3)^~(s0))<<<(+(s3)))&(-(+(2'b10))))&(+({2{(s5)^(s2)}}))))))<<<((ctrl[3]?((ctrl[3]?~&((($signed(s7))<=((5'sb11010)&(1'sb1)))-(({4{s6}})>=($signed(4'sb0000)))):{(~(4'b1110))^~(s5),s0,u4}))>>>(+(4'b1000)):&(((-($signed((ctrl[2]?s3:s0))))<((s6)^~(4'sb0111)))<<(s5))));
endmodule
