
---------- Begin Simulation Statistics ----------
final_tick                               1423611198500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 542349                       # Simulator instruction rate (inst/s)
host_mem_usage                                 948248                       # Number of bytes of host memory used
host_op_rate                                   947844                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3872.04                       # Real time elapsed on the host
host_tick_rate                               58222231                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000005                       # Number of instructions simulated
sim_ops                                    3670094218                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.225439                       # Number of seconds simulated
sim_ticks                                225439046500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1878                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          219                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      5720687                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    106861787                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     56476980                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     73494526                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     17017546                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     122598894                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       6106559                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4224504                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       486941591                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      671522578                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      5721192                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         93217252                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    147478825                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls        81480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    169016837                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1710286704                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    425570653                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     4.018808                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.336568                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     94054579     22.10%     22.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     60838993     14.30%     36.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     31289840      7.35%     43.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     31176733      7.33%     51.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     25682989      6.03%     57.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     13431514      3.16%     60.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      7702554      1.81%     62.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13914626      3.27%     65.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    147478825     34.65%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    425570653                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        509833341                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      4438179                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1402097292                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           405805883                       # Number of loads committed
system.switch_cpus_1.commit.membars             54320                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5766398      0.34%      0.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    889862115     52.03%     52.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult     28475289      1.66%     54.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4999721      0.29%     54.32% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     83281834      4.87%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      3848070      0.22%     59.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        10022      0.00%     59.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3086444      0.18%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     63108592      3.69%     63.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp        69328      0.00%     63.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt      6175607      0.36%     63.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      2105937      0.12%     63.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    102221097      5.98%     69.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt      1180697      0.07%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    248564938     14.53%     84.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     62716108      3.67%     88.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    157240945      9.19%     97.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     47573562      2.78%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1710286704                       # Class of committed instruction
system.switch_cpus_1.commit.refs            516095553                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1710286704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.450878                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.450878                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    120429876                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1977087557                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       48677096                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       229920399                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      5857298                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     45611486                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         421904876                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              197924                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         113939462                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               61644                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         122598894                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       111581115                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           420698013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       822909                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          436                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1185459666                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1037                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         5084                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      11714596                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.271911                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     23934305                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     62583539                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.629224                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    450496173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.574905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.448277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      121854461     27.05%     27.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       19079263      4.24%     31.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       14398907      3.20%     34.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34409526      7.64%     42.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       18488990      4.10%     46.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14241239      3.16%     49.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       22963606      5.10%     54.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       13553684      3.01%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      191506497     42.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    450496173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       661456409                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      464433524                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                381920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      7298389                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       97967133                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.981477                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          536708939                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        113935978                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      19148891                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    434926182                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        85830                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1036735                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    123789492                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1879294836                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    422772961                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     14959689                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1795160700                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        26577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      3991145                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      5857298                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      4159585                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       142694                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     51532558                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        30226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       166613                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       316265                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     29120275                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     13499817                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       166613                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      6409256                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       889133                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2008752097                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1788321463                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.645424                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1296496284                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.966308                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1792018795                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2489901740                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1144829599                       # number of integer regfile writes
system.switch_cpus_1.ipc                     2.217894                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               2.217894                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6884665      0.38%      0.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    956073812     52.82%     53.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult     29290538      1.62%     54.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5185833      0.29%     55.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     86591594      4.78%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         1979      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      3955102      0.22%     60.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     60.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        10278      0.00%     60.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      3209400      0.18%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     63275753      3.50%     63.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp        72317      0.00%     63.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt      6353142      0.35%     64.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      2127758      0.12%     64.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    102981025      5.69%     69.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt      1202502      0.07%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    265205014     14.65%     84.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     67533413      3.73%     88.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    162101725      8.96%     97.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     48064542      2.66%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1810120392                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     529017205                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   1050262124                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    517346676                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    547810681                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          28829366                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.015927                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       8789509     30.49%     30.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     30.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     30.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd           23      0.00%     30.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     30.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt           14      0.00%     30.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     30.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     30.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     30.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     30.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     30.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     30.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     30.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       166596      0.58%     31.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc        82944      0.29%     31.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     31.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd      1350843      4.69%     36.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     36.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     36.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt           26      0.00%     36.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv          425      0.00%     36.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     36.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult      2265523      7.86%     43.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt         6018      0.02%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     43.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     11068367     38.39%     82.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      1076441      3.73%     86.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      3688669     12.79%     98.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       333968      1.16%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1303047888                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3052743039                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1270974787                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1500652084                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1879038257                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1810120392                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       256579                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    169008041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3438843                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       175099                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    273997599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    450496173                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     4.018059                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.775716                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     74840668     16.61%     16.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     36548528      8.11%     24.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     41879034      9.30%     34.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     46794622     10.39%     44.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     42653595      9.47%     53.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     48699290     10.81%     64.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     48812703     10.84%     75.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     39698982      8.81%     84.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     70568751     15.66%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    450496173                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 4.014656                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         111582541                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                8176                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     38078679                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     19298436                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    434926182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    123789492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     746145568                       # number of misc regfile reads
system.switch_cpus_1.numCycles              450878093                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      26069980                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2184508352                       # Number of HB maps that are committed
system.switch_cpus_1.rename.FullRegisterEvents         5156                       # Number of times there has been no free registers
system.switch_cpus_1.rename.IQFullEvents     25488122                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       67398807                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     41662893                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1835150                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4801717837                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1943213269                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2456745487                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       255297145                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     17453308                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      5857298                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     95869677                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      272237001                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    685419042                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   2748727319                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         3248                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         1076                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       187876017                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         1076                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2157395369                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3783883326                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 54428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          789                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6841601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18913                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13671849                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18913                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       229131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       458058                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                917                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          910                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq                22                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           917                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         2817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         2817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       118336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       118336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  118336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 939                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5735000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5090500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1423611198500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1423611198500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4278343                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4995551                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1910459                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          172095                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11353                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2551905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2551905                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1910459                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2367884                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5731377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14782073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20513450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    244538752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    622545344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              867084096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          247857                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12036416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7089458                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002779                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052643                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7069756     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19702      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7089458                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13553865500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7385492235                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2869133097                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      1873379                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      4727942                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6601321                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      1873379                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      4727942                       # number of overall hits
system.l2.overall_hits::total                 6601321                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst        37080                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       191847                       # number of demand (read+write) misses
system.l2.demand_misses::total                 228927                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst        37080                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       191847                       # number of overall misses
system.l2.overall_misses::total                228927                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    849293500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   4147248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4996542000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    849293500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   4147248500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4996542000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      1910459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4919789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6830248                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1910459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4919789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6830248                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.019409                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.038995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.033517                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.019409                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.038995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.033517                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 22904.355448                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 21617.479033                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 21825.918306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 22904.355448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 21617.479033                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 21825.918306                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              188069                       # number of writebacks
system.l2.writebacks::total                    188069                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst        37080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       191847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            228927                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst        37080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       191847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           228927                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    663893500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   3188013500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3851907000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    663893500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   3188013500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3851907000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.019409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.038995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.033517                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.019409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.038995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.033517                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 17904.355448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 16617.479033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 16825.918306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 17904.355448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 16617.479033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 16825.918306                       # average overall mshr miss latency
system.l2.replacements                         247857                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4807482                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4807482                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4807482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4807482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1909672                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1909672                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1909672                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1909672                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        11353                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11353                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        11353                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11353                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data      2393415                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2393415                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       158490                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              158490                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   3409272000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3409272000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2551905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2551905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.062107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.062107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 21510.959682                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 21510.959682                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       158490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         158490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2616822000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2616822000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.062107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.062107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 16510.959682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 16510.959682                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1873379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1873379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst        37080                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37080                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    849293500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    849293500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1910459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1910459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.019409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 22904.355448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 22904.355448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst        37080                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37080                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    663893500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    663893500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.019409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 17904.355448                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 17904.355448                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      2334527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2334527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        33357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data    737976500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    737976500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      2367884                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2367884                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.014087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.014087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 22123.587253                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 22123.587253                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        33357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data    571191500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    571191500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.014087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.014087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 17123.587253                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 17123.587253                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    14894950                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    251953                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     59.117970                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     366.981551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.071485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.086151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.115627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     2.952292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   610.328523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3111.464371                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.089595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.149006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.759635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2983                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 109616337                       # Number of tag accesses
system.l2.tags.data_accesses                109616337                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                  13670926                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims            247857                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                       13671060                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst        36392                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       191596                       # number of demand (read+write) hits
system.l3.demand_hits::total                   227988                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst        36392                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       191596                       # number of overall hits
system.l3.overall_hits::total                  227988                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          688                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data          251                       # number of demand (read+write) misses
system.l3.demand_misses::total                    939                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          688                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data          251                       # number of overall misses
system.l3.overall_misses::total                   939                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     58250000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     21480000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         79730000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     58250000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     21480000                       # number of overall miss cycles
system.l3.overall_miss_latency::total        79730000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst        37080                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       191847                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               228927                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst        37080                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       191847                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              228927                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.018554                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.001308                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.004102                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.018554                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.001308                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.004102                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 84665.697674                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 85577.689243                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 84909.478168                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 84665.697674                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 85577.689243                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 84909.478168                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks                 910                       # number of writebacks
system.l3.writebacks::total                       910                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          688                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data          251                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               939                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          688                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data          251                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              939                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     51370000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data     18970000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     70340000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     51370000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data     18970000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     70340000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.018554                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.001308                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.004102                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.018554                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.001308                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.004102                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 74665.697674                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 75577.689243                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 74909.478168                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 74665.697674                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 75577.689243                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 74909.478168                       # average overall mshr miss latency
system.l3.replacements                            939                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       188069                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           188069                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       188069                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       188069                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       158468                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                158468                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data           22                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  22                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data      1589500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total       1589500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       158490                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            158490                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.000139                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.000139                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data        72250                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total        72250                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data           22                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             22                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data      1369500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total      1369500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.000139                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.000139                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data        62250                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total        62250                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst        36392                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data        33128                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             69520                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst          688                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          229                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             917                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst     58250000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data     19890500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     78140500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst        37080                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data        33357                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         70437                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.018554                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.006865                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.013019                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 84665.697674                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 86858.078603                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 85213.195202                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst          688                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          229                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          917                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst     51370000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     17600500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     68970500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.018554                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.006865                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.013019                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 74665.697674                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 76858.078603                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 75213.195202                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      818712                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     33707                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     24.289079                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks              2                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst      3859.909638                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     28029.641697                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   658.232247                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data   218.216419                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000061                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.117795                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.855397                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.020088                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.006659                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   7329867                       # Number of tag accesses
system.l3.tags.data_accesses                  7329867                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                    458058                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims               939                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                         458058                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             70437                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       188979                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           41091                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           158490                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          158490                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        70437                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       686985                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     26687744                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                             939                       # Total snoops (count)
system.tol3bus.snoopTraffic                     58240                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           229866                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 229866    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             229866                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          417098000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         343390500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        44032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data        16064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              60096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        44032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        58240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           58240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data          251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       195317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data        71257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                266573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       195317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           195317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         258340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               258340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         258340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       195317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data        71257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               524914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples       251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.216868382500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           50                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           50                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               60657                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                836                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        910                       # Number of write requests accepted
system.mem_ctrls.readBursts                       939                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      910                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               46                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     14010500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                31616750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14920.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33670.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      308                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     352                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   939                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  910                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.257511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.716954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    83.851626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          839     72.02%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          254     21.80%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48      4.12%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      1.12%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      0.43%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      0.26%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.17%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1165                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.600000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.432370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.982945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             1      2.00%      2.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17            10     20.00%     22.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            29     58.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21             9     18.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37             1      2.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            50                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.720000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.688545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.050559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12     24.00%     24.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28     56.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            50                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  60096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   56704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   60096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                58240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  209012794000                       # Total gap between requests
system.mem_ctrls.avgGap                  113040991.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        44032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data        16064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        56704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 195316.652920637687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 71256.511457965200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 251526.968732100300                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data          251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          910                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     23007500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data      8609250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3117709642500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     33441.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     34299.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 3426054552.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    35.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3698520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1965810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2706060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1873980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17796286560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3619415640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      83520664800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       104946611370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.521004                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 217105694250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7528040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    809891500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4619580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2455365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3998400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2750940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17796286560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3687222840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      83463564000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       104960897685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.584376                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 216956317750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7528040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    959268000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1400419550                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    143328597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    109566785                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1653314932                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1400419550                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    143328597                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    109566785                       # number of overall hits
system.cpu.icache.overall_hits::total      1653314932                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      2137048                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       128723                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      2014323                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4280094                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2137048                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       128723                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      2014323                       # number of overall misses
system.cpu.icache.overall_misses::total       4280094                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    915937000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  14619866994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15535803994                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    915937000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  14619866994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15535803994                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1402556598                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    143457320                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    111581108                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1657595026                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1402556598                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    143457320                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    111581108                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1657595026                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001524                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000897                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.018053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002582                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001524                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000897                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.018053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002582                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  7115.565983                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst  7257.955648                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3629.781027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  7115.565983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst  7257.955648                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3629.781027                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3092                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               156                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.820513                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4175718                       # number of writebacks
system.cpu.icache.writebacks::total           4175718                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       103864                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       103864                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       103864                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       103864                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       128723                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1910459                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2039182                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       128723                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1910459                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2039182                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    851575500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  13302829494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14154404994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    851575500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  13302829494                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14154404994                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000897                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.017122                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001230                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000897                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.017122                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001230                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  6615.565983                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  6963.158850                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6941.217113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  6615.565983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  6963.158850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6941.217113                       # average overall mshr miss latency
system.cpu.icache.replacements                4175718                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1400419550                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    143328597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    109566785                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1653314932                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2137048                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       128723                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      2014323                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4280094                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    915937000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  14619866994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15535803994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1402556598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    143457320                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    111581108                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1657595026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001524                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000897                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.018053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002582                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  7115.565983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst  7257.955648                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3629.781027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       103864                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       103864                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       128723                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1910459                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2039182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    851575500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  13302829494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14154404994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000897                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.017122                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  6615.565983                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  6963.158850                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6941.217113                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.984730                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1657491162                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4176230                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            396.886944                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   406.060239                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    25.832956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    80.091535                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.050455                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.156429                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6634556334                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6634556334                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1657491162                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      4176230                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1657595026                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    469280666                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     52763369                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    469761751                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        991805786                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    469909848                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     52763369                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    469761751                       # number of overall hits
system.cpu.dcache.overall_hits::total       992434968                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3925356                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       610160                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     10393839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14929355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3925590                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       610160                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     10393839                       # number of overall misses
system.cpu.dcache.overall_misses::total      14929589                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4446640500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  67247003543                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  71693644043                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4446640500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  67247003543                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  71693644043                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    473206022                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     53373529                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    480155590                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1006735141                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    473835438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     53373529                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    480155590                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1007364557                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008295                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.011432                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.021647                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.011432                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.021647                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014820                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  7287.663072                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data  6469.890821                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4802.192998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  7287.663072                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data  6469.890821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4802.117730                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       620286                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            159741                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.883073                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9268661                       # number of writebacks
system.cpu.dcache.writebacks::total           9268661                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5462761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5462761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5462761                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5462761                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       610160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4931078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5541238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       610160                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4931078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5541238                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   4141560500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  37555625561                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41697186061                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   4141560500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  37555625561                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41697186061                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011432                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010270                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005504                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005501                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  6787.663072                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data  7616.108600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7524.886327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  6787.663072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data  7616.108600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7524.886327                       # average overall mshr miss latency
system.cpu.dcache.replacements                9454278                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    358311928                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     44312838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    362035673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       764660439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1970531                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       309230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      7828097                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10107858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2231454000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  45015858500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47247312500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    360282459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     44622068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    369863770                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    774768297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.006930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.021165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  7216.162727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data  5750.549399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4674.315023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5460029                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5460029                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       309230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      2368068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2677298                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2076839000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  16619874500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18696713500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.006930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.006403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  6716.162727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data  7018.326543                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  6983.426387                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    110968738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8450531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    107726078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227145347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1954825                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       300930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2565742                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4821497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2215186500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  22231145043                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24446331543                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112923563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8751461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    110291820                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    231966844                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.034386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.023263                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020785                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  7361.135480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data  8664.606591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5070.278286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         2732                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2732                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       300930                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2563010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2863940                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2064721500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  20935751061                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23000472561                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.023238                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  6861.135480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data  8168.423479                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8031.059506                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       629182                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        629182                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          234                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          234                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       629416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       629416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000372                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000372                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993620                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1001903863                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9454790                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.967860                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   394.039233                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    36.878681                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    81.075707                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.769608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.072029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.158351                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4038913018                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4038913018                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse        1001903863                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims      9454790                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan             1007364557                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423611198500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1094711409000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 328899789500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
