Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 23:37:06 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                             Violations  
-------  --------  ------------------------------------------------------  ----------  
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal              2           
XDCC-7   Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     82.021        0.000                      0                 1013        0.116        0.000                      0                 1013        3.000        0.000                       0                   414  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_0                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_10_1       82.021        0.000                      0                 1013        0.116        0.000                      0                 1013       49.500        0.000                       0                   410  
  clkfbout_clk_10_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_out1_clk_10_1                     
(none)             clkfbout_clk_10_1                     
(none)                                clk_out1_clk_10_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10_1
  To Clock:  clk_out1_clk_10_1

Setup :            0  Failing Endpoints,  Worst Slack       82.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.021ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        17.003ns  (logic 3.436ns (20.209%)  route 13.567ns (79.791%))
  Logic Levels:           13  (CARRY4=3 LUT3=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 98.559 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.557    -0.896    sm/clk_out1
    SLICE_X49Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  sm/D_states_q_reg[6]/Q
                         net (fo=97, routed)          3.231     2.791    sm/D_states_q[6]
    SLICE_X47Y64         LUT3 (Prop_lut3_I2_O)        0.152     2.943 f  sm/D_registers_q[7][12]_i_8/O
                         net (fo=11, routed)          2.122     5.065    sm/D_registers_q[7][12]_i_8_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.326     5.391 f  sm/D_registers_d_reg[7]_i_49/O
                         net (fo=2, routed)           0.960     6.351    sm/D_registers_d_reg[7]_i_49_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.475 f  sm/out_sig0_carry__0_i_39/O
                         net (fo=1, routed)           0.811     7.286    sm/out_sig0_carry__0_i_39_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.410 f  sm/out_sig0_carry__0_i_18/O
                         net (fo=8, routed)           1.301     8.712    sm/M_sm_bsel[0]
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.124     8.836 f  sm/out_sig0_carry__0_i_23/O
                         net (fo=8, routed)           1.279    10.115    sm/D_states_q_reg[5]_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.152    10.267 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.625    10.891    L_reg/out_sig0_carry
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.326    11.217 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.217    alum/S[2]
    SLICE_X48Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.615 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.615    alum/out_sig0_carry_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.729    alum/out_sig0_carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.063 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           1.029    13.092    alum/data0[9]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.329    13.421 r  alum/ram_reg_i_67/O
                         net (fo=1, routed)           0.310    13.731    sm/ram_reg_9
    SLICE_X50Y51         LUT6 (Prop_lut6_I4_O)        0.328    14.059 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.271    15.330    sm/D_states_q_reg[0]_6
    SLICE_X48Y47         LUT5 (Prop_lut5_I4_O)        0.149    15.479 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.628    16.107    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.495    98.559    brams/bram2/clk_out1
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.483    99.042    
                         clock uncertainty           -0.140    98.902    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774    98.128    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.128    
                         arrival time                         -16.107    
  -------------------------------------------------------------------
                         slack                                 82.021    

Slack (MET) :             82.308ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.924ns  (logic 3.411ns (20.155%)  route 13.513ns (79.845%))
  Logic Levels:           13  (CARRY4=3 LUT3=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 98.559 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.557    -0.896    sm/clk_out1
    SLICE_X49Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  sm/D_states_q_reg[6]/Q
                         net (fo=97, routed)          3.231     2.791    sm/D_states_q[6]
    SLICE_X47Y64         LUT3 (Prop_lut3_I2_O)        0.152     2.943 f  sm/D_registers_q[7][12]_i_8/O
                         net (fo=11, routed)          2.122     5.065    sm/D_registers_q[7][12]_i_8_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.326     5.391 f  sm/D_registers_d_reg[7]_i_49/O
                         net (fo=2, routed)           0.960     6.351    sm/D_registers_d_reg[7]_i_49_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.475 f  sm/out_sig0_carry__0_i_39/O
                         net (fo=1, routed)           0.811     7.286    sm/out_sig0_carry__0_i_39_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.410 f  sm/out_sig0_carry__0_i_18/O
                         net (fo=8, routed)           1.301     8.712    sm/M_sm_bsel[0]
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.124     8.836 f  sm/out_sig0_carry__0_i_23/O
                         net (fo=8, routed)           1.279    10.115    sm/D_states_q_reg[5]_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.152    10.267 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.625    10.891    L_reg/out_sig0_carry
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.326    11.217 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.217    alum/S[2]
    SLICE_X48Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.615 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.615    alum/out_sig0_carry_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.729    alum/out_sig0_carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.063 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           1.029    13.092    alum/data0[9]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.329    13.421 r  alum/ram_reg_i_67/O
                         net (fo=1, routed)           0.310    13.731    sm/ram_reg_9
    SLICE_X50Y51         LUT6 (Prop_lut6_I4_O)        0.328    14.059 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.271    15.330    display/ram_reg_6
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.124    15.454 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.574    16.028    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.495    98.559    brams/bram1/clk_out1
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.483    99.042    
                         clock uncertainty           -0.140    98.902    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    98.336    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         98.336    
                         arrival time                         -16.028    
  -------------------------------------------------------------------
                         slack                                 82.308    

Slack (MET) :             82.591ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.434ns  (logic 3.229ns (19.649%)  route 13.205ns (80.351%))
  Logic Levels:           12  (CARRY4=2 LUT3=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 98.559 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.557    -0.896    sm/clk_out1
    SLICE_X49Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  sm/D_states_q_reg[6]/Q
                         net (fo=97, routed)          3.231     2.791    sm/D_states_q[6]
    SLICE_X47Y64         LUT3 (Prop_lut3_I2_O)        0.152     2.943 f  sm/D_registers_q[7][12]_i_8/O
                         net (fo=11, routed)          2.122     5.065    sm/D_registers_q[7][12]_i_8_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.326     5.391 f  sm/D_registers_d_reg[7]_i_49/O
                         net (fo=2, routed)           0.960     6.351    sm/D_registers_d_reg[7]_i_49_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.475 f  sm/out_sig0_carry__0_i_39/O
                         net (fo=1, routed)           0.811     7.286    sm/out_sig0_carry__0_i_39_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.410 f  sm/out_sig0_carry__0_i_18/O
                         net (fo=8, routed)           1.301     8.712    sm/M_sm_bsel[0]
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.124     8.836 f  sm/out_sig0_carry__0_i_23/O
                         net (fo=8, routed)           1.279    10.115    sm/D_states_q_reg[5]_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.152    10.267 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.625    10.891    L_reg/out_sig0_carry
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.326    11.217 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.217    alum/S[2]
    SLICE_X48Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.615 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.615    alum/out_sig0_carry_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.854 r  alum/out_sig0_carry__0/O[2]
                         net (fo=1, routed)           1.021    12.875    alum/data0[6]
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.330    13.205 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.310    13.515    sm/D_registers_q_reg[7][6]_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.326    13.841 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.866    14.707    display/ram_reg_10
    SLICE_X45Y47         LUT5 (Prop_lut5_I3_O)        0.152    14.859 r  display/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.679    15.538    brams/bram2/ram_reg_0[6]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.495    98.559    brams/bram2/clk_out1
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.483    99.042    
                         clock uncertainty           -0.140    98.902    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.774    98.128    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.128    
                         arrival time                         -15.538    
  -------------------------------------------------------------------
                         slack                                 82.591    

Slack (MET) :             82.730ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        17.026ns  (logic 2.434ns (14.295%)  route 14.592ns (85.705%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.557    -0.896    sm/clk_out1
    SLICE_X49Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  sm/D_states_q_reg[6]/Q
                         net (fo=97, routed)          3.231     2.791    sm/D_states_q[6]
    SLICE_X47Y64         LUT3 (Prop_lut3_I2_O)        0.152     2.943 r  sm/D_registers_q[7][12]_i_8/O
                         net (fo=11, routed)          1.658     4.601    sm/D_registers_q[7][12]_i_8_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.326     4.927 r  sm/out_sig0_carry_i_36/O
                         net (fo=2, routed)           0.998     5.925    sm/out_sig0_carry_i_36_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.049 r  sm/out_sig0_carry_i_24/O
                         net (fo=1, routed)           0.598     6.647    sm/out_sig0_carry_i_24_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.771 r  sm/out_sig0_carry_i_10/O
                         net (fo=49, routed)          2.772     9.543    sm/M_sm_ra1[2]
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124     9.667 r  sm/ram_reg_i_37/O
                         net (fo=25, routed)          1.176    10.843    sm/ram_reg_i_37_0[1]
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.967 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.967    alum/S[1]
    SLICE_X48Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.194 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           1.166    12.360    alum/data0[1]
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.325    12.685 r  alum/ram_reg_i_87/O
                         net (fo=1, routed)           0.661    13.346    sm/D_registers_q_reg[7][1]_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I4_O)        0.328    13.674 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           1.242    14.917    sm/ram_reg_i_38_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.041 r  sm/D_registers_q[7][1]_i_1/O
                         net (fo=8, routed)           1.090    16.131    L_reg/D[1]
    SLICE_X51Y54         FDRE                                         r  L_reg/D_registers_q_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.442    98.506    L_reg/clk_out1
    SLICE_X51Y54         FDRE                                         r  L_reg/D_registers_q_reg[7][1]/C
                         clock pessimism              0.561    99.067    
                         clock uncertainty           -0.140    98.927    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)       -0.067    98.860    L_reg/D_registers_q_reg[7][1]
  -------------------------------------------------------------------
                         required time                         98.860    
                         arrival time                         -16.131    
  -------------------------------------------------------------------
                         slack                                 82.730    

Slack (MET) :             82.753ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.272ns  (logic 3.095ns (19.021%)  route 13.177ns (80.979%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 98.559 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.557    -0.896    sm/clk_out1
    SLICE_X49Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  sm/D_states_q_reg[6]/Q
                         net (fo=97, routed)          3.231     2.791    sm/D_states_q[6]
    SLICE_X47Y64         LUT3 (Prop_lut3_I2_O)        0.152     2.943 f  sm/D_registers_q[7][12]_i_8/O
                         net (fo=11, routed)          2.122     5.065    sm/D_registers_q[7][12]_i_8_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.326     5.391 f  sm/D_registers_d_reg[7]_i_49/O
                         net (fo=2, routed)           0.960     6.351    sm/D_registers_d_reg[7]_i_49_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.475 f  sm/out_sig0_carry__0_i_39/O
                         net (fo=1, routed)           0.811     7.286    sm/out_sig0_carry__0_i_39_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.410 f  sm/out_sig0_carry__0_i_18/O
                         net (fo=8, routed)           1.301     8.712    sm/M_sm_bsel[0]
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.124     8.836 f  sm/out_sig0_carry__0_i_23/O
                         net (fo=8, routed)           1.279    10.115    sm/D_states_q_reg[5]_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.152    10.267 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.608    10.875    L_reg/out_sig0_carry
    SLICE_X49Y50         LUT4 (Prop_lut4_I3_O)        0.326    11.201 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.201    alum/ram_reg_i_92_1[2]
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.599 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.599    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.933 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    12.503    sm/D_registers_q_reg[7][10][0]
    SLICE_X50Y51         LUT4 (Prop_lut4_I1_O)        0.303    12.806 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.407    13.213    sm/ram_reg_i_76_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.337 f  sm/ram_reg_i_30/O
                         net (fo=3, routed)           1.059    14.397    sm/ram_reg_i_30_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I2_O)        0.152    14.549 r  sm/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.827    15.376    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.495    98.559    brams/bram2/clk_out1
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.483    99.042    
                         clock uncertainty           -0.140    98.902    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.774    98.128    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.128    
                         arrival time                         -15.376    
  -------------------------------------------------------------------
                         slack                                 82.753    

Slack (MET) :             82.797ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.232ns  (logic 3.193ns (19.671%)  route 13.039ns (80.329%))
  Logic Levels:           13  (CARRY4=3 LUT3=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 98.559 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.557    -0.896    sm/clk_out1
    SLICE_X49Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  sm/D_states_q_reg[6]/Q
                         net (fo=97, routed)          3.231     2.791    sm/D_states_q[6]
    SLICE_X47Y64         LUT3 (Prop_lut3_I2_O)        0.152     2.943 f  sm/D_registers_q[7][12]_i_8/O
                         net (fo=11, routed)          2.122     5.065    sm/D_registers_q[7][12]_i_8_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.326     5.391 f  sm/D_registers_d_reg[7]_i_49/O
                         net (fo=2, routed)           0.960     6.351    sm/D_registers_d_reg[7]_i_49_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.475 f  sm/out_sig0_carry__0_i_39/O
                         net (fo=1, routed)           0.811     7.286    sm/out_sig0_carry__0_i_39_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.410 f  sm/out_sig0_carry__0_i_18/O
                         net (fo=8, routed)           1.301     8.712    sm/M_sm_bsel[0]
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.124     8.836 f  sm/out_sig0_carry__0_i_23/O
                         net (fo=8, routed)           1.279    10.115    sm/D_states_q_reg[5]_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.152    10.267 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.625    10.891    L_reg/out_sig0_carry
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.326    11.217 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.217    alum/S[2]
    SLICE_X48Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.615 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.615    alum/out_sig0_carry_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.729    alum/out_sig0_carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.042 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.932    12.974    alum/data0[11]
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.306    13.280 r  alum/ram_reg_i_62/O
                         net (fo=1, routed)           0.286    13.566    sm/ram_reg_12
    SLICE_X50Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.690 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           1.040    14.730    sm/D_states_q_reg[0]_7
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.154    14.884 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.452    15.336    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.495    98.559    brams/bram2/clk_out1
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.483    99.042    
                         clock uncertainty           -0.140    98.902    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.769    98.133    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.133    
                         arrival time                         -15.336    
  -------------------------------------------------------------------
                         slack                                 82.797    

Slack (MET) :             82.833ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.399ns  (logic 3.201ns (19.519%)  route 13.198ns (80.481%))
  Logic Levels:           12  (CARRY4=2 LUT3=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 98.559 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.557    -0.896    sm/clk_out1
    SLICE_X49Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  sm/D_states_q_reg[6]/Q
                         net (fo=97, routed)          3.231     2.791    sm/D_states_q[6]
    SLICE_X47Y64         LUT3 (Prop_lut3_I2_O)        0.152     2.943 f  sm/D_registers_q[7][12]_i_8/O
                         net (fo=11, routed)          2.122     5.065    sm/D_registers_q[7][12]_i_8_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.326     5.391 f  sm/D_registers_d_reg[7]_i_49/O
                         net (fo=2, routed)           0.960     6.351    sm/D_registers_d_reg[7]_i_49_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.475 f  sm/out_sig0_carry__0_i_39/O
                         net (fo=1, routed)           0.811     7.286    sm/out_sig0_carry__0_i_39_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.410 f  sm/out_sig0_carry__0_i_18/O
                         net (fo=8, routed)           1.301     8.712    sm/M_sm_bsel[0]
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.124     8.836 f  sm/out_sig0_carry__0_i_23/O
                         net (fo=8, routed)           1.279    10.115    sm/D_states_q_reg[5]_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.152    10.267 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.625    10.891    L_reg/out_sig0_carry
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.326    11.217 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.217    alum/S[2]
    SLICE_X48Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.615 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.615    alum/out_sig0_carry_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.854 r  alum/out_sig0_carry__0/O[2]
                         net (fo=1, routed)           1.021    12.875    alum/data0[6]
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.330    13.205 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.310    13.515    sm/D_registers_q_reg[7][6]_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.326    13.841 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.866    14.707    display/ram_reg_10
    SLICE_X45Y47         LUT5 (Prop_lut5_I3_O)        0.124    14.831 r  display/ram_reg_i_7/O
                         net (fo=1, routed)           0.672    15.504    brams/bram1/ADDRARDADDR[6]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.495    98.559    brams/bram1/clk_out1
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.483    99.042    
                         clock uncertainty           -0.140    98.902    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    98.336    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         98.336    
                         arrival time                         -15.504    
  -------------------------------------------------------------------
                         slack                                 82.833    

Slack (MET) :             82.844ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.388ns  (logic 3.049ns (18.605%)  route 13.339ns (81.395%))
  Logic Levels:           12  (CARRY4=2 LUT3=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 98.559 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.557    -0.896    sm/clk_out1
    SLICE_X49Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  sm/D_states_q_reg[6]/Q
                         net (fo=97, routed)          3.231     2.791    sm/D_states_q[6]
    SLICE_X47Y64         LUT3 (Prop_lut3_I2_O)        0.152     2.943 f  sm/D_registers_q[7][12]_i_8/O
                         net (fo=11, routed)          2.122     5.065    sm/D_registers_q[7][12]_i_8_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.326     5.391 f  sm/D_registers_d_reg[7]_i_49/O
                         net (fo=2, routed)           0.960     6.351    sm/D_registers_d_reg[7]_i_49_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.475 f  sm/out_sig0_carry__0_i_39/O
                         net (fo=1, routed)           0.811     7.286    sm/out_sig0_carry__0_i_39_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.410 f  sm/out_sig0_carry__0_i_18/O
                         net (fo=8, routed)           1.301     8.712    sm/M_sm_bsel[0]
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.124     8.836 f  sm/out_sig0_carry__0_i_23/O
                         net (fo=8, routed)           1.279    10.115    sm/D_states_q_reg[5]_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.152    10.267 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.625    10.891    L_reg/out_sig0_carry
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.326    11.217 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.217    alum/S[2]
    SLICE_X48Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.615 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.615    alum/out_sig0_carry_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.928 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           1.055    12.984    alum/data0[7]
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.306    13.290 r  alum/ram_reg_i_71/O
                         net (fo=1, routed)           0.403    13.693    sm/ram_reg_6
    SLICE_X47Y51         LUT6 (Prop_lut6_I4_O)        0.124    13.817 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.734    14.551    sm/D_states_q_reg[0]_5
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    14.675 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.817    15.492    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.495    98.559    brams/bram2/clk_out1
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.483    99.042    
                         clock uncertainty           -0.140    98.902    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    98.336    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.336    
                         arrival time                         -15.492    
  -------------------------------------------------------------------
                         slack                                 82.844    

Slack (MET) :             82.955ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.837ns  (logic 2.434ns (14.456%)  route 14.403ns (85.544%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.557    -0.896    sm/clk_out1
    SLICE_X49Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  sm/D_states_q_reg[6]/Q
                         net (fo=97, routed)          3.231     2.791    sm/D_states_q[6]
    SLICE_X47Y64         LUT3 (Prop_lut3_I2_O)        0.152     2.943 r  sm/D_registers_q[7][12]_i_8/O
                         net (fo=11, routed)          1.658     4.601    sm/D_registers_q[7][12]_i_8_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.326     4.927 r  sm/out_sig0_carry_i_36/O
                         net (fo=2, routed)           0.998     5.925    sm/out_sig0_carry_i_36_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.049 r  sm/out_sig0_carry_i_24/O
                         net (fo=1, routed)           0.598     6.647    sm/out_sig0_carry_i_24_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.771 r  sm/out_sig0_carry_i_10/O
                         net (fo=49, routed)          2.772     9.543    sm/M_sm_ra1[2]
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124     9.667 r  sm/ram_reg_i_37/O
                         net (fo=25, routed)          1.176    10.843    sm/ram_reg_i_37_0[1]
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.967 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.967    alum/S[1]
    SLICE_X48Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.194 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           1.166    12.360    alum/data0[1]
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.325    12.685 r  alum/ram_reg_i_87/O
                         net (fo=1, routed)           0.661    13.346    sm/D_registers_q_reg[7][1]_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I4_O)        0.328    13.674 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           1.242    14.917    sm/ram_reg_i_38_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.041 r  sm/D_registers_q[7][1]_i_1/O
                         net (fo=8, routed)           0.901    15.941    L_reg/D[1]
    SLICE_X50Y54         FDRE                                         r  L_reg/D_registers_q_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.442    98.506    L_reg/clk_out1
    SLICE_X50Y54         FDRE                                         r  L_reg/D_registers_q_reg[4][1]/C
                         clock pessimism              0.561    99.067    
                         clock uncertainty           -0.140    98.927    
    SLICE_X50Y54         FDRE (Setup_fdre_C_D)       -0.031    98.896    L_reg/D_registers_q_reg[4][1]
  -------------------------------------------------------------------
                         required time                         98.896    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                 82.955    

Slack (MET) :             83.004ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 3.067ns (18.899%)  route 13.162ns (81.101%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 98.559 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.557    -0.896    sm/clk_out1
    SLICE_X49Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  sm/D_states_q_reg[6]/Q
                         net (fo=97, routed)          3.231     2.791    sm/D_states_q[6]
    SLICE_X47Y64         LUT3 (Prop_lut3_I2_O)        0.152     2.943 f  sm/D_registers_q[7][12]_i_8/O
                         net (fo=11, routed)          2.122     5.065    sm/D_registers_q[7][12]_i_8_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.326     5.391 f  sm/D_registers_d_reg[7]_i_49/O
                         net (fo=2, routed)           0.960     6.351    sm/D_registers_d_reg[7]_i_49_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.475 f  sm/out_sig0_carry__0_i_39/O
                         net (fo=1, routed)           0.811     7.286    sm/out_sig0_carry__0_i_39_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.410 f  sm/out_sig0_carry__0_i_18/O
                         net (fo=8, routed)           1.301     8.712    sm/M_sm_bsel[0]
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.124     8.836 f  sm/out_sig0_carry__0_i_23/O
                         net (fo=8, routed)           1.279    10.115    sm/D_states_q_reg[5]_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.152    10.267 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.608    10.875    L_reg/out_sig0_carry
    SLICE_X49Y50         LUT4 (Prop_lut4_I3_O)        0.326    11.201 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.201    alum/ram_reg_i_92_1[2]
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.599 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.599    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.933 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    12.503    sm/D_registers_q_reg[7][10][0]
    SLICE_X50Y51         LUT4 (Prop_lut4_I1_O)        0.303    12.806 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.407    13.213    sm/ram_reg_i_76_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.337 f  sm/ram_reg_i_30/O
                         net (fo=3, routed)           1.059    14.397    sm/ram_reg_i_30_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    14.521 r  sm/ram_reg_i_8/O
                         net (fo=1, routed)           0.812    15.333    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.495    98.559    brams/bram1/clk_out1
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.483    99.042    
                         clock uncertainty           -0.140    98.902    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    98.336    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         98.336    
                         arrival time                         -15.333    
  -------------------------------------------------------------------
                         slack                                 83.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.564    -0.560    aseg_driver/ctr/clk_out1
    SLICE_X36Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.286    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.126 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.126    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.072 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[0]
                         net (fo=1, routed)           0.000    -0.072    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_7
    SLICE_X36Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.830    -0.800    aseg_driver/ctr/clk_out1
    SLICE_X36Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105    -0.188    aseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.592    -0.532    cond_butt_next_play/sync/clk_out1
    SLICE_X61Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X61Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.861    -0.769    cond_butt_next_play/sync/clk_out1
    SLICE_X61Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism              0.237    -0.532    
    SLICE_X61Y56         FDRE (Hold_fdre_C_D)         0.075    -0.457    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.592    -0.532    forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.862    -0.768    forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism              0.236    -0.532    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.075    -0.457    forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.592    -0.532    forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.862    -0.768    forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism              0.236    -0.532    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.071    -0.461    forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.564    -0.560    aseg_driver/ctr/clk_out1
    SLICE_X36Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.286    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.126 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.126    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.061 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[2]
                         net (fo=1, routed)           0.000    -0.061    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_5
    SLICE_X36Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.830    -0.800    aseg_driver/ctr/clk_out1
    SLICE_X36Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105    -0.188    aseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.588    -0.536    forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.337    forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.856    -0.774    forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.071    -0.465    forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.588    -0.536    forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.329    forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.856    -0.774    forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.075    -0.461    forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.564    -0.560    aseg_driver/ctr/clk_out1
    SLICE_X36Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.286    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.126 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.126    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.036 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[1]
                         net (fo=1, routed)           0.000    -0.036    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_6
    SLICE_X36Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.830    -0.800    aseg_driver/ctr/clk_out1
    SLICE_X36Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105    -0.188    aseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.564    -0.560    aseg_driver/ctr/clk_out1
    SLICE_X36Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.286    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.126 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.126    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.036 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[3]
                         net (fo=1, routed)           0.000    -0.036    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_4
    SLICE_X36Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.830    -0.800    aseg_driver/ctr/clk_out1
    SLICE_X36Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105    -0.188    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.564    -0.560    aseg_driver/ctr/clk_out1
    SLICE_X36Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.286    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.126 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.126    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.087 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    -0.087    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.033 r  aseg_driver/ctr/D_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.033    aseg_driver/ctr/D_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X36Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.830    -0.800    aseg_driver/ctr/clk_out1
    SLICE_X36Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105    -0.188    aseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y18     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y19     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y54     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y53     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y54     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y54     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y54     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y54     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10_1
  To Clock:  clkfbout_clk_10_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10_1
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.062ns  (logic 10.117ns (28.854%)  route 24.945ns (71.146%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT4=7 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.556    -0.897    L_reg/clk_out1
    SLICE_X46Y50         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          1.745     1.326    L_reg/Q[7]
    SLICE_X53Y50         LUT2 (Prop_lut2_I1_O)        0.295     1.621 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.789     2.410    L_reg/L_13f6817c_remainder0__0_carry__1_i_12_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.534 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.800     3.334    L_reg/L_13f6817c_remainder0__0_carry__1_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124     3.458 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           0.823     4.281    L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.405 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.499     4.904    L_reg/D_registers_q_reg[6][9]_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.116     5.020 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     6.043    L_reg/L_13f6817c_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I2_O)        0.328     6.371 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.371    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.921 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.369 f  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.809     8.178    L_reg/L_13f6817c_remainder0_3[9]
    SLICE_X53Y48         LUT5 (Prop_lut5_I2_O)        0.303     8.481 f  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           1.624    10.105    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.229 f  L_reg/i__carry_i_18__3/O
                         net (fo=7, routed)           1.100    11.328    L_reg/i__carry_i_18__3_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.452 r  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.994    12.446    L_reg/i__carry_i_17__4_n_0
    SLICE_X54Y45         LUT5 (Prop_lut5_I2_O)        0.124    12.570 r  L_reg/i__carry_i_13__4/O
                         net (fo=6, routed)           1.146    13.716    L_reg/i__carry_i_13__4_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.840 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=3, routed)           0.949    14.789    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.124    14.913 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=1, routed)           0.513    15.426    timerseg_driver/decimal_renderer/i__carry__0_i_11__2[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.824 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.824    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.063 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.850    16.913    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y47         LUT5 (Prop_lut5_I4_O)        0.302    17.215 f  L_reg/i__carry_i_26__2/O
                         net (fo=12, routed)          1.241    18.456    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.124    18.580 f  timerseg_driver/decimal_renderer/i__carry__0_i_13__3/O
                         net (fo=2, routed)           0.817    19.397    L_reg/i__carry_i_9__3_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I0_O)        0.124    19.521 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.793    20.314    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    20.438 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.922    21.360    L_reg/i__carry_i_9__3_n_0
    SLICE_X57Y45         LUT2 (Prop_lut2_I1_O)        0.124    21.484 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.330    21.814    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6_0[2]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.210 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.210    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.449 f  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    23.266    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.301    23.567 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.862    24.429    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I4_O)        0.124    24.553 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.745    25.299    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X57Y45         LUT4 (Prop_lut4_I2_O)        0.118    25.417 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.638    26.054    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.326    26.380 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.845    27.225    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y47         LUT4 (Prop_lut4_I1_O)        0.124    27.349 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.272    30.621    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    34.165 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.165    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.893ns  (logic 10.192ns (29.211%)  route 24.700ns (70.789%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT4=6 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.556    -0.897    L_reg/clk_out1
    SLICE_X46Y50         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          1.745     1.326    L_reg/Q[7]
    SLICE_X53Y50         LUT2 (Prop_lut2_I1_O)        0.295     1.621 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.789     2.410    L_reg/L_13f6817c_remainder0__0_carry__1_i_12_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.534 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.800     3.334    L_reg/L_13f6817c_remainder0__0_carry__1_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124     3.458 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           0.823     4.281    L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.405 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.499     4.904    L_reg/D_registers_q_reg[6][9]_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.116     5.020 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     6.043    L_reg/L_13f6817c_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I2_O)        0.328     6.371 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.371    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.921 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.369 f  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.809     8.178    L_reg/L_13f6817c_remainder0_3[9]
    SLICE_X53Y48         LUT5 (Prop_lut5_I2_O)        0.303     8.481 f  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           1.624    10.105    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.229 f  L_reg/i__carry_i_18__3/O
                         net (fo=7, routed)           1.100    11.328    L_reg/i__carry_i_18__3_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.452 r  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.994    12.446    L_reg/i__carry_i_17__4_n_0
    SLICE_X54Y45         LUT5 (Prop_lut5_I2_O)        0.124    12.570 r  L_reg/i__carry_i_13__4/O
                         net (fo=6, routed)           1.146    13.716    L_reg/i__carry_i_13__4_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.840 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=3, routed)           0.949    14.789    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.124    14.913 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=1, routed)           0.513    15.426    timerseg_driver/decimal_renderer/i__carry__0_i_11__2[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.824 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.824    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.063 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.850    16.913    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y47         LUT5 (Prop_lut5_I4_O)        0.302    17.215 f  L_reg/i__carry_i_26__2/O
                         net (fo=12, routed)          1.241    18.456    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.124    18.580 f  timerseg_driver/decimal_renderer/i__carry__0_i_13__3/O
                         net (fo=2, routed)           0.817    19.397    L_reg/i__carry_i_9__3_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I0_O)        0.124    19.521 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.793    20.314    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    20.438 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.922    21.360    L_reg/i__carry_i_9__3_n_0
    SLICE_X57Y45         LUT2 (Prop_lut2_I1_O)        0.124    21.484 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.330    21.814    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6_0[2]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.210 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.210    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.449 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    23.266    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.301    23.567 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.862    24.429    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I4_O)        0.124    24.553 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           1.164    25.717    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3_1
    SLICE_X58Y46         LUT6 (Prop_lut6_I3_O)        0.124    25.841 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.433    26.274    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.398 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.826    27.224    L_reg/timerseg[9]
    SLICE_X58Y47         LUT4 (Prop_lut4_I0_O)        0.152    27.376 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.832    30.208    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.787    33.996 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    33.996    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.875ns  (logic 10.048ns (28.811%)  route 24.828ns (71.189%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.556    -0.897    L_reg/clk_out1
    SLICE_X46Y50         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          1.745     1.326    L_reg/Q[7]
    SLICE_X53Y50         LUT2 (Prop_lut2_I1_O)        0.295     1.621 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.789     2.410    L_reg/L_13f6817c_remainder0__0_carry__1_i_12_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.534 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.800     3.334    L_reg/L_13f6817c_remainder0__0_carry__1_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124     3.458 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           0.823     4.281    L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.405 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.499     4.904    L_reg/D_registers_q_reg[6][9]_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.116     5.020 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     6.043    L_reg/L_13f6817c_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I2_O)        0.328     6.371 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.371    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.921 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.369 f  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.809     8.178    L_reg/L_13f6817c_remainder0_3[9]
    SLICE_X53Y48         LUT5 (Prop_lut5_I2_O)        0.303     8.481 f  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           1.624    10.105    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.229 f  L_reg/i__carry_i_18__3/O
                         net (fo=7, routed)           1.100    11.328    L_reg/i__carry_i_18__3_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.452 r  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.994    12.446    L_reg/i__carry_i_17__4_n_0
    SLICE_X54Y45         LUT5 (Prop_lut5_I2_O)        0.124    12.570 r  L_reg/i__carry_i_13__4/O
                         net (fo=6, routed)           1.146    13.716    L_reg/i__carry_i_13__4_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.840 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=3, routed)           0.949    14.789    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.124    14.913 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=1, routed)           0.513    15.426    timerseg_driver/decimal_renderer/i__carry__0_i_11__2[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.824 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.824    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.063 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.850    16.913    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y47         LUT5 (Prop_lut5_I4_O)        0.302    17.215 f  L_reg/i__carry_i_26__2/O
                         net (fo=12, routed)          1.241    18.456    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.124    18.580 f  timerseg_driver/decimal_renderer/i__carry__0_i_13__3/O
                         net (fo=2, routed)           0.817    19.397    L_reg/i__carry_i_9__3_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I0_O)        0.124    19.521 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.793    20.314    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    20.438 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.922    21.360    L_reg/i__carry_i_9__3_n_0
    SLICE_X57Y45         LUT2 (Prop_lut2_I1_O)        0.124    21.484 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.330    21.814    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6_0[2]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.210 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.210    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.449 f  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    23.266    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.301    23.567 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.658    24.225    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.349 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.480    24.829    L_reg/timerseg_OBUF[10]_inst_i_15_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I5_O)        0.124    24.953 r  L_reg/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           1.039    25.991    L_reg/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.115 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.154    26.269    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.393 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.823    27.217    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.124    27.341 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.091    30.432    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    33.979 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.979    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.830ns  (logic 9.903ns (28.432%)  route 24.927ns (71.568%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT4=6 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.556    -0.897    L_reg/clk_out1
    SLICE_X46Y50         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          1.745     1.326    L_reg/Q[7]
    SLICE_X53Y50         LUT2 (Prop_lut2_I1_O)        0.295     1.621 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.789     2.410    L_reg/L_13f6817c_remainder0__0_carry__1_i_12_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.534 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.800     3.334    L_reg/L_13f6817c_remainder0__0_carry__1_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124     3.458 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           0.823     4.281    L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.405 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.499     4.904    L_reg/D_registers_q_reg[6][9]_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.116     5.020 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     6.043    L_reg/L_13f6817c_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I2_O)        0.328     6.371 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.371    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.921 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.369 f  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.809     8.178    L_reg/L_13f6817c_remainder0_3[9]
    SLICE_X53Y48         LUT5 (Prop_lut5_I2_O)        0.303     8.481 f  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           1.624    10.105    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.229 f  L_reg/i__carry_i_18__3/O
                         net (fo=7, routed)           1.100    11.328    L_reg/i__carry_i_18__3_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.452 r  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.994    12.446    L_reg/i__carry_i_17__4_n_0
    SLICE_X54Y45         LUT5 (Prop_lut5_I2_O)        0.124    12.570 r  L_reg/i__carry_i_13__4/O
                         net (fo=6, routed)           1.146    13.716    L_reg/i__carry_i_13__4_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.840 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=3, routed)           0.949    14.789    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.124    14.913 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=1, routed)           0.513    15.426    timerseg_driver/decimal_renderer/i__carry__0_i_11__2[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.824 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.824    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.063 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.850    16.913    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y47         LUT5 (Prop_lut5_I4_O)        0.302    17.215 f  L_reg/i__carry_i_26__2/O
                         net (fo=12, routed)          1.241    18.456    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.124    18.580 f  timerseg_driver/decimal_renderer/i__carry__0_i_13__3/O
                         net (fo=2, routed)           0.817    19.397    L_reg/i__carry_i_9__3_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I0_O)        0.124    19.521 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.793    20.314    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    20.438 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.922    21.360    L_reg/i__carry_i_9__3_n_0
    SLICE_X57Y45         LUT2 (Prop_lut2_I1_O)        0.124    21.484 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.330    21.814    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6_0[2]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.210 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.210    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.449 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    23.266    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.301    23.567 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.862    24.429    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I4_O)        0.124    24.553 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           1.164    25.717    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3_1
    SLICE_X58Y46         LUT6 (Prop_lut6_I3_O)        0.124    25.841 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.433    26.274    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.398 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.826    27.224    L_reg/timerseg[9]
    SLICE_X58Y47         LUT4 (Prop_lut4_I3_O)        0.124    27.348 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.059    30.407    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    33.933 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.933    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.686ns  (logic 9.951ns (28.689%)  route 24.735ns (71.311%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT4=6 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.556    -0.897    L_reg/clk_out1
    SLICE_X46Y50         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          1.745     1.326    L_reg/Q[7]
    SLICE_X53Y50         LUT2 (Prop_lut2_I1_O)        0.295     1.621 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.789     2.410    L_reg/L_13f6817c_remainder0__0_carry__1_i_12_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.534 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.800     3.334    L_reg/L_13f6817c_remainder0__0_carry__1_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124     3.458 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           0.823     4.281    L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.405 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.499     4.904    L_reg/D_registers_q_reg[6][9]_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.116     5.020 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     6.043    L_reg/L_13f6817c_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I2_O)        0.328     6.371 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.371    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.921 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.369 f  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.809     8.178    L_reg/L_13f6817c_remainder0_3[9]
    SLICE_X53Y48         LUT5 (Prop_lut5_I2_O)        0.303     8.481 f  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           1.624    10.105    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.229 f  L_reg/i__carry_i_18__3/O
                         net (fo=7, routed)           1.100    11.328    L_reg/i__carry_i_18__3_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.452 r  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.994    12.446    L_reg/i__carry_i_17__4_n_0
    SLICE_X54Y45         LUT5 (Prop_lut5_I2_O)        0.124    12.570 r  L_reg/i__carry_i_13__4/O
                         net (fo=6, routed)           1.146    13.716    L_reg/i__carry_i_13__4_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.840 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=3, routed)           0.949    14.789    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.124    14.913 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=1, routed)           0.513    15.426    timerseg_driver/decimal_renderer/i__carry__0_i_11__2[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.824 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.824    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.063 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.850    16.913    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y47         LUT5 (Prop_lut5_I4_O)        0.302    17.215 f  L_reg/i__carry_i_26__2/O
                         net (fo=12, routed)          1.241    18.456    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.124    18.580 f  timerseg_driver/decimal_renderer/i__carry__0_i_13__3/O
                         net (fo=2, routed)           0.817    19.397    L_reg/i__carry_i_9__3_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I0_O)        0.124    19.521 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.793    20.314    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    20.438 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.922    21.360    L_reg/i__carry_i_9__3_n_0
    SLICE_X57Y45         LUT2 (Prop_lut2_I1_O)        0.124    21.484 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.330    21.814    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6_0[2]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.210 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.210    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.449 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    23.266    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.301    23.567 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.862    24.429    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I4_O)        0.124    24.553 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           1.164    25.717    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3_1
    SLICE_X58Y46         LUT6 (Prop_lut6_I3_O)        0.124    25.841 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.433    26.274    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.398 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.833    27.232    L_reg/timerseg[9]
    SLICE_X58Y47         LUT4 (Prop_lut4_I1_O)        0.124    27.356 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.859    30.215    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    33.789 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    33.789    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.461ns  (logic 10.329ns (29.973%)  route 24.132ns (70.027%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT4=7 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.556    -0.897    L_reg/clk_out1
    SLICE_X46Y50         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          1.745     1.326    L_reg/Q[7]
    SLICE_X53Y50         LUT2 (Prop_lut2_I1_O)        0.295     1.621 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.789     2.410    L_reg/L_13f6817c_remainder0__0_carry__1_i_12_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.534 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.800     3.334    L_reg/L_13f6817c_remainder0__0_carry__1_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124     3.458 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           0.823     4.281    L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.405 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.499     4.904    L_reg/D_registers_q_reg[6][9]_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.116     5.020 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     6.043    L_reg/L_13f6817c_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I2_O)        0.328     6.371 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.371    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.921 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.369 f  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.809     8.178    L_reg/L_13f6817c_remainder0_3[9]
    SLICE_X53Y48         LUT5 (Prop_lut5_I2_O)        0.303     8.481 f  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           1.624    10.105    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.229 f  L_reg/i__carry_i_18__3/O
                         net (fo=7, routed)           1.100    11.328    L_reg/i__carry_i_18__3_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.452 r  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.994    12.446    L_reg/i__carry_i_17__4_n_0
    SLICE_X54Y45         LUT5 (Prop_lut5_I2_O)        0.124    12.570 r  L_reg/i__carry_i_13__4/O
                         net (fo=6, routed)           1.146    13.716    L_reg/i__carry_i_13__4_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.840 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=3, routed)           0.949    14.789    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.124    14.913 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=1, routed)           0.513    15.426    timerseg_driver/decimal_renderer/i__carry__0_i_11__2[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.824 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.824    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.063 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.850    16.913    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y47         LUT5 (Prop_lut5_I4_O)        0.302    17.215 f  L_reg/i__carry_i_26__2/O
                         net (fo=12, routed)          1.241    18.456    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.124    18.580 f  timerseg_driver/decimal_renderer/i__carry__0_i_13__3/O
                         net (fo=2, routed)           0.817    19.397    L_reg/i__carry_i_9__3_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I0_O)        0.124    19.521 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.793    20.314    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    20.438 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.922    21.360    L_reg/i__carry_i_9__3_n_0
    SLICE_X57Y45         LUT2 (Prop_lut2_I1_O)        0.124    21.484 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.330    21.814    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6_0[2]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.210 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.210    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.449 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    23.266    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.301    23.567 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.862    24.429    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I4_O)        0.124    24.553 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.745    25.299    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X57Y45         LUT4 (Prop_lut4_I2_O)        0.118    25.417 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.638    26.054    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.326    26.380 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.845    27.225    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y47         LUT4 (Prop_lut4_I3_O)        0.154    27.379 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.459    29.838    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    33.564 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    33.564    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.307ns  (logic 10.124ns (29.509%)  route 24.183ns (70.491%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT4=6 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.556    -0.897    L_reg/clk_out1
    SLICE_X46Y50         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          1.745     1.326    L_reg/Q[7]
    SLICE_X53Y50         LUT2 (Prop_lut2_I1_O)        0.295     1.621 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.789     2.410    L_reg/L_13f6817c_remainder0__0_carry__1_i_12_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.534 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.800     3.334    L_reg/L_13f6817c_remainder0__0_carry__1_i_11_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.124     3.458 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           0.823     4.281    L_reg/L_13f6817c_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.405 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.499     4.904    L_reg/D_registers_q_reg[6][9]_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.116     5.020 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     6.043    L_reg/L_13f6817c_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I2_O)        0.328     6.371 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.371    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.921 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.369 f  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.809     8.178    L_reg/L_13f6817c_remainder0_3[9]
    SLICE_X53Y48         LUT5 (Prop_lut5_I2_O)        0.303     8.481 f  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           1.624    10.105    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.229 f  L_reg/i__carry_i_18__3/O
                         net (fo=7, routed)           1.100    11.328    L_reg/i__carry_i_18__3_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.452 r  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.994    12.446    L_reg/i__carry_i_17__4_n_0
    SLICE_X54Y45         LUT5 (Prop_lut5_I2_O)        0.124    12.570 r  L_reg/i__carry_i_13__4/O
                         net (fo=6, routed)           1.146    13.716    L_reg/i__carry_i_13__4_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.840 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=3, routed)           0.949    14.789    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.124    14.913 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=1, routed)           0.513    15.426    timerseg_driver/decimal_renderer/i__carry__0_i_11__2[2]
    SLICE_X53Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.824 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.824    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.063 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.850    16.913    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y47         LUT5 (Prop_lut5_I4_O)        0.302    17.215 f  L_reg/i__carry_i_26__2/O
                         net (fo=12, routed)          1.241    18.456    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.124    18.580 f  timerseg_driver/decimal_renderer/i__carry__0_i_13__3/O
                         net (fo=2, routed)           0.817    19.397    L_reg/i__carry_i_9__3_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I0_O)        0.124    19.521 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.793    20.314    L_reg/i__carry_i_14__2_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    20.438 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.922    21.360    L_reg/i__carry_i_9__3_n_0
    SLICE_X57Y45         LUT2 (Prop_lut2_I1_O)        0.124    21.484 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.330    21.814    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6_0[2]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.210 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.210    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.449 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    23.266    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.301    23.567 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.862    24.429    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I4_O)        0.124    24.553 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           1.164    25.717    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3_1
    SLICE_X58Y46         LUT6 (Prop_lut6_I3_O)        0.124    25.841 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.433    26.274    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.398 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.833    27.232    L_reg/timerseg[9]
    SLICE_X58Y47         LUT4 (Prop_lut4_I0_O)        0.152    27.384 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.308    29.692    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.719    33.410 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.410    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.603ns  (logic 10.351ns (30.804%)  route 23.252ns (69.196%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.559    -0.894    L_reg/clk_out1
    SLICE_X49Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=14, routed)          1.853     1.415    L_reg/D_registers_q_reg[3][10]_0[5]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.150     1.565 r  L_reg/L_13f6817c_remainder0__0_carry_i_18__0/O
                         net (fo=2, routed)           0.468     2.033    L_reg/L_13f6817c_remainder0__0_carry_i_18__0_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.328     2.361 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           0.995     3.356    L_reg/L_13f6817c_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.480 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0/O
                         net (fo=4, routed)           0.649     4.128    L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.252 r  L_reg/L_13f6817c_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.318     5.570    L_reg/L_13f6817c_remainder0__0_carry_i_10__0_n_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.694 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.694    bseg_driver/decimal_renderer/i__carry_i_18__2_0[1]
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.244 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.244    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.483 f  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/O[2]
                         net (fo=7, routed)           1.285     7.768    L_reg/L_13f6817c_remainder0_1[6]
    SLICE_X41Y46         LUT3 (Prop_lut3_I2_O)        0.330     8.098 f  L_reg/i__carry_i_21__2/O
                         net (fo=3, routed)           0.658     8.757    L_reg/i__carry_i_21__2_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.332     9.089 r  L_reg/i__carry_i_10__0/O
                         net (fo=8, routed)           0.931    10.020    L_reg/D_registers_q_reg[3][10]_2
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.152    10.172 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           0.594    10.765    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.326    11.091 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           1.222    12.313    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.152    12.465 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=2, routed)           0.544    13.009    L_reg/D_registers_q_reg[3][8]_1[3]
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.332    13.341 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    13.341    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.717 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.717    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.040 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.418    15.458    bseg_driver/decimal_renderer/D_registers_q_reg[3][9][1]
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.306    15.764 r  bseg_driver/decimal_renderer/i__carry_i_27__0/O
                         net (fo=5, routed)           1.032    16.797    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.124    16.921 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=9, routed)           0.670    17.591    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.715 r  L_reg/i__carry_i_10__1/O
                         net (fo=8, routed)           0.998    18.713    L_reg/i__carry_i_10__1_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.124    18.837 f  L_reg/i__carry_i_21__1/O
                         net (fo=3, routed)           1.114    19.951    L_reg/i__carry_i_21__1_n_0
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.124    20.075 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.483    20.557    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29_0[0]
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.107 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.107    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.346 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           1.001    22.347    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.301    22.648 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.842    23.491    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.615 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.810    24.424    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.124    24.548 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.495    25.043    L_reg/bseg_OBUF[1]_inst_i_1_2
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.167 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.155    26.323    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124    26.447 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.717    29.164    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    32.709 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.709    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.239ns  (logic 10.342ns (31.115%)  route 22.897ns (68.885%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.559    -0.894    L_reg/clk_out1
    SLICE_X49Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=14, routed)          1.853     1.415    L_reg/D_registers_q_reg[3][10]_0[5]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.150     1.565 r  L_reg/L_13f6817c_remainder0__0_carry_i_18__0/O
                         net (fo=2, routed)           0.468     2.033    L_reg/L_13f6817c_remainder0__0_carry_i_18__0_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.328     2.361 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           0.995     3.356    L_reg/L_13f6817c_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.480 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0/O
                         net (fo=4, routed)           0.649     4.128    L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.252 r  L_reg/L_13f6817c_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.318     5.570    L_reg/L_13f6817c_remainder0__0_carry_i_10__0_n_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.694 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.694    bseg_driver/decimal_renderer/i__carry_i_18__2_0[1]
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.244 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.244    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.483 f  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/O[2]
                         net (fo=7, routed)           1.285     7.768    L_reg/L_13f6817c_remainder0_1[6]
    SLICE_X41Y46         LUT3 (Prop_lut3_I2_O)        0.330     8.098 f  L_reg/i__carry_i_21__2/O
                         net (fo=3, routed)           0.658     8.757    L_reg/i__carry_i_21__2_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.332     9.089 r  L_reg/i__carry_i_10__0/O
                         net (fo=8, routed)           0.931    10.020    L_reg/D_registers_q_reg[3][10]_2
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.152    10.172 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           0.594    10.765    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.326    11.091 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           1.222    12.313    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.152    12.465 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=2, routed)           0.544    13.009    L_reg/D_registers_q_reg[3][8]_1[3]
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.332    13.341 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    13.341    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.717 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.717    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.040 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.418    15.458    bseg_driver/decimal_renderer/D_registers_q_reg[3][9][1]
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.306    15.764 r  bseg_driver/decimal_renderer/i__carry_i_27__0/O
                         net (fo=5, routed)           1.032    16.797    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.124    16.921 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=9, routed)           0.670    17.591    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.715 r  L_reg/i__carry_i_10__1/O
                         net (fo=8, routed)           0.998    18.713    L_reg/i__carry_i_10__1_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.124    18.837 f  L_reg/i__carry_i_21__1/O
                         net (fo=3, routed)           1.114    19.951    L_reg/i__carry_i_21__1_n_0
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.124    20.075 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.483    20.557    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29_0[0]
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.107 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.107    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.346 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           1.001    22.347    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.301    22.648 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.842    23.491    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.615 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.810    24.424    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.124    24.548 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.495    25.043    L_reg/bseg_OBUF[1]_inst_i_1_2
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.167 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.148    26.315    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I1_O)        0.124    26.439 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.369    28.809    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.536    32.345 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.345    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.201ns  (logic 10.340ns (31.144%)  route 22.861ns (68.856%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.559    -0.894    L_reg/clk_out1
    SLICE_X49Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=14, routed)          1.853     1.415    L_reg/D_registers_q_reg[3][10]_0[5]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.150     1.565 r  L_reg/L_13f6817c_remainder0__0_carry_i_18__0/O
                         net (fo=2, routed)           0.468     2.033    L_reg/L_13f6817c_remainder0__0_carry_i_18__0_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.328     2.361 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           0.995     3.356    L_reg/L_13f6817c_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.480 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0/O
                         net (fo=4, routed)           0.649     4.128    L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.252 r  L_reg/L_13f6817c_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.318     5.570    L_reg/L_13f6817c_remainder0__0_carry_i_10__0_n_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.694 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.694    bseg_driver/decimal_renderer/i__carry_i_18__2_0[1]
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.244 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.244    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.483 f  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/O[2]
                         net (fo=7, routed)           1.285     7.768    L_reg/L_13f6817c_remainder0_1[6]
    SLICE_X41Y46         LUT3 (Prop_lut3_I2_O)        0.330     8.098 f  L_reg/i__carry_i_21__2/O
                         net (fo=3, routed)           0.658     8.757    L_reg/i__carry_i_21__2_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.332     9.089 r  L_reg/i__carry_i_10__0/O
                         net (fo=8, routed)           0.931    10.020    L_reg/D_registers_q_reg[3][10]_2
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.152    10.172 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=2, routed)           0.594    10.765    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.326    11.091 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           1.222    12.313    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.152    12.465 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=2, routed)           0.544    13.009    L_reg/D_registers_q_reg[3][8]_1[3]
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.332    13.341 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    13.341    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.717 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.717    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.040 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.418    15.458    bseg_driver/decimal_renderer/D_registers_q_reg[3][9][1]
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.306    15.764 r  bseg_driver/decimal_renderer/i__carry_i_27__0/O
                         net (fo=5, routed)           1.032    16.797    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.124    16.921 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=9, routed)           0.670    17.591    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.715 r  L_reg/i__carry_i_10__1/O
                         net (fo=8, routed)           0.998    18.713    L_reg/i__carry_i_10__1_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.124    18.837 f  L_reg/i__carry_i_21__1/O
                         net (fo=3, routed)           1.114    19.951    L_reg/i__carry_i_21__1_n_0
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.124    20.075 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.483    20.557    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29_0[0]
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.107 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.107    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.346 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           1.001    22.347    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.301    22.648 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.842    23.491    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.615 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.810    24.424    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.124    24.548 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.495    25.043    L_reg/bseg_OBUF[1]_inst_i_1_2
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.167 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.976    26.143    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124    26.267 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.506    28.773    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.534    32.307 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    32.307    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.363ns (79.765%)  route 0.346ns (20.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.591    -0.533    slowclk
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.346    -0.046    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     1.176 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.176    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.414ns (79.779%)  route 0.358ns (20.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.592    -0.532    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDPE (Prop_fdpe_C_Q)         0.128    -0.404 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.358    -0.045    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     1.241 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.241    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.409ns (79.082%)  route 0.373ns (20.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.591    -0.533    slowclk
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.373    -0.032    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     1.248 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.248    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.367ns (75.696%)  route 0.439ns (24.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.591    -0.533    slowclk
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.439     0.047    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     1.273 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.273    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.404ns (77.222%)  route 0.414ns (22.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.591    -0.533    slowclk
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.414     0.009    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     1.286 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.286    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_768166198[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.421ns (75.628%)  route 0.458ns (24.372%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.593    -0.531    forLoop_idx_0_768166198[0].cond_butt_sel_desel/clk_out1
    SLICE_X63Y56         FDRE                                         r  forLoop_idx_0_768166198[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  forLoop_idx_0_768166198[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109    -0.281    forLoop_idx_0_768166198[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  forLoop_idx_0_768166198[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.349     0.113    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     1.348 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.348    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.439ns (74.573%)  route 0.491ns (25.427%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.592    -0.532    cond_butt_next_play/clk_out1
    SLICE_X60Y53         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.147    -0.221    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.344     0.168    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.398 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.398    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_768166198[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.438ns (71.765%)  route 0.566ns (28.235%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.593    -0.531    forLoop_idx_0_768166198[1].cond_butt_sel_desel/clk_out1
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_768166198[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  forLoop_idx_0_768166198[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.200    -0.167    forLoop_idx_0_768166198[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.045    -0.122 r  forLoop_idx_0_768166198[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.366     0.244    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     1.474 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.474    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.386ns (68.055%)  route 0.650ns (31.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.564    -0.560    display/clk_out1
    SLICE_X48Y54         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.650     0.232    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     1.476 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.476    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.383ns (67.668%)  route 0.661ns (32.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.565    -0.559    display/clk_out1
    SLICE_X49Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.661     0.243    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     1.485 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.485    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10_1 fall edge)
                                                     10.000    10.000 f  
    N14                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 f  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.952    slowclk_gen/inst/clk_in1_clk_10
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     7.807 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     8.341    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.370 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     9.185    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.481    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10_1

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.628ns (37.945%)  route 2.662ns (62.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.391    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.515 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.775     4.290    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.508    -1.428    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.628ns (37.945%)  route 2.662ns (62.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.391    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.515 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.775     4.290    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.508    -1.428    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.628ns (37.945%)  route 2.662ns (62.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.391    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.515 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.775     4.290    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.508    -1.428    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.628ns (37.945%)  route 2.662ns (62.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.391    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.515 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.775     4.290    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.508    -1.428    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.628ns (37.945%)  route 2.662ns (62.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.391    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.515 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.775     4.290    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.508    -1.428    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.015ns  (logic 1.615ns (40.222%)  route 2.400ns (59.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.400     3.891    forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     4.015 r  forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.015    forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X52Y68         FDRE                                         r  forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.432    -1.504    forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/clk_out1
    SLICE_X52Y68         FDRE                                         r  forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.619ns (41.670%)  route 2.266ns (58.330%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.266     3.761    forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.885 r  forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.885    forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.503    -1.433    forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.867ns  (logic 1.617ns (41.830%)  route 2.249ns (58.170%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.249     3.743    forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.867 r  forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.867    forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.503    -1.433    forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.625ns (44.197%)  route 2.051ns (55.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.051     3.552    forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.676 r  forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.676    forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.503    -1.433    forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.666ns  (logic 1.622ns (44.253%)  route 2.044ns (55.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.044     3.542    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.666 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.666    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X61Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         1.508    -1.428    cond_butt_next_play/sync/clk_out1
    SLICE_X61Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.300ns (35.566%)  route 0.543ns (64.434%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.543     0.797    forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.842 r  forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.842    forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.862    -0.768    forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_768166198[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.307ns (35.020%)  route 0.570ns (64.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.570     0.832    forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.877 r  forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.877    forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.862    -0.768    forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_768166198[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.311ns (27.855%)  route 0.806ns (72.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.806     1.072    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.117 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.117    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X61Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.861    -0.769    cond_butt_next_play/sync/clk_out1
    SLICE_X61Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.313ns (28.010%)  route 0.805ns (71.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.805     1.074    forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.119 r  forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.119    forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.856    -0.774    forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_1966703628[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.306ns (25.544%)  route 0.892ns (74.456%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.892     1.153    forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.198 r  forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.198    forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.856    -0.774    forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.307ns (25.293%)  route 0.908ns (74.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.908     1.170    forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.215 r  forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.215    forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.856    -0.774    forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_1966703628[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.304ns (22.699%)  route 1.034ns (77.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.034     1.293    forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.338 r  forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.338    forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X52Y68         FDRE                                         r  forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.825    -0.805    forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/clk_out1
    SLICE_X52Y68         FDRE                                         r  forLoop_idx_0_1966703628[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.316ns (23.272%)  route 1.043ns (76.728%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.758     1.029    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.074 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.286     1.359    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.862    -0.768    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.316ns (23.272%)  route 1.043ns (76.728%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.758     1.029    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.074 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.286     1.359    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.862    -0.768    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.316ns (23.272%)  route 1.043ns (76.728%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.758     1.029    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.074 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.286     1.359    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=408, routed)         0.862    -0.768    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





