#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jun  2 03:15:54 2023
# Process ID: 29772
# Current directory: D:/hls/C++/test/Vivado/DNN/DNN.runs/design_1_DNN_0_0_synth_1
# Command line: vivado.exe -log design_1_DNN_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_DNN_0_0.tcl
# Log file: D:/hls/C++/test/Vivado/DNN/DNN.runs/design_1_DNN_0_0_synth_1/design_1_DNN_0_0.vds
# Journal file: D:/hls/C++/test/Vivado/DNN/DNN.runs/design_1_DNN_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_DNN_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1299.141 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/hls/C++/test/DNN'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1299.141 ; gain = 0.000
Command: synth_design -top design_1_DNN_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1299.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_DNN_0_0' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ip/design_1_DNN_0_0/synth/design_1_DNN_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DNN' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN.v:12]
INFO: [Synth 8-6157] synthesizing module 'DNN_temp_input' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_temp_input.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_temp_input' (1#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_temp_input.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_conv1_output' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_conv1_output.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_conv1_output' (2#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_conv1_output.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_pool1_output' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_pool1_output.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_pool1_output' (3#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_pool1_output.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_pool2_output_0_0' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_pool2_output_0_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_pool2_output_0_0' (4#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_pool2_output_0_0.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_flatten_output' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_flatten_output.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_flatten_output' (5#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_flatten_output.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_fc2_output' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_fc2_output.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_fc2_output' (6#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_fc2_output.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_temp_output' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_temp_output.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_temp_output' (7#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_temp_output.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_flow_control_loop_pipe_sequential_init' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'DNN_flow_control_loop_pipe_sequential_init' (8#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_1' (9#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_2' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_2' (10#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_3' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_3' (11#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_4' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_4' (12#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_5' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_5' (13#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_6' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_6' (14#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_7' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_7.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_7' (15#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_8' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_8' (16#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_9' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_9' (17#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_9.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (18#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4' (19#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' (20#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0' (21#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1' (22#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2' (23#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0' (24#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1' (25#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2' (26#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0' (27#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1' (28#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2' (29#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3' (30#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_78_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_78_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_78_1' (31#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_78_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_117_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_117_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_117_1' (32#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_117_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0' (33#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1' (34#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2' (35#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3' (36#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4' (37#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5' (38#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6' (39#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7' (40#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8' (41#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9' (42#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10' (43#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11' (44#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12' (45#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13' (46#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14' (47#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15' (48#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_126_4' (49#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0' (50#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1' (51#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2' (52#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3' (53#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4' (54#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5' (55#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6' (56#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7' (57#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8' (58#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9' (59#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10' (60#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11' (61#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12' (62#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13' (63#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14' (64#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15' (65#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_135_6' (66#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0' (67#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1' (68#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2' (69#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3' (70#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4' (71#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5' (72#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6' (73#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7' (74#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8' (75#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9' (76#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10' (77#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11.v:6]
INFO: [Synth 8-3876] $readmem data file './DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11.dat' is read successfully [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11' (78#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11.v:6]
INFO: [Synth 8-6157] synthesizing module 'DNN_fexp_32ns_32ns_32_4_full_dsp_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_fexp_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/ip/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (79#1) [D:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip' (104#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/ip/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'DNN_fexp_32ns_32ns_32_4_full_dsp_1' (105#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_fexp_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_143_8' (106#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_150_10' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_150_10.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_150_10' (107#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_150_10.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_153_11' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_153_11.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_fdiv_32ns_32ns_32_7_no_dsp_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_fdiv_32ns_32ns_32_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/ip/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip' (113#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/ip/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'DNN_fdiv_32ns_32ns_32_7_no_dsp_1' (114#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_fdiv_32ns_32ns_32_7_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_153_11' (115#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_153_11.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_158_12' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_158_12.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DNN_DNN_Pipeline_VITIS_LOOP_158_12' (116#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_158_12.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_fadd_32ns_32ns_32_3_full_dsp_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_fadd_32ns_32ns_32_3_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/ip/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip' (125#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/ip/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'DNN_fadd_32ns_32ns_32_3_full_dsp_1' (126#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_fadd_32ns_32ns_32_3_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'DNN_fmul_32ns_32ns_32_2_max_dsp_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_fmul_32ns_32ns_32_2_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'DNN_fmul_32ns_32ns_32_2_max_dsp_1_ip' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/ip/DNN_fmul_32ns_32ns_32_2_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'DNN_fmul_32ns_32ns_32_2_max_dsp_1_ip' (133#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/ip/DNN_fmul_32ns_32ns_32_2_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'DNN_fmul_32ns_32ns_32_2_max_dsp_1' (134#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_fmul_32ns_32ns_32_2_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'DNN_fcmp_32ns_32ns_1_2_no_dsp_1' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/ip/DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (137#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/ip/DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'DNN_fcmp_32ns_32ns_1_2_no_dsp_1' (138#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DNN' (139#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_DNN_0_0' (140#1) [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ip/design_1_DNN_0_0/synth/design_1_DNN_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1449.973 ; gain = 150.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1449.973 ; gain = 150.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1449.973 ; gain = 150.832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1454.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3358 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ip/design_1_DNN_0_0/constraints/DNN_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ip/design_1_DNN_0_0/constraints/DNN_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/hls/C++/test/Vivado/DNN/DNN.runs/design_1_DNN_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/hls/C++/test/Vivado/DNN/DNN.runs/design_1_DNN_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1693.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  FDE => FDRE: 50 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.574 ; gain = 24.648
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:01:17 . Memory (MB): peak = 1718.574 ; gain = 419.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:01:17 . Memory (MB): peak = 1718.574 ; gain = 419.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/hls/C++/test/Vivado/DNN/DNN.runs/design_1_DNN_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:17 . Memory (MB): peak = 1718.574 ; gain = 419.434
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:27 . Memory (MB): peak = 1718.574 ; gain = 419.434
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized5) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized5) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized5) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized5) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized30) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized30) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized5) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized5) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized30) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized30) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized5) to 'inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DNN_fadd_32ns_32ns_32_3_full_dsp_1:/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized5) to 'DNN_fadd_32ns_32ns_32_3_full_dsp_1:/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'DNN_fadd_32ns_32ns_32_3_full_dsp_1:/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'DNN_fadd_32ns_32ns_32_3_full_dsp_1:/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DNN_fadd_32ns_32ns_32_3_full_dsp_1:/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'DNN_fadd_32ns_32ns_32_3_full_dsp_1:/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DNN_fmul_32ns_32ns_32_2_max_dsp_1:/DNN_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'DNN_fmul_32ns_32ns_32_2_max_dsp_1:/DNN_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DNN_fmul_32ns_32ns_32_2_max_dsp_1:/DNN_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'DNN_fmul_32ns_32ns_32_2_max_dsp_1:/DNN_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DNN_fcmp_32ns_32ns_1_2_no_dsp_1:/DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'DNN_fcmp_32ns_32ns_1_2_no_dsp_1:/DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DNN_fcmp_32ns_32ns_1_2_no_dsp_1:/DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'DNN_fcmp_32ns_32ns_1_2_no_dsp_1:/DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'DNN_fcmp_32ns_32ns_1_2_no_dsp_1:/DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'DNN_fcmp_32ns_32ns_1_2_no_dsp_1:/DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DNN_fcmp_32ns_32ns_1_2_no_dsp_1:/DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'DNN_fcmp_32ns_32ns_1_2_no_dsp_1:/DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'tmp_reg_798_reg[31:0]' into 'fexp_32ns_32ns_32_4_full_dsp_1_U234/dout_r_reg[31:0]' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8.v:1331]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_12_viv__parameterized5__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module DNN_fmul_32ns_32ns_32_2_max_dsp_1__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_12_viv__parameterized5__2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\fexp_32ns_32ns_32_4_full_dsp_1_U234/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_9_U/q0_reg[29]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_9_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_9_U/q0_reg[29]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_9_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_9_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_9_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_9_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_9_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_9_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_9_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_9_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_9_U/q0_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_9_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_9_U/q0_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_11_U/q0_reg[22]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_11_U/q0_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_11_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_11_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_11_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_11_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_11_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_11_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_11_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_11_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_10_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_10_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_10_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_10_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_10_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_10_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_10_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_10_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_8_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_8_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_8_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_8_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_8_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_8_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_8_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_8_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_7_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_7_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_7_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_7_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_7_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_7_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_7_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_7_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_6_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_6_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_6_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_6_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_6_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_6_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_6_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_6_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_5_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_5_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_5_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_5_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_5_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_5_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_5_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_5_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_4_U/q0_reg[1]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_4_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_4_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_4_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_4_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_4_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_4_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_4_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_4_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_4_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_3_U/q0_reg[25]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_3_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_3_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_3_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_3_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_3_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_3_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_3_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_3_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_3_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_2_U/q0_reg[2]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_2_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_2_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_2_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_2_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_2_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_2_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_2_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_2_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_2_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_1_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_1_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_1_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_1_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_1_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_1_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_1_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_1_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_0_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_0_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_0_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_0_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_0_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/output_weight_0_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_0_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\output_weight_0_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_15_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_15_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_15_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_15_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_15_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_15_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_15_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_15_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_14_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_14_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_14_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_14_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_14_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_14_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_14_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_14_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_13_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_13_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_13_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_13_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_13_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_13_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_13_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_13_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_12_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_12_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_12_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_12_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_12_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_12_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_11_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_11_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_11_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_11_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_11_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_11_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_11_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_11_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_10_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_10_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_10_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_10_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_10_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_10_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_10_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_10_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_8_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_8_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_8_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_8_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_8_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_8_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_7_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_7_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_7_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_7_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_7_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_7_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_7_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_7_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_6_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_6_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_6_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_6_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_6_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_6_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_6_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_6_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_5_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_5_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_5_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_5_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_5_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_5_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_5_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_5_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_4_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_4_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_4_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_4_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_4_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_4_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_4_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_4_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_3_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_3_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_3_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_3_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_3_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_3_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_3_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_3_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_2_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_2_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_2_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_2_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_2_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_2_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_2_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_2_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_1_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_1_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_1_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_1_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_1_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_1_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_0_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_0_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_0_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_0_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_0_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/fc1_weight_0_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_0_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/\fc1_weight_0_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_6_fu_759/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_6_fu_759/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/\fexp_32ns_32ns_32_4_full_dsp_1_U234/dout_r_reg[31] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__4.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_7_U/q0_reg[29]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_7_U/q0_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_7_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_7_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_7_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_7_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_7_U/q0_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_7_U/q0_reg[26] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_11_U/q0_reg[29]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_11_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_11_U/q0_reg[30]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_11_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_11_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_11_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_11_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_11_U/q0_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_11_U/q0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_11_U/q0_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_15_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_15_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_15_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_15_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_15_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_15_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_15_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_15_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_14_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_14_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_14_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_14_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_14_U/q0_reg[28]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_14_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_14_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_14_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_9_U/q0_reg[26]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_9_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_9_U/q0_reg[27]' (FDE) to 'grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/fc2_weight_9_U/q0_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_9_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_9_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_6_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_6_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_5_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_5_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_4_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_4_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_3_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_3_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_2_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_2_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_1_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_1_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_0_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_0_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_13_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_13_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_12_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_12_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_10_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_10_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/\fc2_weight_8_U/q0_reg[29] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__7.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__10.
INFO: [Synth 8-4471] merging register 'or_ln84_8_reg_599_reg[6:2]' into 'or_ln84_7_reg_589_reg[6:2]' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_78_1.v:455]
INFO: [Synth 8-4471] merging register 'or_ln84_8_reg_599_pp0_iter1_reg_reg[6:2]' into 'or_ln84_7_reg_589_pp0_iter1_reg_reg[6:2]' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_78_1.v:439]
INFO: [Synth 8-4471] merging register 'or_ln84_8_reg_599_pp0_iter2_reg_reg[6:2]' into 'or_ln84_7_reg_589_pp0_iter2_reg_reg[6:2]' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_78_1.v:416]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln84_8_reg_599_pp0_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_78_1.v:418]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln84_8_reg_599_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_78_1.v:417]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln84_7_reg_589_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_78_1.v:414]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln84_7_reg_589_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_78_1.v:438]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln84_7_reg_589_reg' and it is trimmed from '5' to '4' bits. [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_78_1.v:454]
INFO: [Synth 8-4471] merging register 'or_ln84_8_reg_599_pp0_iter3_reg_reg[5:2]' into 'or_ln84_7_reg_589_pp0_iter3_reg_reg[5:2]' [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/6718/hdl/verilog/DNN_DNN_Pipeline_VITIS_LOOP_78_1.v:417]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '20' bits. [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[6].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '6' bits. [d:/hls/C++/test/Vivado/DNN/DNN.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__parameterized3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:02:33 . Memory (MB): peak = 1718.574 ; gain = 419.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:02:49 . Memory (MB): peak = 1718.574 ; gain = 419.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:03:14 . Memory (MB): peak = 1718.574 ; gain = 419.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_8_3/conv2_output_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8_3/conv2_output_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8_3/conv2_output_U/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8_3/conv2_output_U/ram4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8_3/conv2_output_U/ram5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8_3/conv1_output_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8_3/conv1_output_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8_3/conv1_output_U/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8_3/conv1_output_U/ram4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8_3/conv1_output_U/ram5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6_0/temp_input_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6_0/temp_input_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6_0/temp_input_U/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6_0/temp_input_U/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6_0/temp_input_U/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6_0/temp_input_U/ram4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6_0/temp_input_U/ram5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6_0/temp_input_U/ram6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6_0/temp_input_U/ram7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/i_4/temp_output_U/ram_reg_0_15_31_31 from module DNN__GB4_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_4/temp_output_U/ram_reg_0_15_31_31 from module DNN__GB4_tempName due to constant propagation
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:03:54 . Memory (MB): peak = 1723.129 ; gain = 423.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/temp_input_U/ram6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/temp_input_U/ram7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv2_output_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv2_output_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv2_output_U/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv2_output_U/ram4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv2_output_U/ram5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv1_output_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv1_output_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv1_output_U/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv1_output_U/ram4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv1_output_U/ram5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:04:09 . Memory (MB): peak = 1723.129 ; gain = 423.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:04:09 . Memory (MB): peak = 1723.129 ; gain = 423.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:04:17 . Memory (MB): peak = 1723.129 ; gain = 423.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:04:17 . Memory (MB): peak = 1723.129 ; gain = 423.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:04:18 . Memory (MB): peak = 1723.129 ; gain = 423.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:04:18 . Memory (MB): peak = 1723.129 ; gain = 423.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    71|
|2     |DSP48E1  |    87|
|9     |LUT1     |   116|
|10    |LUT2     |  1208|
|11    |LUT3     |  2843|
|12    |LUT4     |  3051|
|13    |LUT5     |  2324|
|14    |LUT6     |  3677|
|15    |MUXCY    |  1976|
|16    |MUXF7    |   193|
|17    |MUXF8    |     2|
|18    |RAM16X1D |   128|
|19    |RAM16X1S |    95|
|20    |RAM32M   |    35|
|21    |RAM32X1D |    14|
|22    |RAMB18E1 |    17|
|24    |RAMB36E1 |     3|
|26    |SRL16E   |   529|
|27    |SRLC32E  |   182|
|28    |XORCY    |  1066|
|29    |FDE      |    50|
|30    |FDRE     | 10008|
|31    |FDSE     |    41|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:04:18 . Memory (MB): peak = 1723.129 ; gain = 423.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 205 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:03:55 . Memory (MB): peak = 1723.129 ; gain = 155.387
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:04:19 . Memory (MB): peak = 1723.129 ; gain = 423.988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1731.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3737 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1760.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 875 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 553 instances
  FDE => FDRE: 50 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM16X1S => RAM32X1S (RAMS32): 95 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 14 instances

Synth Design complete, checksum: b7e4400d
INFO: [Common 17-83] Releasing license: Synthesis
596 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:04:39 . Memory (MB): peak = 1760.008 ; gain = 460.867
INFO: [Common 17-1381] The checkpoint 'D:/hls/C++/test/Vivado/DNN/DNN.runs/design_1_DNN_0_0_synth_1/design_1_DNN_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1760.008 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1760.008 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_DNN_0_0, cache-ID = 648b750362644e97
INFO: [Coretcl 2-1174] Renamed 1404 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/hls/C++/test/Vivado/DNN/DNN.runs/design_1_DNN_0_0_synth_1/design_1_DNN_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1760.008 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_DNN_0_0_utilization_synth.rpt -pb design_1_DNN_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1760.008 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  2 03:22:00 2023...
