<!------
/***************************************************************************
 *     Copyright (c) 1999-2017, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Oct  9 11:04:26 2017
 *                 MD5 Checksum         a1b42bcff39c402f05b522621d3ae611
 *
 * Compiled with:  RDB Utility          5.0
 *                 RDB Parser           3.0
 *                 rdb2html.pm          3.0
 *                 Perl Interpreter     5.014001
 *                 Operating System     linux
 *
 * Spec Versions:  an_x1_control        1
 *                 an_x1_sw_mgmt        1
 *                 an_x1_timers         1
 *                 an_x4_abilities      1
 *                 an_x4_status         1
 *                 an_x4_sw_mgmt        1
 *                 cl82                 1
 *                 ieee0_cl22           1
 *                 ilkn_x4_control0     1
 *                 ilkn_x4_status0      1
 *                 main0                1
 *                 pmd_x1               1
 *                 pmd_x4               1
 *                 rx_x1_control0       1
 *                 rx_x1_ecc            1
 *                 rx_x2_control0       1
 *                 rx_x2_status0        1
 *                 rx_x4_control0       1
 *                 rx_x4_fec_control    1
 *                 rx_x4_rs_fec_status0 1
 *                 rx_x4_rs_fec_status1 1
 *                 rx_x4_status0        1
 *                 rx_x4_status1        1
 *                 rx_x4_status2        1
 *                 rx_x4_status3        1
 *                 rx_x4_status4        1
 *                 rx_x4_status5        1
 *                 rx_x4_test_status0   1
 *                 sc_x1_control        1
 *                 sc_x4_control        1
 *                 sc_x4_final_config_status1
 *                 synce_x4             1
 *                 testshared0          1
 *                 testshared1          1
 *                 tx_x1_control0       1
 *                 tx_x2_control0       1
 *                 tx_x2_status0        1
 *                 tx_x4_control0       1
 *                 tx_x4_status0        1
 *
 * RDB Files:  /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/WC4_TSC_ALL.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/ieee0_cl22_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/testshared0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/testshared1_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/main0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x1_control0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x1_ecc_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/pmd_x1_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/pmd_x4_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/an_x1_control_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/an_x4_abilities_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/an_x1_timers_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/an_x4_status_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/an_x4_sw_mgmt_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/an_x1_sw_mgmt_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/cl82_user_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/tx_x2_control0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/tx_x2_status0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x2_control0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x2_status0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/tx_x4_control0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/tx_x4_status0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/synce_x4_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x4_control0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x4_fec_control_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x4_status0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x4_test_status0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x4_status1_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x4_status2_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x4_status3_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x4_status4_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x4_status5_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x4_rs_fec_status0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/rx_x4_rs_fec_status1_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/tx_x1_control0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/ilkn_x4_control0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/ilkn_x4_status0_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/sc_x4_control_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/sc_x1_control_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/sc_x4_final_config_status_regs.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/sc_x1_speed_override_common.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/WC4_ieeeBlockCL22.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/WC4_userBlocks1.rdb
 *             /projects/TSC_ext8/kbondali/TSCBH_16nm_cron/tscbh/rtl/rdb/WC4_userBlocks4.rdb
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

!------>
Generated on Mon Oct  9 11:04:26 2017
<h1><a NAME="TSC">TSC Registers Map</a></h1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=60%><b>Block       </b></td><td align=center width=20%><b>Start - End Offset</b></td><td align=center width=20%><b>Start - End Address</b></td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>IEEE_CL22: IEEE Clause 22 Block (Clause 22, AER DeviceType = 0 OR Clause 45, Device = 0) (4 copies of these registers)</b></td><td align=center>0x0000 - 0x001f</td><td align=center>0x00000000 - 0x0000001f</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#CL22_B0 Registers">CL22_B0: IEEE Combo Registers</A></td><td align=center>0x0000 - 0x0003</td><td align=center>0x00000000 - 0x00000003</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  Reserved</td><td align=center>0x0010 - 0x8fff</td><td align=center>0x00000010 - 0x00008fff</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>TSC_USER1: TSC User Blocks (1 copy of these registers)</b></td><td align=center>0x9000 - 0x9fff</td><td align=center>0x00009000 - 0x00009fff</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#Main0 Registers">Main0: Main0 Registers</A></td><td align=center>0x9000 - 0x900e</td><td align=center>0x00009000 - 0x0000900e</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#pmd_x1 Registers">pmd_x1: PMD Global Control & Status</A></td><td align=center>0x9010 - 0x9012</td><td align=center>0x00009010 - 0x00009012</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0x9020 - 0x902f</td><td align=center>0x00009020 - 0x0000902f</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#PktGen0 Registers">PktGen0: PacketGen0 Registers</A></td><td align=center>0x9030 - 0x903e</td><td align=center>0x00009030 - 0x0000903e</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#PktGen1 Registers">PktGen1: PacketGen1 Registers</A></td><td align=center>0x9040 - 0x904c</td><td align=center>0x00009040 - 0x0000904c</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0x9050 - 0x91ff</td><td align=center>0x00009050 - 0x000091ff</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_X1_Control0 Registers">TX_X1_Control0: TX X1 Control 0 Registers</A></td><td align=center>0x9200 - 0x920d</td><td align=center>0x00009200 - 0x0000920d</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0x9210 - 0x921f</td><td align=center>0x00009210 - 0x0000921f</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_X1_Control0 Registers">RX_X1_Control0: RX X1 Control 0 Registers</A></td><td align=center>0x9220 - 0x9225</td><td align=center>0x00009220 - 0x00009225</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_X1_ECC Registers">RX_X1_ECC: RX X1 ECC Registers - rxp_common</A></td><td align=center>0x9230 - 0x923e</td><td align=center>0x00009230 - 0x0000923e</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#AN_X1_CONTROL Registers">AN_X1_CONTROL: CL73 Control Registers</A></td><td align=center>0x9240 - 0x9241</td><td align=center>0x00009240 - 0x00009241</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#AN_X1_TIMERS Registers">AN_X1_TIMERS: CL73 Timers Registers</A></td><td align=center>0x9250 - 0x925b</td><td align=center>0x00009250 - 0x0000925b</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#sc_x1_control Registers">sc_x1_control: SW speed change timers</A></td><td align=center>0x9260 - 0x9264</td><td align=center>0x00009260 - 0x00009264</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0x9270 - 0x92bf</td><td align=center>0x00009270 - 0x000092bf</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#AN_X1_SW_MGMT Registers">AN_X1_SW_MGMT: CL73 Software Management GLB Interrput Registers</A></td><td align=center>0x92c0 - 0x92c1</td><td align=center>0x000092c0 - 0x000092c1</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  Reserved</td><td align=center>0x92d0 - 0xbfff</td><td align=center>0x000092d0 - 0x0000bfff</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>TSC_USER4: TSC User Blocks (4 copies of these registers)</b></td><td align=center>0xc000 - 0xcfff</td><td align=center>0x0000c000 - 0x0000cfff</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#pmd_x4 Registers">pmd_x4: PMD per lane Control & Status</A></td><td align=center>0xc010 - 0xc018</td><td align=center>0x0000c010 - 0x0000c018</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0xc020 - 0xc04f</td><td align=center>0x0000c020 - 0x0000c04f</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#sc_x4_control Registers">sc_x4_control: SW speed change control</A></td><td align=center>0xc050 - 0xc05e</td><td align=center>0x0000c050 - 0x0000c05e</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0xc060 - 0xc06f</td><td align=center>0x0000c060 - 0x0000c06f</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#sc_x4_final_config_status Registers">sc_x4_final_config_status: Enable override of individual fields for speed control</A></td><td align=center>0xc070 - 0xc078</td><td align=center>0x0000c070 - 0x0000c078</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0xc080 - 0xc10f</td><td align=center>0x0000c080 - 0x0000c10f</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_X4_Control0 Registers">TX_X4_Control0: TX X4 Control 0 Registers</A></td><td align=center>0xc110 - 0xc113</td><td align=center>0x0000c110 - 0x0000c113</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_X4_Status0 Registers">TX_X4_Status0: TX X4 Status 0 Registers</A></td><td align=center>0xc120 - 0xc128</td><td align=center>0x0000c120 - 0x0000c128</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_X4_Control0 Registers">RX_X4_Control0: RX X4 Control 0 Registers</A></td><td align=center>0xc130 - 0xc134</td><td align=center>0x0000c130 - 0x0000c134</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_X4_Fec_Control Registers">RX_X4_Fec_Control: RX X4 FEC Control Registers - rxp_common</A></td><td align=center>0xc140 - 0xc142</td><td align=center>0x0000c140 - 0x0000c142</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_X4_Status0 Registers">RX_X4_Status0: RX X4 Status 0 Registers - rxp_common</A></td><td align=center>0xc150 - 0xc15c</td><td align=center>0x0000c150 - 0x0000c15c</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_X4_Status1 Registers">RX_X4_Status1: RX X4 Status 1 Registers</A></td><td align=center>0xc160 - 0xc16b</td><td align=center>0x0000c160 - 0x0000c16b</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_X4_Status2 Registers">RX_X4_Status2: RX X4 Status 2 Registers - rxp_common</A></td><td align=center>0xc170 - 0xc17b</td><td align=center>0x0000c170 - 0x0000c17b</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_X4_Status3 Registers">RX_X4_Status3: RX X4 Status 3 Registers - rxp_common</A></td><td align=center>0xc180 - 0xc18a</td><td align=center>0x0000c180 - 0x0000c18a</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_X4_Status4 Registers">RX_X4_Status4: RX X4 Status 4 Registers - rxp_common</A></td><td align=center>0xc190 - 0xc194</td><td align=center>0x0000c190 - 0x0000c194</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_X4_Status5 Registers">RX_X4_Status5: RX X4 Status 5 Registers - rxp_common</A></td><td align=center>0xc1a0 - 0xc1ab</td><td align=center>0x0000c1a0 - 0x0000c1ab</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_X4_TEST_Status0 Registers">RX_X4_TEST_Status0: RX X4 TEST Status 0 Registers</A></td><td align=center>0xc1b0 - 0xc1b0</td><td align=center>0x0000c1b0 - 0x0000c1b0</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#AN_X4_ABILITIES Registers">AN_X4_ABILITIES: CL73 Abilities Registers</A></td><td align=center>0xc1c0 - 0xc1cd</td><td align=center>0x0000c1c0 - 0x0000c1cd</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#AN_X4_STATUS Registers">AN_X4_STATUS: CL73 Status Registers</A></td><td align=center>0xc1d0 - 0xc1dc</td><td align=center>0x0000c1d0 - 0x0000c1dc</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#AN_X4_SW_MGMT Registers">AN_X4_SW_MGMT: CL73 Software Management Registers</A></td><td align=center>0xc1e0 - 0xc1ed</td><td align=center>0x0000c1e0 - 0x0000c1ed</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0xc1f0 - 0xc20f</td><td align=center>0x0000c1f0 - 0x0000c20f</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#SYNCE_X4 Registers">SYNCE_X4: SYNCE X4 Registers - rxp_common</A></td><td align=center>0xc210 - 0xc212</td><td align=center>0x0000c210 - 0x0000c212</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0xc220 - 0xc32f</td><td align=center>0x0000c220 - 0x0000c32f</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#ilkn_x4_control0 Registers">ilkn_x4_control0: ilkn Control Registers</A></td><td align=center>0xc330 - 0xc330</td><td align=center>0x0000c330 - 0x0000c330</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#ilkn_x4_status0 Registers">ilkn_x4_status0: ilkn Status Registers</A></td><td align=center>0xc340 - 0xc340</td><td align=center>0x0000c340 - 0x0000c340</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_X4_RS_FEC_Status0 Registers">RX_X4_RS_FEC_Status0: RX X4 RS_FEC Status 0 Registers</A></td><td align=center>0xc350 - 0xc357</td><td align=center>0x0000c350 - 0x0000c357</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_X4_RS_FEC_Status1 Registers">RX_X4_RS_FEC_Status1: RX X4 RS_FEC Status 1 Registers</A></td><td align=center>0xc360 - 0xc367</td><td align=center>0x0000c360 - 0x0000c367</td></tr>
</table><p>
<H1><a NAME="CL22_B0 Registers">CL22_B0: IEEE Combo Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0x0002</td><td><A HREF="#CL22_B0_phyid2">CL22_B0_phyid2</A></td><td>IEEE phyID2 Register</td></tr>
<tr>
<td align=center>0x0003</td><td><A HREF="#CL22_B0_phyid3">CL22_B0_phyid3</A></td><td>IEEE phyID3 Register</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="CL22_B0_phyid2">CL22_B0_phyid2 - IEEE phyID2 Register</a></b><br>
Address Offset = 32'h0000_0002<br>
Physical Address = 32'h0000_0002<br>
Verilog CL45 Address = {`CL22_B0_A, `phyid2_Adr}<br>
Verilog CL22 Address = {`CL22_B0_A, 4'h0}, `phyid2_A<br>
Reset Value = 16'h600d<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">regid1</td>
<td align=left>
PHYID2 register<br>
Reset value is 0x600d.</td></tr>
</table><p>
<A HREF="#CL22_B0 Registers">Return to CL22_B0: IEEE Combo Registers Table</A><p>
<b><a NAME="CL22_B0_phyid3">CL22_B0_phyid3 - IEEE phyID3 Register</a></b><br>
Address Offset = 32'h0000_0003<br>
Physical Address = 32'h0000_0003<br>
Verilog CL45 Address = {`CL22_B0_A, `phyid3_Adr}<br>
Verilog CL22 Address = {`CL22_B0_A, 4'h0}, `phyid3_A<br>
Reset Value = 16'h8770<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">regid2</td>
<td align=left>
PHYID3 register<br>
Reset value is 0x8770.</td></tr>
</table><p>
<A HREF="#CL22_B0 Registers">Return to CL22_B0: IEEE Combo Registers Table</A><p>
<H1><a NAME="Main0 Registers">Main0: Main0 Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0x9000</td><td><A HREF="#Main0_setup">Main0_setup</A></td><td>main control register</td></tr>
<tr>
<td align=center>0x9002</td><td><A HREF="#Main0_deviceInPkg5">Main0_deviceInPkg5</A></td><td>Devices in Package5</td></tr>
<tr>
<td align=center>0x9003</td><td><A HREF="#Main0_tick_control_1">Main0_tick_control_1</A></td><td>TICK GENERATION CONTROL REGISTER 1</td></tr>
<tr>
<td align=center>0x9004</td><td><A HREF="#Main0_tick_control_0">Main0_tick_control_0</A></td><td>TICK GENERATION CONTROL REGISTER 1</td></tr>
<tr>
<td align=center>0x9008</td><td><A HREF="#Main0_serdesID">Main0_serdesID</A></td><td>Serdes ID Register</td></tr>
<tr>
<td align=center>0x9009</td><td><A HREF="#Main0_ecc_disable_control">Main0_ecc_disable_control</A></td><td>ECC disable control register</td></tr>
<tr>
<td align=center>0x900a</td><td><A HREF="#Main0_ecc_1b_err_interrupt_en">Main0_ecc_1b_err_interrupt_en</A></td><td>ECC 1bit error Interrupt control register</td></tr>
<tr>
<td align=center>0x900b</td><td><A HREF="#Main0_ecc_2b_err_interrupt_en">Main0_ecc_2b_err_interrupt_en</A></td><td>ECC 2bit error Interrupt control register</td></tr>
<tr>
<td align=center>0x900c</td><td><A HREF="#Main0_ecc_corrupt_control_0">Main0_ecc_corrupt_control_0</A></td><td>ECC Error Injection control register 0</td></tr>
<tr>
<td align=center>0x900d</td><td><A HREF="#Main0_ecc_corrupt_control_1">Main0_ecc_corrupt_control_1</A></td><td>ECC Error Injection control register 1</td></tr>
<tr>
<td align=center>0x900e</td><td><A HREF="#Main0_tm_control">Main0_tm_control</A></td><td>TM control bits for all SRF instances in TSCBH PCS</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="Main0_setup">Main0_setup - main control register</a></b><br>
Address Offset = 32'h0000_9000<br>
Physical Address = 32'h0000_9000<br>
Verilog CL45 Address = {`Main0_A, `setup_Adr}<br>
Verilog CL22 Address = {`Main0_A, 4'h0}, `setup_A<br>
Reset Value = 16'h0080<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:07</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">refclk_sel</td>
<td align=left>
THE VERSION OF THIS FIELD USED BY THE LOGIC RESIDES IN MPP0 ONLY.<br>
THE VERSION OF THIS FIELD IN MPP1 HAS NO EFFECT ON THE LOGIC.<br>
Specifies refclk frequency for tick generation only.<br>
0,3,4,5,6,7 = N/A <br>
1 = <i>clk_156p25MHz</i><br>
2 = <i>clk_312p5Mhz</i><br>
Reset value is clk_156p25MHz.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:04</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">port_mode_sel</td>
<td align=left>
port configuration selects<br>
TRI_1_PORT - lanes 2,3 aggregated and 0,1 as 3 ports<br>
TRI_2_PORT - lanes 1,0 aggregated and 3,2 as 3 ports<br>
0x0 = <i>QUAD_PORT</i><br>
0x1 = <i>TRI_1_PORT</i><br>
0x2 = <i>TRI_2_PORT</i><br>
0x3 = <i>DUAL_PORT</i><br>
0x4 = <i>SINGLE_PORT</i><br>
0x5 = <i>SINGLE_OCTAL_PORT</i><br>
Reset value is QUAD_PORT.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">resolved_port_mode_control</td>
<td align=left>
Determines how the resolved_port_mode is formulated:<br>
0: Based on the port_mode_sel, and the num_lanes<br>
1: Based on the port_mode_sel only<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#Main0 Registers">Return to Main0: Main0 Registers Table</A><p>
<b><a NAME="Main0_deviceInPkg5">Main0_deviceInPkg5 - Devices in Package5</a></b><br>
Address Offset = 32'h0000_9002<br>
Physical Address = 32'h0000_9002<br>
Verilog CL45 Address = {`Main0_A, `deviceInPkg5_Adr}<br>
Verilog CL22 Address = {`Main0_A, 4'h0}, `deviceInPkg5_A<br>
Reset Value = 16'h0083<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">AN</td>
<td align=left>
1 = Auto-Negotiation present in package<br>
0 = Auto-Negotiation not present in package<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">TC</td>
<td align=left>
1 = TC present in package<br>
0 = TC not present in package</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">DTE_XS</td>
<td align=left>
1 = DTE XS present in package<br>
0 = DTE XS not present in package</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">PHY_XS</td>
<td align=left>
1 = PHY XS present in package<br>
0 = PHY XS not present in package</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">PCS_XS</td>
<td align=left>
1 = PCS present in package<br>
0 = PCS not present in package</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">WIS</td>
<td align=left>
"1 = WIS present in package<br>
"0 = WIS not present in package</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">PMA_PMD</td>
<td align=left>
1 = PMA/PMD present in package<br>
0 = PMA/PMD not present in package<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">Clause22</td>
<td align=left>
1 = Clause 22 registers present in package<br>
0 = Clause 22 registers not present in package<br>
Reset value is 1.</td></tr>
</table><p>
<A HREF="#Main0 Registers">Return to Main0: Main0 Registers Table</A><p>
<b><a NAME="Main0_tick_control_1">Main0_tick_control_1 - TICK GENERATION CONTROL REGISTER 1</a></b><br>
Address Offset = 32'h0000_9003<br>
Physical Address = 32'h0000_9003<br>
Verilog CL45 Address = {`Main0_A, `tick_control_1_Adr}<br>
Verilog CL22 Address = {`Main0_A, 4'h0}, `tick_control_1_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tick_override</td>
<td align=left>
Enables override of tick counts instead of using refclk_sel<br>
THE VERSION OF THIS FIELD USED BY THE LOGIC RESIDES IN MPP0 ONLY<br>
THE VERSION OF THIS FIELD IN MPP1 HAS NO EFFECT ON THE LOGIC<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tick_numerator_upper</td>
<td align=left>
 Bits [18:4] of the tick numerator.&nbsp Used when tick_override is true<br>
THE VERSION OF THIS FIELD USED BY THE LOGIC RESIDES IN MPP0 ONLY<br>
THE VERSION OF THIS FIELD IN MPP1 HAS NO EFFECT ON THE LOGIC<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#Main0 Registers">Return to Main0: Main0 Registers Table</A><p>
<b><a NAME="Main0_tick_control_0">Main0_tick_control_0 - TICK GENERATION CONTROL REGISTER 1</a></b><br>
Address Offset = 32'h0000_9004<br>
Physical Address = 32'h0000_9004<br>
Verilog CL45 Address = {`Main0_A, `tick_control_0_Adr}<br>
Verilog CL22 Address = {`Main0_A, 4'h0}, `tick_control_0_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tick_numerator_lower</td>
<td align=left>
 Bits [3:0] of the tick numerator.&nbsp Used when tick_override is true<br>
THE VERSION OF THIS FIELD USED BY THE LOGIC RESIDES IN MPP0 ONLY<br>
THE VERSION OF THIS FIELD IN MPP1 HAS NO EFFECT ON THE LOGIC<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tick_denominator</td>
<td align=left>
 Tick denominator.&nbsp Used when tick_override is true<br>
THE VERSION OF THIS FIELD USED BY THE LOGIC RESIDES IN MPP0 ONLY<br>
THE VERSION OF THIS FIELD IN MPP1 HAS NO EFFECT ON THE LOGIC<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#Main0 Registers">Return to Main0: Main0 Registers Table</A><p>
<b><a NAME="Main0_serdesID">Main0_serdesID - Serdes ID Register</a></b><br>
Address Offset = 32'h0000_9008<br>
Physical Address = 32'h0000_9008<br>
Verilog CL45 Address = {`Main0_A, `serdesID_Adr}<br>
Verilog CL22 Address = {`Main0_A, 4'h0}, `serdesID_A<br>
Reset Value = 16'h0325<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">rev_letter</td>
<td align=left>
0x0 = <i>REV_A</i><br>
0x1 = <i>REV_B</i><br>
0x2 = <i>REV_C</i><br>
0x3 = <i>REV_D</i><br>
Reset value is REV_A.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:11</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">rev_number</td>
<td align=left>
0x0 = <i>REV_0</i><br>
0x1 = <i>REV_1</i><br>
0x2 = <i>REV_2</i><br>
0x3 = <i>REV_3</i><br>
0x4 = <i>REV_4</i><br>
0x5 = <i>REV_5</i><br>
0x6 = <i>REV_6</i><br>
0x7 = <i>REV_7</i><br>
Reset value is REV_0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:09</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">bonding</td>
<td align=left>
0x0 = <i>WIRE_BOND</i><br>
0x1 = <i>FLIP_CHIP</i><br>
Reset value is FLIP_CHIP.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:06</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">tech_proc</td>
<td align=left>
0x0 = <i>PROCESS_90NM</i><br>
0x1 = <i>PROCESS_65NM</i><br>
0x2 = <i>PROCESS_40NM</i><br>
0x3 = <i>PROCESS_28NM</i><br>
0x4 = <i>PROCESS_16NM</i><br>
Reset value is PROCESS_16NM.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">model_number</td>
<td align=left>
Same as phyID model number<br>
0x0 = <i>SERDES_CL73</i><br>
0x1 = <i>XGXS_16G</i><br>
0x2 = <i>HYPERCORE</i><br>
0x3 = <i>HYPERLITE</i><br>
0x4 = <i>PCIE_G2_PIPE</i><br>
0x5 = <i>SERDES_1p25GBd</i><br>
0x6 = <i>SATA2</i><br>
0x7 = <i>QSGMII</i><br>
0x8 = <i>XGXS10G</i><br>
0x9 = <i>WARPCORE</i><br>
0xa = <i>XFICORE</i><br>
0xb = <i>RXFI</i><br>
0xc = <i>WARPLITE</i><br>
0xd = <i>PENTACORE</i><br>
0xe = <i>ESM</i><br>
0xf = <i>QUAD_SGMII</i><br>
0x10 = <i>WARPCORE_3</i><br>
0x11 = <i>TSC</i><br>
0x12 = <i>TSC4E</i><br>
0x13 = <i>TSC12E</i><br>
0x14 = <i>TSC4F</i><br>
0x15 = <i>TSC4F_GEN2</i><br>
0x1d = <i>XGXS_CL73_90NM</i><br>
0x1e = <i>SERDES_CL73_90NM</i><br>
0x20 = <i>WARPCORE3</i><br>
0x21 = <i>WARPCORE4_TSC</i><br>
0x22 = <i>RXAUI</i><br>
0x23 = <i>TSCE_GEN3</i><br>
0x24 = <i>TSC4F_GEN3</i><br>
0x25 = <i>TSCBH</i><br>
Reset value is TSCBH.</td></tr>
</table><p>
<A HREF="#Main0 Registers">Return to Main0: Main0 Registers Table</A><p>
<b><a NAME="Main0_ecc_disable_control">Main0_ecc_disable_control - ECC disable control register</a></b><br>
Address Offset = 32'h0000_9009<br>
Physical Address = 32'h0000_9009<br>
Verilog CL45 Address = {`Main0_A, `ecc_disable_control_Adr}<br>
Verilog CL22 Address = {`Main0_A, 4'h0}, `ecc_disable_control_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_disable_rx_1588_400g</td>
<td align=left>
When this bit is 1, ECC generation and checking are Disabled on rx_1588_400g SRF instance.<br>
When this bit is 0, ECC generation and checking are Enabled&nbsp on rx_1588_400g SRF instance.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_disable_rx_1588_mpp</td>
<td align=left>
When this bit is 1, ECC generation and checking are Disabled on rx_1588_mpp SRF instance.<br>
When this bit is 0, ECC generation and checking are Enabled&nbsp on rx_1588_mpp SRF instance.<br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_disable_tx_1588_400g</td>
<td align=left>
When this bit is 1, ECC generation and checking are Disabled on tx_1588_400g SRF instance.<br>
When this bit is 0, ECC generation and checking are Enabled&nbsp on tx_1588_400g SRF instance.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_disable_tx_1588_mpp</td>
<td align=left>
When this bit is 1, ECC generation and checking are Disabled on tx_1588_mpp SRF instance.<br>
When this bit is 0, ECC generation and checking are Enabled&nbsp on tx_1588_mpp SRF instance.<br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_disable_um_tbl</td>
<td align=left>
When this bit is 1, ECC generation and checking are Disabled on um_tbl SRF instance.<br>
When this bit is 0, ECC generation and checking are Enabled&nbsp on um_tbl SRF instance.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_disable_am_tbl</td>
<td align=left>
When this bit is 1, ECC generation and checking are Disabled on am_tbl SRF instance.<br>
When this bit is 0, ECC generation and checking are Enabled&nbsp on am_tbl SRF instance.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_disable_spd_tbl</td>
<td align=left>
When this bit is 1, ECC generation and checking are Disabled on spd_tbl SRF instance.<br>
When this bit is 0, ECC generation and checking are Enabled&nbsp on spd_tbl SRF instance.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_disable_deskew</td>
<td align=left>
When this bit is 1, ECC generation and checking are Disabled on all deskew SRF instances.<br>
When this bit is 0, ECC generation and checking are Enabled&nbsp on all deskew SRF instances.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_disable_rsfec_rs400g_mpp</td>
<td align=left>
When this bit is 1, ECC generation and checking are Disabled on all rsfec_rs400g_mpp SRF instances.<br>
When this bit is 0, ECC generation and checking are Enabled&nbsp on all rsfec_rs400g_mpp SRF instances.<br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_disable_rsfec_rbuf_mpp</td>
<td align=left>
When this bit is 1, ECC generation and checking are Disabled on all rsfec_rbuf_mpp SRF instances.<br>
When this bit is 0, ECC generation and checking are Enabled&nbsp on all rsfec_rbuf_mpp SRF instances.<br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_disable_base_r_fec</td>
<td align=left>
When this bit is 1, ECC generation and checking are Disabled on all base_r_fec SRF instances.<br>
When this bit is 0, ECC generation and checking are Enabled&nbsp on all base_r_fec SRF instances.<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#Main0 Registers">Return to Main0: Main0 Registers Table</A><p>
<b><a NAME="Main0_ecc_1b_err_interrupt_en">Main0_ecc_1b_err_interrupt_en - ECC 1bit error Interrupt control register</a></b><br>
Address Offset = 32'h0000_900a<br>
Physical Address = 32'h0000_900a<br>
Verilog CL45 Address = {`Main0_A, `ecc_1b_err_interrupt_en_Adr}<br>
Verilog CL22 Address = {`Main0_A, 4'h0}, `ecc_1b_err_interrupt_en_A<br>
Reset Value = 16'h5beb<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_1b_err_intr_en_rx_1588_400g</td>
<td align=left>
When this bit is 1, ECC 1bit correctable error on rx_1588_400g SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 1bit correctable error on rx_1588_400g SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_1b_err_intr_en_rx_1588_mpp</td>
<td align=left>
When this bit is 1, ECC 1bit correctable error on rx_1588_mpp SRF instance will set PCS output u[0/1]_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 1bit correctable error on rx_1588_mpp SRF instance will NOT affect PCS output u[0/1]_pcs_ecc_error_interrupt <br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_1b_err_intr_en_tx_1588_400g</td>
<td align=left>
When this bit is 1, ECC 1bit correctable error on tx_1588_400g SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 1bit correctable error on tx_1588_400g SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_1b_err_intr_en_tx_1588_mpp</td>
<td align=left>
When this bit is 1, ECC 1bit correctable error on tx_1588_mpp SRF instance will set PCS output u[0/1]_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 1bit correctable error on tx_1588_mpp SRF instance will NOT affect PCS output u[0/1]_pcs_ecc_error_interrupt <br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_1b_err_intr_en_um_tbl</td>
<td align=left>
When this bit is 1, ECC 1bit correctable error on um_tbl SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 1bit correctable error on um_tbl SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_1b_err_intr_en_am_tbl</td>
<td align=left>
When this bit is 1, ECC 1bit correctable error on am_tbl SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 1bit correctable error on am_tbl SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_1b_err_intr_en_spd_tbl</td>
<td align=left>
When this bit is 1, ECC 1bit correctable error on spd_tbl SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 1bit correctable error on spd_tbl SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_1b_err_intr_en_deskew</td>
<td align=left>
When this bit is 1, ECC 1bit correctable error on any deskew SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 1bit correctable error on any deskew SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_1b_err_intr_en_rsfec_rs400g_mpp</td>
<td align=left>
When this bit is 1, ECC 1bit correctable error on any rsfec_rs400g_mpp SRF instance will set PCS output u[0/1]_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 1bit correctable error on any rsfec_rs400g_mpp SRF instance will NOT affect PCS output u[0/1]_pcs_ecc_error_interrupt <br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_1b_err_intr_en_rsfec_rbuf_mpp</td>
<td align=left>
When this bit is 1, ECC 1bit correctable error on any rsfec_rbuf_mpp SRF instance will set PCS output u[0/1]_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 1bit correctable error on any rsfec_rbuf_mpp SRF instance will NOT affect PCS output u[0/1]_pcs_ecc_error_interrupt <br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_1b_err_intr_en_base_r_fec</td>
<td align=left>
When this bit is 1, ECC 1bit correctable error on any base_r_fec SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 1bit correctable error on any base_r_fec SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
</table><p>
<A HREF="#Main0 Registers">Return to Main0: Main0 Registers Table</A><p>
<b><a NAME="Main0_ecc_2b_err_interrupt_en">Main0_ecc_2b_err_interrupt_en - ECC 2bit error Interrupt control register</a></b><br>
Address Offset = 32'h0000_900b<br>
Physical Address = 32'h0000_900b<br>
Verilog CL45 Address = {`Main0_A, `ecc_2b_err_interrupt_en_Adr}<br>
Verilog CL22 Address = {`Main0_A, 4'h0}, `ecc_2b_err_interrupt_en_A<br>
Reset Value = 16'h5beb<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_2b_err_intr_en_rx_1588_400g</td>
<td align=left>
When this bit is 1, ECC 2bit correctable error on rx_1588_400g SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 2bit correctable error on rx_1588_400g SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_2b_err_intr_en_rx_1588_mpp</td>
<td align=left>
When this bit is 1, ECC 2bit uncorrectable error on rx_1588_mpp SRF instance will set PCS output u[0/1]_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 2bit uncorrectable error on rx_1588_mpp SRF instance will NOT affect PCS output u[0/1]_pcs_ecc_error_interrupt <br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_2b_err_intr_en_tx_1588_400g</td>
<td align=left>
When this bit is 1, ECC 2bit uncorrectable error on tx_1588_400g SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 2bit uncorrectable error on tx_1588_400g SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_2b_err_intr_en_tx_1588_mpp</td>
<td align=left>
When this bit is 1, ECC 2bit uncorrectable error on tx_1588_mpp SRF instance will set PCS output u[0/1]_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 2bit uncorrectable error on tx_1588_mpp SRF instance will NOT affect PCS output u[0/1]_pcs_ecc_error_interrupt <br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_2b_err_intr_en_um_tbl</td>
<td align=left>
When this bit is 1, ECC 2bit uncorrectable error on um_tbl SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 2bit uncorrectable error on um_tbl SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_2b_err_intr_en_am_tbl</td>
<td align=left>
When this bit is 1, ECC 2bit uncorrectable error on am_tbl SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 2bit uncorrectable error on am_tbl SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_2b_err_intr_en_spd_tbl</td>
<td align=left>
When this bit is 1, ECC 2bit uncorrectable error on spd_tbl SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 2bit uncorrectable error on spd_tbl SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_2b_err_intr_en_deskew</td>
<td align=left>
When this bit is 1, ECC 2bit uncorrectable error on any deskew SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 2bit uncorrectable error on any deskew SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_2b_err_intr_en_rsfec_rs400g_mpp</td>
<td align=left>
When this bit is 1, ECC 2bit uncorrectable error on any rsfec_rs400g_mpp SRF instance will set PCS output u[0/1]_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 2bit uncorrectable error on any rsfec_rs400g_mpp SRF instance will NOT affect PCS output u[0/1]_pcs_ecc_error_interrupt <br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_2b_err_intr_en_rsfec_rbuf_mpp</td>
<td align=left>
When this bit is 1, ECC 2bit uncorrectable error on any rsfec_rbuf_mpp SRF instance will set PCS output u[0/1]_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 2bit uncorrectable error on any rsfec_rbuf_mpp SRF instance will NOT affect PCS output u[0/1]_pcs_ecc_error_interrupt <br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_2b_err_intr_en_base_r_fec</td>
<td align=left>
When this bit is 1, ECC 2bit uncorrectable error on any base_r_fec SRF instance will set PCS output u0_pcs_ecc_error_interrupt to 1 <br>
When this bit is 0, ECC 2bit uncorrectable error on any base_r_fec SRF instance will NOT affect PCS output u0_pcs_ecc_error_interrupt <br>
Reset value is 1.</td></tr>
</table><p>
<A HREF="#Main0 Registers">Return to Main0: Main0 Registers Table</A><p>
<b><a NAME="Main0_ecc_corrupt_control_0">Main0_ecc_corrupt_control_0 - ECC Error Injection control register 0</a></b><br>
Address Offset = 32'h0000_900c<br>
Physical Address = 32'h0000_900c<br>
Verilog CL45 Address = {`Main0_A, `ecc_corrupt_control_0_Adr}<br>
Verilog CL22 Address = {`Main0_A, 4'h0}, `ecc_corrupt_control_0_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_corrupt_am_tbl</td>
<td align=left>
ECC Error Injection for am_tbl SRF instance. <br>
0x0 = <i>INJECT_NO_ECC_ERROR</i><br>
0x1 = <i>INJECT_TWO_BIT_ERROR_ON_WRITE_DATA</i><br>
0x2 = <i>INJECT_ONE_BIT_ERROR_ON_READ_DATA</i><br>
0x3 = <i>INJECT_TWO_BIT_ERROR_ON_READ_DATA</i><br>
Reset value is INJECT_NO_ECC_ERROR.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_corrupt_spd_tbl</td>
<td align=left>
ECC Error Injection for spd_tbl SRF instance. <br>
0x0 = <i>INJECT_NO_ECC_ERROR</i><br>
0x1 = <i>INJECT_TWO_BIT_ERROR_ON_WRITE_DATA</i><br>
0x2 = <i>INJECT_ONE_BIT_ERROR_ON_READ_DATA</i><br>
0x3 = <i>INJECT_TWO_BIT_ERROR_ON_READ_DATA</i><br>
Reset value is INJECT_NO_ECC_ERROR.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_corrupt_deskew</td>
<td align=left>
ECC Error Injection for all deskew SRF instances. <br>
0x0 = <i>INJECT_NO_ECC_ERROR</i><br>
0x1 = <i>INJECT_TWO_BIT_ERROR_ON_WRITE_DATA</i><br>
0x2 = <i>INJECT_ONE_BIT_ERROR_ON_READ_DATA</i><br>
0x3 = <i>INJECT_TWO_BIT_ERROR_ON_READ_DATA</i><br>
Reset value is INJECT_NO_ECC_ERROR.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_corrupt_rsfec_rs400g_mpp</td>
<td align=left>
ECC Error Injection for all rsfec_s400gf_mpp SRF instances. <br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
0x0 = <i>INJECT_NO_ECC_ERROR</i><br>
0x1 = <i>INJECT_TWO_BIT_ERROR_ON_WRITE_DATA</i><br>
0x2 = <i>INJECT_ONE_BIT_ERROR_ON_READ_DATA</i><br>
0x3 = <i>INJECT_TWO_BIT_ERROR_ON_READ_DATA</i><br>
Reset value is INJECT_NO_ECC_ERROR.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:04</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_corrupt_rsfec_rbuf_mpp</td>
<td align=left>
ECC Error Injection for all rsfec_rbuf_mpp SRF instances. <br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
0x0 = <i>INJECT_NO_ECC_ERROR</i><br>
0x1 = <i>INJECT_TWO_BIT_ERROR_ON_WRITE_DATA</i><br>
0x2 = <i>INJECT_ONE_BIT_ERROR_ON_READ_DATA</i><br>
0x3 = <i>INJECT_TWO_BIT_ERROR_ON_READ_DATA</i><br>
Reset value is INJECT_NO_ECC_ERROR.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_corrupt_base_r_fec</td>
<td align=left>
ECC Error Injection for all base_r_fec SRF instances. <br>
0x0 = <i>INJECT_NO_ECC_ERROR</i><br>
0x1 = <i>INJECT_TWO_BIT_ERROR_ON_WRITE_DATA</i><br>
0x2 = <i>INJECT_ONE_BIT_ERROR_ON_READ_DATA</i><br>
0x3 = <i>INJECT_TWO_BIT_ERROR_ON_READ_DATA</i><br>
Reset value is INJECT_NO_ECC_ERROR.</td></tr>
</table><p>
<A HREF="#Main0 Registers">Return to Main0: Main0 Registers Table</A><p>
<b><a NAME="Main0_ecc_corrupt_control_1">Main0_ecc_corrupt_control_1 - ECC Error Injection control register 1</a></b><br>
Address Offset = 32'h0000_900d<br>
Physical Address = 32'h0000_900d<br>
Verilog CL45 Address = {`Main0_A, `ecc_corrupt_control_1_Adr}<br>
Verilog CL22 Address = {`Main0_A, 4'h0}, `ecc_corrupt_control_1_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_corrupt_rx_1588_400g</td>
<td align=left>
ECC Error Injection for rx_1588_400g SRF instance. <br>
0x0 = <i>INJECT_NO_ECC_ERROR</i><br>
0x1 = <i>INJECT_TWO_BIT_ERROR_ON_WRITE_DATA</i><br>
0x2 = <i>INJECT_ONE_BIT_ERROR_ON_READ_DATA</i><br>
0x3 = <i>INJECT_TWO_BIT_ERROR_ON_READ_DATA</i><br>
Reset value is INJECT_NO_ECC_ERROR.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_corrupt_rx_1588_mpp</td>
<td align=left>
ECC Error Injection for rx_1588_mpp SRF instance. <br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
0x0 = <i>INJECT_NO_ECC_ERROR</i><br>
0x1 = <i>INJECT_TWO_BIT_ERROR_ON_WRITE_DATA</i><br>
0x2 = <i>INJECT_ONE_BIT_ERROR_ON_READ_DATA</i><br>
0x3 = <i>INJECT_TWO_BIT_ERROR_ON_READ_DATA</i><br>
Reset value is INJECT_NO_ECC_ERROR.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_corrupt_tx_1588_400g</td>
<td align=left>
ECC Error Injection for tx_1588_400g SRF instance. <br>
0x0 = <i>INJECT_NO_ECC_ERROR</i><br>
0x1 = <i>INJECT_TWO_BIT_ERROR_ON_WRITE_DATA</i><br>
0x2 = <i>INJECT_ONE_BIT_ERROR_ON_READ_DATA</i><br>
0x3 = <i>INJECT_TWO_BIT_ERROR_ON_READ_DATA</i><br>
Reset value is INJECT_NO_ECC_ERROR.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:04</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_corrupt_tx_1588_mpp</td>
<td align=left>
ECC Error Injection for tx_1588_mpp SRF instance. <br>
Fields marked _mpp will use per-MPP register, else the copy resides only in MPP0<br>
0x0 = <i>INJECT_NO_ECC_ERROR</i><br>
0x1 = <i>INJECT_TWO_BIT_ERROR_ON_WRITE_DATA</i><br>
0x2 = <i>INJECT_ONE_BIT_ERROR_ON_READ_DATA</i><br>
0x3 = <i>INJECT_TWO_BIT_ERROR_ON_READ_DATA</i><br>
Reset value is INJECT_NO_ECC_ERROR.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ecc_corrupt_um_tbl</td>
<td align=left>
ECC Error Injection for um_tbl SRF instance. <br>
0x0 = <i>INJECT_NO_ECC_ERROR</i><br>
0x1 = <i>INJECT_TWO_BIT_ERROR_ON_WRITE_DATA</i><br>
0x2 = <i>INJECT_ONE_BIT_ERROR_ON_READ_DATA</i><br>
0x3 = <i>INJECT_TWO_BIT_ERROR_ON_READ_DATA</i><br>
Reset value is INJECT_NO_ECC_ERROR.</td></tr>
</table><p>
<A HREF="#Main0 Registers">Return to Main0: Main0 Registers Table</A><p>
<b><a NAME="Main0_tm_control">Main0_tm_control - TM control bits for all SRF instances in TSCBH PCS</a></b><br>
Address Offset = 32'h0000_900e<br>
Physical Address = 32'h0000_900e<br>
Verilog CL45 Address = {`Main0_A, `tm_control_Adr}<br>
Verilog CL22 Address = {`Main0_A, 4'h0}, `tm_control_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">srf_mem_TM</td>
<td align=left>
TM control bits for all SRF instances in TSCBH PCS <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#Main0 Registers">Return to Main0: Main0 Registers Table</A><p>
<H1><a NAME="pmd_x1 Registers">pmd_x1: PMD Global Control & Status Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0x9010</td><td><A HREF="#pmd_x1_control">pmd_x1_control</A></td><td>Global PMD reset controls</td></tr>
<tr>
<td align=center>0x9011</td><td><A HREF="#pmd_x1_pm_timer_offset">pmd_x1_pm_timer_offset</A></td><td>PM TIMER OFFSET CONTROL REGISTER</td></tr>
<tr>
<td align=center>0x9012</td><td><A HREF="#pmd_x1_fclk_period">pmd_x1_fclk_period</A></td><td>GLAS Fast_clk_period</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="pmd_x1_control">pmd_x1_control - Global PMD reset controls</a></b><br>
Address Offset = 32'h0000_9010<br>
Physical Address = 32'h0000_9010<br>
Verilog CL45 Address = {`pmd_x1_A, `control_Adr}<br>
Verilog CL22 Address = {`pmd_x1_A, 4'h0}, `control_A<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:09</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">core_mode_spare</td>
<td align=left>
PMD core mode bits whose use is currently tbd.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:03</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">core_mode_speed_id</td>
<td align=left>
PMD core mode speed_id field.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">por_h_rstb</td>
<td align=left>
PMD Core power on resetDefault is zero to keep PMD in reset till enabled<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">core_dp_h_rstb</td>
<td align=left>
PMD Core data path reset override value<br>
Default is zero to keep PMD in reset till enabled<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">core_dp_h_rstb_oen</td>
<td align=left>
Override enable for PMD Core data path reset<br>
Reset value is 1.</td></tr>
</table><p>
<A HREF="#pmd_x1 Registers">Return to pmd_x1: PMD Global Control & Status Table</A><p>
<b><a NAME="pmd_x1_pm_timer_offset">pmd_x1_pm_timer_offset - PM TIMER OFFSET CONTROL REGISTER</a></b><br>
Address Offset = 32'h0000_9011<br>
Physical Address = 32'h0000_9011<br>
Verilog CL45 Address = {`pmd_x1_A, `pm_timer_offset_Adr}<br>
Verilog CL22 Address = {`pmd_x1_A, 4'h0}, `pm_timer_offset_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">PM_offset_in_ns</td>
<td align=left>
Unsigned offset in nanoseconds to add to 52bit timestamp at PCS level to account for top level device staging registers<br>
Reset value represents 0ns.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">PM_offset_sub_ns</td>
<td align=left>
Unsigned offset in sub nanoseconds to add to 52bit timestamp at PCS level to account for top level device staging registers<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#pmd_x1 Registers">Return to pmd_x1: PMD Global Control & Status Table</A><p>
<b><a NAME="pmd_x1_fclk_period">pmd_x1_fclk_period - GLAS Fast_clk_period</a></b><br>
Address Offset = 32'h0000_9012<br>
Physical Address = 32'h0000_9012<br>
Verilog CL45 Address = {`pmd_x1_A, `fclk_period_Adr}<br>
Verilog CL22 Address = {`pmd_x1_A, 4'h0}, `fclk_period_A<br>
Reset Value = 16'h634c<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">fclk_frac_ns</td>
<td align=left>
Fractional nanoseconds equal to 1 FCLK period (PMD output clock afe_pll1_clk4sync) <br>
For VCO=20.625&nbsp&nbsp GHz, and afe_pll1_clk4sync=VCOdiv8, use 0x634C <br>
For VCO=20.625&nbsp&nbsp GHz, and afe_pll1_clk4sync=VCOdiv6, use 0x4A79 <br>
For VCO=25.78125 GHz, and afe_pll1_clk4sync=VCOdiv8, use 0x4F70 <br>
For VCO=26.5625&nbsp GHz, and afe_pll1_clk4sync=VCOdiv8, use 0x4D19 <br>
Reset value is 0x634c.</td></tr>
</table><p>
<A HREF="#pmd_x1 Registers">Return to pmd_x1: PMD Global Control & Status Table</A><p>
<H1><a NAME="PktGen0 Registers">PktGen0: PacketGen0 Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0x9030</td><td><A HREF="#PktGen0_PktGenCtrl1">PktGen0_PktGenCtrl1</A></td><td>Packet Gen Control 0</td></tr>
<tr>
<td align=center>0x9033</td><td><A HREF="#PktGen0_PrtpControl">PktGen0_PrtpControl</A></td><td>PRTP CONTROLS</td></tr>
<tr>
<td align=center>0x9037</td><td><A HREF="#PktGen0_PCS_seedA0">PktGen0_PCS_seedA0</A></td><td>10GBASE-R PCS 0022 test pattern seed A word bits 15:00</td></tr>
<tr>
<td align=center>0x9038</td><td><A HREF="#PktGen0_PCS_seedA1">PktGen0_PCS_seedA1</A></td><td>10GBASE-R PCS 0023 test pattern seed A word bits 31:16</td></tr>
<tr>
<td align=center>0x9039</td><td><A HREF="#PktGen0_PCS_seedA2">PktGen0_PCS_seedA2</A></td><td>10GBASE-R PCS 0024 test pattern seed A word bits 47:32</td></tr>
<tr>
<td align=center>0x903a</td><td><A HREF="#PktGen0_PCS_seedA3">PktGen0_PCS_seedA3</A></td><td>10GBASE-R PCS 0025 test pattern seed A word bits 57:48</td></tr>
<tr>
<td align=center>0x903b</td><td><A HREF="#PktGen0_PCS_seedB0">PktGen0_PCS_seedB0</A></td><td>10GBASE-R PCS 0026 test pattern seed B word bits 15:00</td></tr>
<tr>
<td align=center>0x903c</td><td><A HREF="#PktGen0_PCS_seedB1">PktGen0_PCS_seedB1</A></td><td>10GBASE-R PCS 0027 test pattern seed B word bits 31:16</td></tr>
<tr>
<td align=center>0x903d</td><td><A HREF="#PktGen0_PCS_seedB2">PktGen0_PCS_seedB2</A></td><td>10GBASE-R PCS 0028 test pattern seed B word bits 47:32</td></tr>
<tr>
<td align=center>0x903e</td><td><A HREF="#PktGen0_PCS_seedB3">PktGen0_PCS_seedB3</A></td><td>10GBASE-R PCS 0029 test pattern seed B word bits 57:48</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="PktGen0_PktGenCtrl1">PktGen0_PktGenCtrl1 - Packet Gen Control 0</a></b><br>
Address Offset = 32'h0000_9030<br>
Physical Address = 32'h0000_9030<br>
Verilog CL45 Address = {`PktGen0_A, `PktGenCtrl1_Adr}<br>
Verilog CL22 Address = {`PktGen0_A, 4'h0}, `PktGenCtrl1_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:09</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_port_sel</td>
<td align=left>
Port for which Packet checker or PRTP checker should be enabled<br>
Packet checker and PRTP checker are shared across all port, so only one port can have either of them enabled<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prtp_data_pattern_sel</td>
<td align=left>
0: Local Fault Pattern, 1: Zeros Data Pattern<br>
Per lane control<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_test_port_sel</td>
<td align=left>
Port for which Packet generator or PRTP generator should be enabled<br>
Packet generator and PRTP generator are shared across all port, so only one port can have either of them enabled<br>
This register is not used<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PktGen0 Registers">Return to PktGen0: PacketGen0 Registers Table</A><p>
<b><a NAME="PktGen0_PrtpControl">PktGen0_PrtpControl - PRTP CONTROLS</a></b><br>
Address Offset = 32'h0000_9033<br>
Physical Address = 32'h0000_9033<br>
Verilog CL45 Address = {`PktGen0_A, `PrtpControl_Adr}<br>
Verilog CL22 Address = {`PktGen0_A, 4'h0}, `PrtpControl_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_prtp_en</td>
<td align=left>
Enable Pseudo Random Test Pattern(PRTP) Generator<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_prtp_en</td>
<td align=left>
Enable Pseudo Random Test Pattern(PRTP) checker <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#PktGen0 Registers">Return to PktGen0: PacketGen0 Registers Table</A><p>
<b><a NAME="PktGen0_PCS_seedA0">PktGen0_PCS_seedA0 - 10GBASE-R PCS 0022 test pattern seed A word bits 15:00</a></b><br>
Address Offset = 32'h0000_9037<br>
Physical Address = 32'h0000_9037<br>
Verilog CL45 Address = {`PktGen0_A, `PCS_seedA0_Adr}<br>
Verilog CL22 Address = {`PktGen0_A, 4'h0}, `PCS_seedA0_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">seedA0</td>
<td align=left>
10GBASE-R PCS test pattern seed A bits 0-15, seedA0[15:0]<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PktGen0 Registers">Return to PktGen0: PacketGen0 Registers Table</A><p>
<b><a NAME="PktGen0_PCS_seedA1">PktGen0_PCS_seedA1 - 10GBASE-R PCS 0023 test pattern seed A word bits 31:16</a></b><br>
Address Offset = 32'h0000_9038<br>
Physical Address = 32'h0000_9038<br>
Verilog CL45 Address = {`PktGen0_A, `PCS_seedA1_Adr}<br>
Verilog CL22 Address = {`PktGen0_A, 4'h0}, `PCS_seedA1_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">seedA1</td>
<td align=left>
10GBASE-R PCS test pattern seed A bits 16-31, seedA1[15:0]<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PktGen0 Registers">Return to PktGen0: PacketGen0 Registers Table</A><p>
<b><a NAME="PktGen0_PCS_seedA2">PktGen0_PCS_seedA2 - 10GBASE-R PCS 0024 test pattern seed A word bits 47:32</a></b><br>
Address Offset = 32'h0000_9039<br>
Physical Address = 32'h0000_9039<br>
Verilog CL45 Address = {`PktGen0_A, `PCS_seedA2_Adr}<br>
Verilog CL22 Address = {`PktGen0_A, 4'h0}, `PCS_seedA2_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">seedA2</td>
<td align=left>
10GBASE-R PCS test pattern seed A bits 32-47, seedA2[15:0]<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PktGen0 Registers">Return to PktGen0: PacketGen0 Registers Table</A><p>
<b><a NAME="PktGen0_PCS_seedA3">PktGen0_PCS_seedA3 - 10GBASE-R PCS 0025 test pattern seed A word bits 57:48</a></b><br>
Address Offset = 32'h0000_903a<br>
Physical Address = 32'h0000_903a<br>
Verilog CL45 Address = {`PktGen0_A, `PCS_seedA3_Adr}<br>
Verilog CL22 Address = {`PktGen0_A, 4'h0}, `PCS_seedA3_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">seedA3</td>
<td align=left>
10GBASE-R PCS test pattern seed A bits 48-57, seedA3[9:0]<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PktGen0 Registers">Return to PktGen0: PacketGen0 Registers Table</A><p>
<b><a NAME="PktGen0_PCS_seedB0">PktGen0_PCS_seedB0 - 10GBASE-R PCS 0026 test pattern seed B word bits 15:00</a></b><br>
Address Offset = 32'h0000_903b<br>
Physical Address = 32'h0000_903b<br>
Verilog CL45 Address = {`PktGen0_A, `PCS_seedB0_Adr}<br>
Verilog CL22 Address = {`PktGen0_A, 4'h0}, `PCS_seedB0_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">seedB0</td>
<td align=left>
10GBASE-R PCS test pattern seed B bits 0-15, seedB0[15:0]<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PktGen0 Registers">Return to PktGen0: PacketGen0 Registers Table</A><p>
<b><a NAME="PktGen0_PCS_seedB1">PktGen0_PCS_seedB1 - 10GBASE-R PCS 0027 test pattern seed B word bits 31:16</a></b><br>
Address Offset = 32'h0000_903c<br>
Physical Address = 32'h0000_903c<br>
Verilog CL45 Address = {`PktGen0_A, `PCS_seedB1_Adr}<br>
Verilog CL22 Address = {`PktGen0_A, 4'h0}, `PCS_seedB1_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">seedB1</td>
<td align=left>
10GBASE-R PCS test pattern seed B bits 16-31, seedB1[15:0]<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PktGen0 Registers">Return to PktGen0: PacketGen0 Registers Table</A><p>
<b><a NAME="PktGen0_PCS_seedB2">PktGen0_PCS_seedB2 - 10GBASE-R PCS 0028 test pattern seed B word bits 47:32</a></b><br>
Address Offset = 32'h0000_903d<br>
Physical Address = 32'h0000_903d<br>
Verilog CL45 Address = {`PktGen0_A, `PCS_seedB2_Adr}<br>
Verilog CL22 Address = {`PktGen0_A, 4'h0}, `PCS_seedB2_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">seedB2</td>
<td align=left>
10GBASE-R PCS test pattern seed B bits 32-47, seedB2[15:0]<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PktGen0 Registers">Return to PktGen0: PacketGen0 Registers Table</A><p>
<b><a NAME="PktGen0_PCS_seedB3">PktGen0_PCS_seedB3 - 10GBASE-R PCS 0029 test pattern seed B word bits 57:48</a></b><br>
Address Offset = 32'h0000_903e<br>
Physical Address = 32'h0000_903e<br>
Verilog CL45 Address = {`PktGen0_A, `PCS_seedB3_Adr}<br>
Verilog CL22 Address = {`PktGen0_A, 4'h0}, `PCS_seedB3_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">seedB3</td>
<td align=left>
10GBASE-R PCS test pattern seed B bits 48-57, seedB3[9:0]<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PktGen0 Registers">Return to PktGen0: PacketGen0 Registers Table</A><p>
<H1><a NAME="PktGen1 Registers">PktGen1: PacketGen1 Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0x9040</td><td><A HREF="#PktGen1_ErrorMask4">PktGen1_ErrorMask4</A></td><td>Error mask bits 79:64</td></tr>
<tr>
<td align=center>0x9041</td><td><A HREF="#PktGen1_ErrorMask3">PktGen1_ErrorMask3</A></td><td>Error mask bits 63:48</td></tr>
<tr>
<td align=center>0x9042</td><td><A HREF="#PktGen1_ErrorMask2">PktGen1_ErrorMask2</A></td><td>Error mask bits 47:32</td></tr>
<tr>
<td align=center>0x9043</td><td><A HREF="#PktGen1_ErrorMask1">PktGen1_ErrorMask1</A></td><td>Error mask bits 31:16</td></tr>
<tr>
<td align=center>0x9044</td><td><A HREF="#PktGen1_ErrorMask0">PktGen1_ErrorMask0</A></td><td>Error mask bits 15:0</td></tr>
<tr>
<td align=center>0x9045</td><td><A HREF="#PktGen1_GlasTest_Control">PktGen1_GlasTest_Control</A></td><td>GLAS Test Control</td></tr>
<tr>
<td align=center>0x9046</td><td><A HREF="#PktGen1_GlasTest_Exp_0">PktGen1_GlasTest_Exp_0</A></td><td>GLAS Test Expected Data 15:0</td></tr>
<tr>
<td align=center>0x9047</td><td><A HREF="#PktGen1_GlasTest_Exp_1">PktGen1_GlasTest_Exp_1</A></td><td>GLAS Test Expected Data 31:16</td></tr>
<tr>
<td align=center>0x9048</td><td><A HREF="#PktGen1_GlasTest_Exp_2">PktGen1_GlasTest_Exp_2</A></td><td>GLAS Test Expected Data 47:32</td></tr>
<tr>
<td align=center>0x9049</td><td><A HREF="#PktGen1_GlasTest_ActData_0">PktGen1_GlasTest_ActData_0</A></td><td>GLAS Test Status Actual Data output 15:0</td></tr>
<tr>
<td align=center>0x904a</td><td><A HREF="#PktGen1_GlasTest_ActData_1">PktGen1_GlasTest_ActData_1</A></td><td>GLAS Test Status Actual Data output 31:16</td></tr>
<tr>
<td align=center>0x904b</td><td><A HREF="#PktGen1_GlasTest_ActData_2">PktGen1_GlasTest_ActData_2</A></td><td>GLAS Test Status Actual Data output 47:32</td></tr>
<tr>
<td align=center>0x904c</td><td><A HREF="#PktGen1_GlasTest_ActAdj">PktGen1_GlasTest_ActAdj</A></td><td>GLAS Test Status Actual Adjust output AND upper 4 bits of Expected and Actual 52bit TS</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="PktGen1_ErrorMask4">PktGen1_ErrorMask4 - Error mask bits 79:64</a></b><br>
Address Offset = 32'h0000_9040<br>
Physical Address = 32'h0000_9040<br>
Verilog CL45 Address = {`PktGen1_A, `ErrorMask4_Adr}<br>
Verilog CL22 Address = {`PktGen1_A, 4'h0}, `ErrorMask4_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">error_mask_79_64</td>
<td align=left>
Error Mask used to generate errors</td></tr>
</table><p>
<A HREF="#PktGen1 Registers">Return to PktGen1: PacketGen1 Registers Table</A><p>
<b><a NAME="PktGen1_ErrorMask3">PktGen1_ErrorMask3 - Error mask bits 63:48</a></b><br>
Address Offset = 32'h0000_9041<br>
Physical Address = 32'h0000_9041<br>
Verilog CL45 Address = {`PktGen1_A, `ErrorMask3_Adr}<br>
Verilog CL22 Address = {`PktGen1_A, 4'h0}, `ErrorMask3_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">error_mask_63_48</td>
<td align=left>
Error Mask used to generate errors</td></tr>
</table><p>
<A HREF="#PktGen1 Registers">Return to PktGen1: PacketGen1 Registers Table</A><p>
<b><a NAME="PktGen1_ErrorMask2">PktGen1_ErrorMask2 - Error mask bits 47:32</a></b><br>
Address Offset = 32'h0000_9042<br>
Physical Address = 32'h0000_9042<br>
Verilog CL45 Address = {`PktGen1_A, `ErrorMask2_Adr}<br>
Verilog CL22 Address = {`PktGen1_A, 4'h0}, `ErrorMask2_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">error_mask_47_32</td>
<td align=left>
Error Mask used to generate errors</td></tr>
</table><p>
<A HREF="#PktGen1 Registers">Return to PktGen1: PacketGen1 Registers Table</A><p>
<b><a NAME="PktGen1_ErrorMask1">PktGen1_ErrorMask1 - Error mask bits 31:16</a></b><br>
Address Offset = 32'h0000_9043<br>
Physical Address = 32'h0000_9043<br>
Verilog CL45 Address = {`PktGen1_A, `ErrorMask1_Adr}<br>
Verilog CL22 Address = {`PktGen1_A, 4'h0}, `ErrorMask1_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">error_mask_31_16</td>
<td align=left>
Error Mask used to generate errors</td></tr>
</table><p>
<A HREF="#PktGen1 Registers">Return to PktGen1: PacketGen1 Registers Table</A><p>
<b><a NAME="PktGen1_ErrorMask0">PktGen1_ErrorMask0 - Error mask bits 15:0</a></b><br>
Address Offset = 32'h0000_9044<br>
Physical Address = 32'h0000_9044<br>
Verilog CL45 Address = {`PktGen1_A, `ErrorMask0_Adr}<br>
Verilog CL22 Address = {`PktGen1_A, 4'h0}, `ErrorMask0_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">error_mask_15_0</td>
<td align=left>
Error Mask used to generate errors</td></tr>
</table><p>
<A HREF="#PktGen1 Registers">Return to PktGen1: PacketGen1 Registers Table</A><p>
<b><a NAME="PktGen1_GlasTest_Control">PktGen1_GlasTest_Control - GLAS Test Control</a></b><br>
Address Offset = 32'h0000_9045<br>
Physical Address = 32'h0000_9045<br>
Verilog CL45 Address = {`PktGen1_A, `GlasTest_Control_Adr}<br>
Verilog CL22 Address = {`PktGen1_A, 4'h0}, `GlasTest_Control_A<br>
Reset Value = 16'h007c<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:07</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">GlasTest_ID</td>
<td align=left>
GLAS instance selector for Expected and Actual. 0..7=RX_TS. 8=TX_TS. 9..16=TX_PMA<br>
If GlasTest_ID values of 17-31 are selected the GlasTest_exp and<br>
GlasTest_ActData register reads will always provide zeroes<br>
S/W is expected to write a value of 31, whenever the GlasTest mode operation is complete.<br>
Reset value is 31.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">SC</td>
<td align=left valign=top style="color: red">GlasTest_OneShot</td>
<td align=left>
When SW writes a 1 to this bit, HW will issue OneShot test for all GLAS instances.<br>
Self-clearing after 32 tsc_clk periods.<br>
"This should be enabled only when normal traffic is not ON".<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">GlasTest_en</td>
<td align=left>
1=Enable Test Mode for all GLAS instances. 0=Enable Functional Mode for all GLAS instances.<br>
When this bit is set to 1, 1588 timestamping function is not supported.<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#PktGen1 Registers">Return to PktGen1: PacketGen1 Registers Table</A><p>
<b><a NAME="PktGen1_GlasTest_Exp_0">PktGen1_GlasTest_Exp_0 - GLAS Test Expected Data 15:0</a></b><br>
Address Offset = 32'h0000_9046<br>
Physical Address = 32'h0000_9046<br>
Verilog CL45 Address = {`PktGen1_A, `GlasTest_Exp_0_Adr}<br>
Verilog CL22 Address = {`PktGen1_A, 4'h0}, `GlasTest_Exp_0_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">GlasTest_exp_15_0</td>
<td align=left>
Expected Data output of GLAS. Bits 15:0<br>
For 8x RX TS GLAS instances, all bits are valid<br>
For 8x TX PMA GLAS instances, only bits 11:0 are valid<br>
For 1x TX TS GLAS instances, all bits are valid</td></tr>
</table><p>
<A HREF="#PktGen1 Registers">Return to PktGen1: PacketGen1 Registers Table</A><p>
<b><a NAME="PktGen1_GlasTest_Exp_1">PktGen1_GlasTest_Exp_1 - GLAS Test Expected Data 31:16</a></b><br>
Address Offset = 32'h0000_9047<br>
Physical Address = 32'h0000_9047<br>
Verilog CL45 Address = {`PktGen1_A, `GlasTest_Exp_1_Adr}<br>
Verilog CL22 Address = {`PktGen1_A, 4'h0}, `GlasTest_Exp_1_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">GlasTest_exp_31_16</td>
<td align=left>
Expected Data output of GLAS. Bits 31:16<br>
Used only for 1x TX TS GLAS instance.</td></tr>
</table><p>
<A HREF="#PktGen1 Registers">Return to PktGen1: PacketGen1 Registers Table</A><p>
<b><a NAME="PktGen1_GlasTest_Exp_2">PktGen1_GlasTest_Exp_2 - GLAS Test Expected Data 47:32</a></b><br>
Address Offset = 32'h0000_9048<br>
Physical Address = 32'h0000_9048<br>
Verilog CL45 Address = {`PktGen1_A, `GlasTest_Exp_2_Adr}<br>
Verilog CL22 Address = {`PktGen1_A, 4'h0}, `GlasTest_Exp_2_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">GlasTest_exp_47_32</td>
<td align=left>
Expected Data output of GLAS. Bits 47:32<br>
Used only for 1x TX TS GLAS instance.</td></tr>
</table><p>
<A HREF="#PktGen1 Registers">Return to PktGen1: PacketGen1 Registers Table</A><p>
<b><a NAME="PktGen1_GlasTest_ActData_0">PktGen1_GlasTest_ActData_0 - GLAS Test Status Actual Data output 15:0</a></b><br>
Address Offset = 32'h0000_9049<br>
Physical Address = 32'h0000_9049<br>
Verilog CL45 Address = {`PktGen1_A, `GlasTest_ActData_0_Adr}<br>
Verilog CL22 Address = {`PktGen1_A, 4'h0}, `GlasTest_ActData_0_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">GlasTest_dat_15_0</td>
<td align=left>
Actual Data output of GLAS. Bits 15:0<br>
For 8x RX TS&nbsp GLAS instances, all bits are valid<br>
For 8x TX PMA GLAS instances, only bits 11:0 are valid<br>
For 1x TX TS&nbsp GLAS instances, all bits are valid.</td></tr>
</table><p>
<A HREF="#PktGen1 Registers">Return to PktGen1: PacketGen1 Registers Table</A><p>
<b><a NAME="PktGen1_GlasTest_ActData_1">PktGen1_GlasTest_ActData_1 - GLAS Test Status Actual Data output 31:16</a></b><br>
Address Offset = 32'h0000_904a<br>
Physical Address = 32'h0000_904a<br>
Verilog CL45 Address = {`PktGen1_A, `GlasTest_ActData_1_Adr}<br>
Verilog CL22 Address = {`PktGen1_A, 4'h0}, `GlasTest_ActData_1_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">GlasTest_dat_31_16</td>
<td align=left>
Actual Data output of GLAS. Bits 31:16<br>
Used only for 1x TX TS GLAS instance.</td></tr>
</table><p>
<A HREF="#PktGen1 Registers">Return to PktGen1: PacketGen1 Registers Table</A><p>
<b><a NAME="PktGen1_GlasTest_ActData_2">PktGen1_GlasTest_ActData_2 - GLAS Test Status Actual Data output 47:32</a></b><br>
Address Offset = 32'h0000_904b<br>
Physical Address = 32'h0000_904b<br>
Verilog CL45 Address = {`PktGen1_A, `GlasTest_ActData_2_Adr}<br>
Verilog CL22 Address = {`PktGen1_A, 4'h0}, `GlasTest_ActData_2_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">GlasTest_dat_47_32</td>
<td align=left>
Actual Data output of GLAS. Bits 47:32<br>
Used only for 1x TX TS GLAS instance.</td></tr>
</table><p>
<A HREF="#PktGen1 Registers">Return to PktGen1: PacketGen1 Registers Table</A><p>
<b><a NAME="PktGen1_GlasTest_ActAdj">PktGen1_GlasTest_ActAdj - GLAS Test Status Actual Adjust output AND upper 4 bits of Expected and Actual 52bit TS</a></b><br>
Address Offset = 32'h0000_904c<br>
Physical Address = 32'h0000_904c<br>
Verilog CL45 Address = {`PktGen1_A, `GlasTest_ActAdj_Adr}<br>
Verilog CL22 Address = {`PktGen1_A, 4'h0}, `GlasTest_ActAdj_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">GlasTest_dat_51_48</td>
<td align=left>
Actual Data output of GLAS. Bits 51:48<br>
Used only for 1x TX TS GLAS instance.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">GlasTest_exp_51_48</td>
<td align=left>
Expected Data output of GLAS. Bits 51:48<br>
Used only for 1x TX TS GLAS instance.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">GlasTest_adj</td>
<td align=left>
Actual Adjust output of GLAS<br>
For 8x RX TS&nbsp GLAS instances, only bits 5:0 are valid<br>
For 8x TX PMA GLAS instances, only bits 6:0 are valid<br>
For 1x TX TS&nbsp GLAS instances, only bits 5:0 are valid.</td></tr>
</table><p>
<A HREF="#PktGen1 Registers">Return to PktGen1: PacketGen1 Registers Table</A><p>
<H1><a NAME="TX_X1_Control0 Registers">TX_X1_Control0: TX X1 Control 0 Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0x9200</td><td><A HREF="#TX_X1_Control0_tx_lane_swap">TX_X1_Control0_tx_lane_swap</A></td><td>TX lane swap register</td></tr>
<tr>
<td align=center>0x9201</td><td><A HREF="#TX_X1_Control0_glas_tpma_control">TX_X1_Control0_glas_tpma_control</A></td><td>T_PMA GLAS control register</td></tr>
<tr>
<td align=center>0x9202</td><td><A HREF="#TX_X1_Control0_glas_tpma_data_0">TX_X1_Control0_glas_tpma_data_0</A></td><td>T_PMA 0 GLAS data capture register</td></tr>
<tr>
<td align=center>0x9203</td><td><A HREF="#TX_X1_Control0_glas_tpma_data_1">TX_X1_Control0_glas_tpma_data_1</A></td><td>T_PMA 1 GLAS data capture register</td></tr>
<tr>
<td align=center>0x9204</td><td><A HREF="#TX_X1_Control0_glas_tpma_data_2">TX_X1_Control0_glas_tpma_data_2</A></td><td>T_PMA 2 GLAS data capture register</td></tr>
<tr>
<td align=center>0x9205</td><td><A HREF="#TX_X1_Control0_glas_tpma_data_3">TX_X1_Control0_glas_tpma_data_3</A></td><td>T_PMA 3 GLAS data capture register</td></tr>
<tr>
<td align=center>0x9206</td><td><A HREF="#TX_X1_Control0_glas_tpma_data_4">TX_X1_Control0_glas_tpma_data_4</A></td><td>T_PMA 4 GLAS data capture register</td></tr>
<tr>
<td align=center>0x9207</td><td><A HREF="#TX_X1_Control0_glas_tpma_data_5">TX_X1_Control0_glas_tpma_data_5</A></td><td>T_PMA 5 GLAS data capture register</td></tr>
<tr>
<td align=center>0x9208</td><td><A HREF="#TX_X1_Control0_glas_tpma_data_6">TX_X1_Control0_glas_tpma_data_6</A></td><td>T_PMA 6 GLAS data capture register</td></tr>
<tr>
<td align=center>0x9209</td><td><A HREF="#TX_X1_Control0_glas_tpma_data_7">TX_X1_Control0_glas_tpma_data_7</A></td><td>T_PMA 7 GLAS data capture register</td></tr>
<tr>
<td align=center>0x920a</td><td><A HREF="#TX_X1_Control0_glas_tpma_adj_0_1">TX_X1_Control0_glas_tpma_adj_0_1</A></td><td>T_PMA 0,1 GLAS adjust capture register</td></tr>
<tr>
<td align=center>0x920b</td><td><A HREF="#TX_X1_Control0_glas_tpma_adj_2_3">TX_X1_Control0_glas_tpma_adj_2_3</A></td><td>T_PMA 2,3 GLAS adjust capture register</td></tr>
<tr>
<td align=center>0x920c</td><td><A HREF="#TX_X1_Control0_glas_tpma_adj_4_5">TX_X1_Control0_glas_tpma_adj_4_5</A></td><td>T_PMA 4,5 GLAS adjust capture register</td></tr>
<tr>
<td align=center>0x920d</td><td><A HREF="#TX_X1_Control0_glas_tpma_adj_6_7">TX_X1_Control0_glas_tpma_adj_6_7</A></td><td>T_PMA 6,7 GLAS adjust capture register</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="TX_X1_Control0_tx_lane_swap">TX_X1_Control0_tx_lane_swap - TX lane swap register</a></b><br>
Address Offset = 32'h0000_9200<br>
Physical Address = 32'h0000_9200<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `tx_lane_swap_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `tx_lane_swap_A<br>
Reset Value = 16'h0688<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>logical_to_physical3_sel</td>
<td align=left>
This is a LOGICAL to PHYSICAL mapping.&nbsp It defines the LOGICAL LANE that forwards data to PHYSICAL LANE3, for this MPP.<br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>logical_to_physical2_sel</td>
<td align=left>
This is a LOGICAL to PHYSICAL mapping.&nbsp It defines the LOGICAL LANE that forwards data to PHYSICAL LANE2, for this MPP.<br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>logical_to_physical1_sel</td>
<td align=left>
This is a LOGICAL to PHYSICAL mapping.&nbsp It defines the LOGICAL LANE that forwards data to PHYSICAL LANE1, for this MPP.<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>logical_to_physical0_sel</td>
<td align=left>
This is a LOGICAL to PHYSICAL mapping.&nbsp It defines the LOGICAL LANE that forwards data to PHYSICAL LANE0, for this MPP.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<b><a NAME="TX_X1_Control0_glas_tpma_control">TX_X1_Control0_glas_tpma_control - T_PMA GLAS control register</a></b><br>
Address Offset = 32'h0000_9201<br>
Physical Address = 32'h0000_9201<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `glas_tpma_control_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `glas_tpma_control_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">glas_tpma_capture_logical</td>
<td align=left>
If this bit is set to 1, the glas tpma capture will store logical lane values in indices 0 to 7<br>
If this bit is set to 0, the glas tpma capture will store physical lane values in indices 0 to 7<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">glas_tpma_capture_mask</td>
<td align=left>
1bit enable per tpma glas.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">glas_tpma_capture_en</td>
<td align=left>
Enable capturing data,adj values from tpma glas instances as defined by the mask<br>
Rising edge required to trigger capture. SW must write 1 to trigger capture, then write 0 to end capture.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<b><a NAME="TX_X1_Control0_glas_tpma_data_0">TX_X1_Control0_glas_tpma_data_0 - T_PMA 0 GLAS data capture register</a></b><br>
Address Offset = 32'h0000_9202<br>
Physical Address = 32'h0000_9202<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `glas_tpma_data_0_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `glas_tpma_data_0_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_data_0</td>
<td align=left>
TPMA GLAS data, captured for estimating TX skew between selected lanes<br>
This quantity represents bit count</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<b><a NAME="TX_X1_Control0_glas_tpma_data_1">TX_X1_Control0_glas_tpma_data_1 - T_PMA 1 GLAS data capture register</a></b><br>
Address Offset = 32'h0000_9203<br>
Physical Address = 32'h0000_9203<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `glas_tpma_data_1_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `glas_tpma_data_1_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_data_1</td>
<td align=left>
TPMA GLAS data, captured for estimating TX skew between selected lanes<br>
This quantity represents bit count</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<b><a NAME="TX_X1_Control0_glas_tpma_data_2">TX_X1_Control0_glas_tpma_data_2 - T_PMA 2 GLAS data capture register</a></b><br>
Address Offset = 32'h0000_9204<br>
Physical Address = 32'h0000_9204<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `glas_tpma_data_2_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `glas_tpma_data_2_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_data_2</td>
<td align=left>
TPMA GLAS data, captured for estimating TX skew between selected lanes<br>
This quantity represents bit count</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<b><a NAME="TX_X1_Control0_glas_tpma_data_3">TX_X1_Control0_glas_tpma_data_3 - T_PMA 3 GLAS data capture register</a></b><br>
Address Offset = 32'h0000_9205<br>
Physical Address = 32'h0000_9205<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `glas_tpma_data_3_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `glas_tpma_data_3_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_data_3</td>
<td align=left>
TPMA GLAS data, captured for estimating TX skew between selected lanes<br>
This quantity represents bit count</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<b><a NAME="TX_X1_Control0_glas_tpma_data_4">TX_X1_Control0_glas_tpma_data_4 - T_PMA 4 GLAS data capture register</a></b><br>
Address Offset = 32'h0000_9206<br>
Physical Address = 32'h0000_9206<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `glas_tpma_data_4_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `glas_tpma_data_4_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_data_4</td>
<td align=left>
TPMA GLAS data, captured for estimating TX skew between selected lanes<br>
This quantity represents bit count</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<b><a NAME="TX_X1_Control0_glas_tpma_data_5">TX_X1_Control0_glas_tpma_data_5 - T_PMA 5 GLAS data capture register</a></b><br>
Address Offset = 32'h0000_9207<br>
Physical Address = 32'h0000_9207<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `glas_tpma_data_5_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `glas_tpma_data_5_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_data_5</td>
<td align=left>
TPMA GLAS data, captured for estimating TX skew between selected lanes<br>
This quantity represents bit count</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<b><a NAME="TX_X1_Control0_glas_tpma_data_6">TX_X1_Control0_glas_tpma_data_6 - T_PMA 6 GLAS data capture register</a></b><br>
Address Offset = 32'h0000_9208<br>
Physical Address = 32'h0000_9208<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `glas_tpma_data_6_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `glas_tpma_data_6_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_data_6</td>
<td align=left>
TPMA GLAS data, captured for estimating TX skew between selected lanes<br>
This quantity represents bit count</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<b><a NAME="TX_X1_Control0_glas_tpma_data_7">TX_X1_Control0_glas_tpma_data_7 - T_PMA 7 GLAS data capture register</a></b><br>
Address Offset = 32'h0000_9209<br>
Physical Address = 32'h0000_9209<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `glas_tpma_data_7_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `glas_tpma_data_7_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_data_7</td>
<td align=left>
TPMA GLAS data, captured for estimating TX skew between selected lanes<br>
This quantity represents bit count</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<b><a NAME="TX_X1_Control0_glas_tpma_adj_0_1">TX_X1_Control0_glas_tpma_adj_0_1 - T_PMA 0,1 GLAS adjust capture register</a></b><br>
Address Offset = 32'h0000_920a<br>
Physical Address = 32'h0000_920a<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `glas_tpma_adj_0_1_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `glas_tpma_adj_0_1_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_adj_1</td>
<td align=left>
TPMA GLAS adjust, captured for estimating TX skew between selected lanes<br>
This quantity represents number of fclk periods</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_adj_0</td>
<td align=left>
TPMA GLAS adjust, captured for estimating TX skew between selected lanes<br>
This quantity represents number of fclk periods</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<b><a NAME="TX_X1_Control0_glas_tpma_adj_2_3">TX_X1_Control0_glas_tpma_adj_2_3 - T_PMA 2,3 GLAS adjust capture register</a></b><br>
Address Offset = 32'h0000_920b<br>
Physical Address = 32'h0000_920b<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `glas_tpma_adj_2_3_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `glas_tpma_adj_2_3_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_adj_3</td>
<td align=left>
TPMA GLAS adjust, captured for estimating TX skew between selected lanes<br>
This quantity represents number of fclk periods</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_adj_2</td>
<td align=left>
TPMA GLAS adjust, captured for estimating TX skew between selected lanes<br>
This quantity represents number of fclk periods</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<b><a NAME="TX_X1_Control0_glas_tpma_adj_4_5">TX_X1_Control0_glas_tpma_adj_4_5 - T_PMA 4,5 GLAS adjust capture register</a></b><br>
Address Offset = 32'h0000_920c<br>
Physical Address = 32'h0000_920c<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `glas_tpma_adj_4_5_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `glas_tpma_adj_4_5_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_adj_5</td>
<td align=left>
TPMA GLAS adjust, captured for estimating TX skew between selected lanes<br>
This quantity represents number of fclk periods</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_adj_4</td>
<td align=left>
TPMA GLAS adjust, captured for estimating TX skew between selected lanes<br>
This quantity represents number of fclk periods</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<b><a NAME="TX_X1_Control0_glas_tpma_adj_6_7">TX_X1_Control0_glas_tpma_adj_6_7 - T_PMA 6,7 GLAS adjust capture register</a></b><br>
Address Offset = 32'h0000_920d<br>
Physical Address = 32'h0000_920d<br>
Verilog CL45 Address = {`TX_X1_Control0_A, `glas_tpma_adj_6_7_Adr}<br>
Verilog CL22 Address = {`TX_X1_Control0_A, 4'h0}, `glas_tpma_adj_6_7_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_adj_7</td>
<td align=left>
TPMA GLAS adjust, captured for estimating TX skew between selected lanes<br>
This quantity represents number of fclk periods</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">glas_tpma_capture_adj_6</td>
<td align=left>
TPMA GLAS adjust, captured for estimating TX skew between selected lanes<br>
This quantity represents number of fclk periods</td></tr>
</table><p>
<A HREF="#TX_X1_Control0 Registers">Return to TX_X1_Control0: TX X1 Control 0 Registers Table</A><p>
<H1><a NAME="RX_X1_Control0 Registers">RX_X1_Control0: RX X1 Control 0 Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0x9223</td><td><A HREF="#RX_X1_Control0_RS_FEC_config">RX_X1_Control0_RS_FEC_config</A></td><td>RS_FEC configuration register</td></tr>
<tr>
<td align=center>0x9225</td><td><A HREF="#RX_X1_Control0_rx_lane_swap">RX_X1_Control0_rx_lane_swap</A></td><td>RX lane swap register</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="RX_X1_Control0_RS_FEC_config">RX_X1_Control0_RS_FEC_config - RS_FEC configuration register</a></b><br>
Address Offset = 32'h0000_9223<br>
Physical Address = 32'h0000_9223<br>
Verilog CL45 Address = {`RX_X1_Control0_A, `RS_FEC_config_Adr}<br>
Verilog CL22 Address = {`RX_X1_Control0_A, 4'h0}, `RS_FEC_config_A<br>
Reset Value = 16'h0002<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">RS_FEC_CORRECTION_ENABLE</td>
<td align=left>
1'b0 - FEC performs detection only.&nbsp This is the minimum latency mode.<br>
1'b1 - FEC performs detection and correction.&nbsp This is the max latency mode.<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">RS_FEC_CW_TYPE</td>
<td align=left>
1'b0 - Both RS 528 and RS 544 frames are supported.&nbsp Latency supports RS 544 frames<br>
1'b1 - Only RS 528 or RS 272 Frames are supported.&nbsp Reduces latency slightly.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_X1_Control0 Registers">Return to RX_X1_Control0: RX X1 Control 0 Registers Table</A><p>
<b><a NAME="RX_X1_Control0_rx_lane_swap">RX_X1_Control0_rx_lane_swap - RX lane swap register</a></b><br>
Address Offset = 32'h0000_9225<br>
Physical Address = 32'h0000_9225<br>
Verilog CL45 Address = {`RX_X1_Control0_A, `rx_lane_swap_Adr}<br>
Verilog CL22 Address = {`RX_X1_Control0_A, 4'h0}, `rx_lane_swap_A<br>
Reset Value = 16'h0688<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>physical3_to_logical_sel</td>
<td align=left>
This is a PHYSICAL to LOGICAL mapping control. It indicates LOGICAL LANE mapping for data received on PHYSICAl LANE 3, for this MPP<br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>physical2_to_logical_sel</td>
<td align=left>
This is a PHYSICAL to LOGICAL mapping control. It indicates LOGICAL LANE mapping for data received on PHYSICAl LANE 2, for this MPP<br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>physical1_to_logical_sel</td>
<td align=left>
This is a PHYSICAL to LOGICAL mapping control. It indicates LOGICAL LANE mapping for data received on PHYSICAl LANE 1, for this MPP<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>physical0_to_logical_sel</td>
<td align=left>
This is a PHYSICAL to LOGICAL mapping control. It indicates LOGICAL LANE mapping for data received on PHYSICAl LANE 0, for this MPP<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_X1_Control0 Registers">Return to RX_X1_Control0: RX X1 Control 0 Registers Table</A><p>
<H1><a NAME="RX_X1_ECC Registers">RX_X1_ECC: RX X1 ECC Registers - rxp_common Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0x9230</td><td><A HREF="#RX_X1_ECC_ecc_status_base_r_fec">RX_X1_ECC_ecc_status_base_r_fec</A></td><td>ECC status register for Base-R FEC memories</td></tr>
<tr>
<td align=center>0x9231</td><td><A HREF="#RX_X1_ECC_ecc_status_rsfec_rbuf_mpp">RX_X1_ECC_ecc_status_rsfec_rbuf_mpp</A></td><td>ECC status register for RSFEC RBUF memories in mpp_0</td></tr>
<tr>
<td align=center>0x9233</td><td><A HREF="#RX_X1_ECC_ecc_status_rsfec_rs400g_mpp">RX_X1_ECC_ecc_status_rsfec_rs400g_mpp</A></td><td>ECC status register for rsfec_rs400g_ecc_mpp</td></tr>
<tr>
<td align=center>0x9235</td><td><A HREF="#RX_X1_ECC_ecc_status_deskew">RX_X1_ECC_ecc_status_deskew</A></td><td>ECC status register for deskew</td></tr>
<tr>
<td align=center>0x9236</td><td><A HREF="#RX_X1_ECC_ecc_status_spd_tbl">RX_X1_ECC_ecc_status_spd_tbl</A></td><td>ECC status register for Speed table</td></tr>
<tr>
<td align=center>0x9237</td><td><A HREF="#RX_X1_ECC_ecc_status_am_tbl">RX_X1_ECC_ecc_status_am_tbl</A></td><td>ECC status register for AM table</td></tr>
<tr>
<td align=center>0x9238</td><td><A HREF="#RX_X1_ECC_ecc_status_um_tbl">RX_X1_ECC_ecc_status_um_tbl</A></td><td>ECC status register for UM table</td></tr>
<tr>
<td align=center>0x9239</td><td><A HREF="#RX_X1_ECC_ecc_status_tx_1588_mpp">RX_X1_ECC_ecc_status_tx_1588_mpp</A></td><td>ECC status register for TX 1588 LOOKUP memory for mpp</td></tr>
<tr>
<td align=center>0x923b</td><td><A HREF="#RX_X1_ECC_ecc_status_tx_1588_400g">RX_X1_ECC_ecc_status_tx_1588_400g</A></td><td>ECC status register for TX 1588 LOOKUP memory for 400G</td></tr>
<tr>
<td align=center>0x923c</td><td><A HREF="#RX_X1_ECC_ecc_status_rx_1588_mpp">RX_X1_ECC_ecc_status_rx_1588_mpp</A></td><td>ECC status register for RX 1588 LOOKUP memory for mpp</td></tr>
<tr>
<td align=center>0x923e</td><td><A HREF="#RX_X1_ECC_ecc_status_rx_1588_400g">RX_X1_ECC_ecc_status_rx_1588_400g</A></td><td>ECC status register for RX 1588 LOOKUP memory for 400G</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="RX_X1_ECC_ecc_status_base_r_fec">RX_X1_ECC_ecc_status_base_r_fec - ECC status register for Base-R FEC memories</a></b><br>
Address Offset = 32'h0000_9230<br>
Physical Address = 32'h0000_9230<br>
Verilog CL45 Address = {`RX_X1_ECC_A, `ecc_status_base_r_fec_Adr}<br>
Verilog CL22 Address = {`RX_X1_ECC_A, 4'h0}, `ecc_status_base_r_fec_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">two_bit_err_event_base_r_fec</td>
<td align=left>
2-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">one_bit_err_event_base_r_fec</td>
<td align=left>
1-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#RX_X1_ECC Registers">Return to RX_X1_ECC: RX X1 ECC Registers - rxp_common Table</A><p>
<b><a NAME="RX_X1_ECC_ecc_status_rsfec_rbuf_mpp">RX_X1_ECC_ecc_status_rsfec_rbuf_mpp - ECC status register for RSFEC RBUF memories in mpp_0</a></b><br>
Address Offset = 32'h0000_9231<br>
Physical Address = 32'h0000_9231<br>
Verilog CL45 Address = {`RX_X1_ECC_A, `ecc_status_rsfec_rbuf_mpp_Adr}<br>
Verilog CL22 Address = {`RX_X1_ECC_A, 4'h0}, `ecc_status_rsfec_rbuf_mpp_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">two_bit_err_event_rsfec_rbuf_mpp</td>
<td align=left>
2-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">one_bit_err_event_rsfec_rbuf_mpp</td>
<td align=left>
1-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#RX_X1_ECC Registers">Return to RX_X1_ECC: RX X1 ECC Registers - rxp_common Table</A><p>
<b><a NAME="RX_X1_ECC_ecc_status_rsfec_rs400g_mpp">RX_X1_ECC_ecc_status_rsfec_rs400g_mpp - ECC status register for rsfec_rs400g_ecc_mpp</a></b><br>
Address Offset = 32'h0000_9233<br>
Physical Address = 32'h0000_9233<br>
Verilog CL45 Address = {`RX_X1_ECC_A, `ecc_status_rsfec_rs400g_mpp_Adr}<br>
Verilog CL22 Address = {`RX_X1_ECC_A, 4'h0}, `ecc_status_rsfec_rs400g_mpp_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">two_bit_err_event_rsfec_rs400g_mpp</td>
<td align=left>
2-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">one_bit_err_event_rsfec_rs400g_mpp</td>
<td align=left>
1-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#RX_X1_ECC Registers">Return to RX_X1_ECC: RX X1 ECC Registers - rxp_common Table</A><p>
<b><a NAME="RX_X1_ECC_ecc_status_deskew">RX_X1_ECC_ecc_status_deskew - ECC status register for deskew</a></b><br>
Address Offset = 32'h0000_9235<br>
Physical Address = 32'h0000_9235<br>
Verilog CL45 Address = {`RX_X1_ECC_A, `ecc_status_deskew_Adr}<br>
Verilog CL22 Address = {`RX_X1_ECC_A, 4'h0}, `ecc_status_deskew_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">two_bit_err_event_deskew</td>
<td align=left>
2-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">one_bit_err_event_deskew</td>
<td align=left>
1-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#RX_X1_ECC Registers">Return to RX_X1_ECC: RX X1 ECC Registers - rxp_common Table</A><p>
<b><a NAME="RX_X1_ECC_ecc_status_spd_tbl">RX_X1_ECC_ecc_status_spd_tbl - ECC status register for Speed table</a></b><br>
Address Offset = 32'h0000_9236<br>
Physical Address = 32'h0000_9236<br>
Verilog CL45 Address = {`RX_X1_ECC_A, `ecc_status_spd_tbl_Adr}<br>
Verilog CL22 Address = {`RX_X1_ECC_A, 4'h0}, `ecc_status_spd_tbl_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">two_bit_err_event_spd_tbl</td>
<td align=left>
2-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">one_bit_err_event_spd_tbl</td>
<td align=left>
1-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">err_event_address_spd_tbl</td>
<td align=left>
ECC error location, valid only if 1-bit or 2-bit error bit is set</td></tr>
</table><p>
<A HREF="#RX_X1_ECC Registers">Return to RX_X1_ECC: RX X1 ECC Registers - rxp_common Table</A><p>
<b><a NAME="RX_X1_ECC_ecc_status_am_tbl">RX_X1_ECC_ecc_status_am_tbl - ECC status register for AM table</a></b><br>
Address Offset = 32'h0000_9237<br>
Physical Address = 32'h0000_9237<br>
Verilog CL45 Address = {`RX_X1_ECC_A, `ecc_status_am_tbl_Adr}<br>
Verilog CL22 Address = {`RX_X1_ECC_A, 4'h0}, `ecc_status_am_tbl_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">two_bit_err_event_am_tbl</td>
<td align=left>
2-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">one_bit_err_event_am_tbl</td>
<td align=left>
1-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">err_event_address_am_tbl</td>
<td align=left>
ECC error location, valid only if 1-bit or 2-bit error bit is set</td></tr>
</table><p>
<A HREF="#RX_X1_ECC Registers">Return to RX_X1_ECC: RX X1 ECC Registers - rxp_common Table</A><p>
<b><a NAME="RX_X1_ECC_ecc_status_um_tbl">RX_X1_ECC_ecc_status_um_tbl - ECC status register for UM table</a></b><br>
Address Offset = 32'h0000_9238<br>
Physical Address = 32'h0000_9238<br>
Verilog CL45 Address = {`RX_X1_ECC_A, `ecc_status_um_tbl_Adr}<br>
Verilog CL22 Address = {`RX_X1_ECC_A, 4'h0}, `ecc_status_um_tbl_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">two_bit_err_event_um_tbl</td>
<td align=left>
2-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">one_bit_err_event_um_tbl</td>
<td align=left>
1-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">err_event_address_um_tbl</td>
<td align=left>
ECC error location, valid only if 1-bit or 2-bit error bit is set</td></tr>
</table><p>
<A HREF="#RX_X1_ECC Registers">Return to RX_X1_ECC: RX X1 ECC Registers - rxp_common Table</A><p>
<b><a NAME="RX_X1_ECC_ecc_status_tx_1588_mpp">RX_X1_ECC_ecc_status_tx_1588_mpp - ECC status register for TX 1588 LOOKUP memory for mpp</a></b><br>
Address Offset = 32'h0000_9239<br>
Physical Address = 32'h0000_9239<br>
Verilog CL45 Address = {`RX_X1_ECC_A, `ecc_status_tx_1588_mpp_Adr}<br>
Verilog CL22 Address = {`RX_X1_ECC_A, 4'h0}, `ecc_status_tx_1588_mpp_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">two_bit_err_event_tx_1588_mpp</td>
<td align=left>
2-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">one_bit_err_event_tx_1588_mpp</td>
<td align=left>
1-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">err_event_address_tx_1588_mpp</td>
<td align=left>
ECC error location, valid only if 1-bit or 2-bit error bit is set</td></tr>
</table><p>
<A HREF="#RX_X1_ECC Registers">Return to RX_X1_ECC: RX X1 ECC Registers - rxp_common Table</A><p>
<b><a NAME="RX_X1_ECC_ecc_status_tx_1588_400g">RX_X1_ECC_ecc_status_tx_1588_400g - ECC status register for TX 1588 LOOKUP memory for 400G</a></b><br>
Address Offset = 32'h0000_923b<br>
Physical Address = 32'h0000_923b<br>
Verilog CL45 Address = {`RX_X1_ECC_A, `ecc_status_tx_1588_400g_Adr}<br>
Verilog CL22 Address = {`RX_X1_ECC_A, 4'h0}, `ecc_status_tx_1588_400g_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">two_bit_err_event_tx_1588_400g</td>
<td align=left>
2-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">one_bit_err_event_tx_1588_400g</td>
<td align=left>
1-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">err_event_address_tx_1588_400g</td>
<td align=left>
ECC error location, valid only if 1-bit or 2-bit error bit is set</td></tr>
</table><p>
<A HREF="#RX_X1_ECC Registers">Return to RX_X1_ECC: RX X1 ECC Registers - rxp_common Table</A><p>
<b><a NAME="RX_X1_ECC_ecc_status_rx_1588_mpp">RX_X1_ECC_ecc_status_rx_1588_mpp - ECC status register for RX 1588 LOOKUP memory for mpp</a></b><br>
Address Offset = 32'h0000_923c<br>
Physical Address = 32'h0000_923c<br>
Verilog CL45 Address = {`RX_X1_ECC_A, `ecc_status_rx_1588_mpp_Adr}<br>
Verilog CL22 Address = {`RX_X1_ECC_A, 4'h0}, `ecc_status_rx_1588_mpp_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">two_bit_err_event_rx_1588_mpp</td>
<td align=left>
2-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">one_bit_err_event_rx_1588_mpp</td>
<td align=left>
1-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">err_event_address_rx_1588_mpp</td>
<td align=left>
ECC error location, valid only if 1-bit or 2-bit error bit is set</td></tr>
</table><p>
<A HREF="#RX_X1_ECC Registers">Return to RX_X1_ECC: RX X1 ECC Registers - rxp_common Table</A><p>
<b><a NAME="RX_X1_ECC_ecc_status_rx_1588_400g">RX_X1_ECC_ecc_status_rx_1588_400g - ECC status register for RX 1588 LOOKUP memory for 400G</a></b><br>
Address Offset = 32'h0000_923e<br>
Physical Address = 32'h0000_923e<br>
Verilog CL45 Address = {`RX_X1_ECC_A, `ecc_status_rx_1588_400g_Adr}<br>
Verilog CL22 Address = {`RX_X1_ECC_A, 4'h0}, `ecc_status_rx_1588_400g_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">two_bit_err_event_rx_1588_400g</td>
<td align=left>
2-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">one_bit_err_event_rx_1588_400g</td>
<td align=left>
1-bit ECC error detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">err_event_address_rx_1588_400g</td>
<td align=left>
ECC error location, valid only if 1-bit or 2-bit error bit is set</td></tr>
</table><p>
<A HREF="#RX_X1_ECC Registers">Return to RX_X1_ECC: RX X1 ECC Registers - rxp_common Table</A><p>
<H1><a NAME="AN_X1_CONTROL Registers">AN_X1_CONTROL: CL73 Control Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0x9240</td><td><A HREF="#AN_X1_CONTROL_oui_upper">AN_X1_CONTROL_oui_upper</A></td><td>OUI UPPER BITS REGISTER</td></tr>
<tr>
<td align=center>0x9241</td><td><A HREF="#AN_X1_CONTROL_oui_lower">AN_X1_CONTROL_oui_lower</A></td><td>OUI LOWEr BITS REGISTER</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="AN_X1_CONTROL_oui_upper">AN_X1_CONTROL_oui_upper - OUI UPPER BITS REGISTER</a></b><br>
Address Offset = 32'h0000_9240<br>
Physical Address = 32'h0000_9240<br>
Verilog CL45 Address = {`AN_X1_CONTROL_A, `oui_upper_Adr}<br>
Verilog CL22 Address = {`AN_X1_CONTROL_A, 4'h0}, `oui_upper_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">oui_upper_data</td>
<td align=left>
 UPPER 8 BITS OF OUI FIELD<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#AN_X1_CONTROL Registers">Return to AN_X1_CONTROL: CL73 Control Registers Table</A><p>
<b><a NAME="AN_X1_CONTROL_oui_lower">AN_X1_CONTROL_oui_lower - OUI LOWEr BITS REGISTER</a></b><br>
Address Offset = 32'h0000_9241<br>
Physical Address = 32'h0000_9241<br>
Verilog CL45 Address = {`AN_X1_CONTROL_A, `oui_lower_Adr}<br>
Verilog CL22 Address = {`AN_X1_CONTROL_A, 4'h0}, `oui_lower_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">oui_lower_data</td>
<td align=left>
 LOWER 16 BITS OF OUI FIELD<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#AN_X1_CONTROL Registers">Return to AN_X1_CONTROL: CL73 Control Registers Table</A><p>
<H1><a NAME="AN_X1_TIMERS Registers">AN_X1_TIMERS: CL73 Timers Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0x9250</td><td><A HREF="#AN_X1_TIMERS_cl73_break_link">AN_X1_TIMERS_cl73_break_link</A></td><td>CL73 AUTO-NEG BREAK-LINK TIMER</td></tr>
<tr>
<td align=center>0x9251</td><td><A HREF="#AN_X1_TIMERS_cl73_error">AN_X1_TIMERS_cl73_error</A></td><td>CL73 AUTO-NEG TIMEOUT-ERROR TIMER</td></tr>
<tr>
<td align=center>0x9254</td><td><A HREF="#AN_X1_TIMERS_ignore_link_timer">AN_X1_TIMERS_ignore_link_timer</A></td><td>PERIOD TO IGNORE THE LINK</td></tr>
<tr>
<td align=center>0x9255</td><td><A HREF="#AN_X1_TIMERS_link_fail_inhibit_timer_cl72">AN_X1_TIMERS_link_fail_inhibit_timer_cl72</A></td><td>TIMER FOR QUALIFYING A LINK_STATUS</td></tr>
<tr>
<td align=center>0x9256</td><td><A HREF="#AN_X1_TIMERS_link_fail_inhibit_timer_not_cl72">AN_X1_TIMERS_link_fail_inhibit_timer_not_cl72</A></td><td>TIMER FOR QUALIFYING A LINK_STATUS</td></tr>
<tr>
<td align=center>0x9257</td><td><A HREF="#AN_X1_TIMERS_dme_page_timer_type">AN_X1_TIMERS_dme_page_timer_type</A></td><td>DME PAGE TIMERS</td></tr>
<tr>
<td align=center>0x9259</td><td><A HREF="#AN_X1_TIMERS_ignore_link_timer_PAM4">AN_X1_TIMERS_ignore_link_timer_PAM4</A></td><td>PERIOD TO IGNORE THE LINK FOR PAM-4 LINKS</td></tr>
<tr>
<td align=center>0x925a</td><td><A HREF="#AN_X1_TIMERS_link_fail_inhibit_timer_cl72_PAM4">AN_X1_TIMERS_link_fail_inhibit_timer_cl72_PAM4</A></td><td>TIMER FOR QUALIFYING A LINK_STATUS FOR PAM-4 LINKS</td></tr>
<tr>
<td align=center>0x925b</td><td><A HREF="#AN_X1_TIMERS_link_fail_inhibit_timer_not_cl72_PAM4">AN_X1_TIMERS_link_fail_inhibit_timer_not_cl72_PAM4</A></td><td>TIMER FOR QUALIFYING A LINK_STATUS FOR PAM-4 LINKS</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="AN_X1_TIMERS_cl73_break_link">AN_X1_TIMERS_cl73_break_link - CL73 AUTO-NEG BREAK-LINK TIMER</a></b><br>
Address Offset = 32'h0000_9250<br>
Physical Address = 32'h0000_9250<br>
Verilog CL45 Address = {`AN_X1_TIMERS_A, `cl73_break_link_Adr}<br>
Verilog CL22 Address = {`AN_X1_TIMERS_A, 4'h0}, `cl73_break_link_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cl73_break_timer_period</td>
<td align=left>
 Period/range is 60 to <br>
 CL73 auto-neg break-link timer.&nbsp Timer for the amount of time to disable transmission in order to assure that the link parner enters a Link Fail state.</td></tr>
</table><p>
<A HREF="#AN_X1_TIMERS Registers">Return to AN_X1_TIMERS: CL73 Timers Registers Table</A><p>
<b><a NAME="AN_X1_TIMERS_cl73_error">AN_X1_TIMERS_cl73_error - CL73 AUTO-NEG TIMEOUT-ERROR TIMER</a></b><br>
Address Offset = 32'h0000_9251<br>
Physical Address = 32'h0000_9251<br>
Verilog CL45 Address = {`AN_X1_TIMERS_A, `cl73_error_Adr}<br>
Verilog CL22 Address = {`AN_X1_TIMERS_A, 4'h0}, `cl73_error_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cl73_error_timer_period</td>
<td align=left>
 Period/range is 20.6 ms <br>
 CL73 auto-neg timeout-error timer Timer for the amout ot time to wait to receive a page from the link partner.</td></tr>
</table><p>
<A HREF="#AN_X1_TIMERS Registers">Return to AN_X1_TIMERS: CL73 Timers Registers Table</A><p>
<b><a NAME="AN_X1_TIMERS_ignore_link_timer">AN_X1_TIMERS_ignore_link_timer - PERIOD TO IGNORE THE LINK</a></b><br>
Address Offset = 32'h0000_9254<br>
Physical Address = 32'h0000_9254<br>
Verilog CL45 Address = {`AN_X1_TIMERS_A, `ignore_link_timer_Adr}<br>
Verilog CL22 Address = {`AN_X1_TIMERS_A, 4'h0}, `ignore_link_timer_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ignore_link_timer_period</td>
<td align=left>
 Period is in ticks <br>
 Period to ignore the link while CL73 and possibly CL72 are running </td></tr>
</table><p>
<A HREF="#AN_X1_TIMERS Registers">Return to AN_X1_TIMERS: CL73 Timers Registers Table</A><p>
<b><a NAME="AN_X1_TIMERS_link_fail_inhibit_timer_cl72">AN_X1_TIMERS_link_fail_inhibit_timer_cl72 - TIMER FOR QUALIFYING A LINK_STATUS</a></b><br>
Address Offset = 32'h0000_9255<br>
Physical Address = 32'h0000_9255<br>
Verilog CL45 Address = {`AN_X1_TIMERS_A, `link_fail_inhibit_timer_cl72_Adr}<br>
Verilog CL22 Address = {`AN_X1_TIMERS_A, 4'h0}, `link_fail_inhibit_timer_cl72_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>link_fail_inhibit_timer_cl72_period</td>
<td align=left>
 Period/range is typically 500ms <br>
 Timer for qualifying a link_status==FAIL indication or a link_status==OK indication when a link is first being established and cl72 training is being
run.</td></tr>
</table><p>
<A HREF="#AN_X1_TIMERS Registers">Return to AN_X1_TIMERS: CL73 Timers Registers Table</A><p>
<b><a NAME="AN_X1_TIMERS_link_fail_inhibit_timer_not_cl72">AN_X1_TIMERS_link_fail_inhibit_timer_not_cl72 - TIMER FOR QUALIFYING A LINK_STATUS</a></b><br>
Address Offset = 32'h0000_9256<br>
Physical Address = 32'h0000_9256<br>
Verilog CL45 Address = {`AN_X1_TIMERS_A, `link_fail_inhibit_timer_not_cl72_Adr}<br>
Verilog CL22 Address = {`AN_X1_TIMERS_A, 4'h0}, `link_fail_inhibit_timer_not_cl72_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>link_fail_inhibit_timer_ncl72_period</td>
<td align=left>
 Period/range is typically 40ms <br>
 Timer for qualifying a link_status==FAIL indication or a link_status==OK indication when a link is first being established and cl72 training is not being
run.</td></tr>
</table><p>
<A HREF="#AN_X1_TIMERS Registers">Return to AN_X1_TIMERS: CL73 Timers Registers Table</A><p>
<b><a NAME="AN_X1_TIMERS_dme_page_timer_type">AN_X1_TIMERS_dme_page_timer_type - DME PAGE TIMERS</a></b><br>
Address Offset = 32'h0000_9257<br>
Physical Address = 32'h0000_9257<br>
Verilog CL45 Address = {`AN_X1_TIMERS_A, `dme_page_timer_type_Adr}<br>
Verilog CL22 Address = {`AN_X1_TIMERS_A, 4'h0}, `dme_page_timer_type_A<br>
Reset Value = 16'h3b5f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cl73_page_test_max_timer</td>
<td align=left>
Specifies the maximum length of a CL73 DME page.&nbsp Units are 8 samples.&nbsp Each sample represents 0.4 ns <br>
Reset value is 118.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cl73_page_test_min_timer</td>
<td align=left>
Specifies the minimum length of a CL73 DME page.&nbsp Units are 8 samples.&nbsp Each sample represents 0.4 ns <br>
Reset value is 95.</td></tr>
</table><p>
<A HREF="#AN_X1_TIMERS Registers">Return to AN_X1_TIMERS: CL73 Timers Registers Table</A><p>
<b><a NAME="AN_X1_TIMERS_ignore_link_timer_PAM4">AN_X1_TIMERS_ignore_link_timer_PAM4 - PERIOD TO IGNORE THE LINK FOR PAM-4 LINKS</a></b><br>
Address Offset = 32'h0000_9259<br>
Physical Address = 32'h0000_9259<br>
Verilog CL45 Address = {`AN_X1_TIMERS_A, `ignore_link_timer_PAM4_Adr}<br>
Verilog CL22 Address = {`AN_X1_TIMERS_A, 4'h0}, `ignore_link_timer_PAM4_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ignore_link_timer_period_pam4</td>
<td align=left>
Period to ignore the link while CL73 and possibly<br>
CL72 are running<br>
GRANULARITY OF 4 TICKs of 15us EACH FOR A MAX DURATION OF 3.9 SECONDS</td></tr>
</table><p>
<A HREF="#AN_X1_TIMERS Registers">Return to AN_X1_TIMERS: CL73 Timers Registers Table</A><p>
<b><a NAME="AN_X1_TIMERS_link_fail_inhibit_timer_cl72_PAM4">AN_X1_TIMERS_link_fail_inhibit_timer_cl72_PAM4 - TIMER FOR QUALIFYING A LINK_STATUS FOR PAM-4 LINKS</a></b><br>
Address Offset = 32'h0000_925a<br>
Physical Address = 32'h0000_925a<br>
Verilog CL45 Address = {`AN_X1_TIMERS_A, `link_fail_inhibit_timer_cl72_PAM4_Adr}<br>
Verilog CL22 Address = {`AN_X1_TIMERS_A, 4'h0}, `link_fail_inhibit_timer_cl72_PAM4_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>link_fail_inhibit_timer_cl72_period_pam4</td>
<td align=left>
Timer for qualifying a link_status==FAIL indication<br>
or a link_status==OK indication when a link is first<br>
being established and cl72 training is being run.<br>
GRANULARITY OF 4 TICKs of 15us EACH FOR A MAX DURATION OF 3.9 SECONDS</td></tr>
</table><p>
<A HREF="#AN_X1_TIMERS Registers">Return to AN_X1_TIMERS: CL73 Timers Registers Table</A><p>
<b><a NAME="AN_X1_TIMERS_link_fail_inhibit_timer_not_cl72_PAM4">AN_X1_TIMERS_link_fail_inhibit_timer_not_cl72_PAM4 - TIMER FOR QUALIFYING A LINK_STATUS FOR PAM-4 LINKS</a></b><br>
Address Offset = 32'h0000_925b<br>
Physical Address = 32'h0000_925b<br>
Verilog CL45 Address = {`AN_X1_TIMERS_A, `link_fail_inhibit_timer_not_cl72_PAM4_Adr}<br>
Verilog CL22 Address = {`AN_X1_TIMERS_A, 4'h0}, `link_fail_inhibit_timer_not_cl72_PAM4_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>link_fail_inhibit_timer_ncl72_period_pam4</td>
<td align=left>
Timer for qualifying a link_status==FAIL indication<br>
or a link_status==OK indication when a link is first<br>
being established and cl72 training is not being<br>
run.<br>
GRANULARITY OF 4 TICKs of 15us EACH FOR A MAX DURATION OF 3.9 SECONDS</td></tr>
</table><p>
<A HREF="#AN_X1_TIMERS Registers">Return to AN_X1_TIMERS: CL73 Timers Registers Table</A><p>
<H1><a NAME="sc_x1_control Registers">sc_x1_control: SW speed change timers Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0x9262</td><td><A HREF="#sc_x1_control_pipeline_reset_count">sc_x1_control_pipeline_reset_count</A></td><td>Pipeline reset count</td></tr>
<tr>
<td align=center>0x9263</td><td><A HREF="#sc_x1_control_tx_reset_count">sc_x1_control_tx_reset_count</A></td><td>TX pipeline reset count</td></tr>
<tr>
<td align=center>0x9264</td><td><A HREF="#sc_x1_control_status">sc_x1_control_status</A></td><td>Status register</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="sc_x1_control_pipeline_reset_count">sc_x1_control_pipeline_reset_count - Pipeline reset count</a></b><br>
Address Offset = 32'h0000_9262<br>
Physical Address = 32'h0000_9262<br>
Verilog CL45 Address = {`sc_x1_control_A, `pipeline_reset_count_Adr}<br>
Verilog CL22 Address = {`sc_x1_control_A, 4'h0}, `pipeline_reset_count_A<br>
Reset Value = 16'h00ff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">pipeline_reset_count</td>
<td align=left>
period in clock cycles<br>
Counter for amount of time to keep pipeline in reset<br>
during speed change process<br>
Reset value is 0xff.</td></tr>
</table><p>
<A HREF="#sc_x1_control Registers">Return to sc_x1_control: SW speed change timers Table</A><p>
<b><a NAME="sc_x1_control_tx_reset_count">sc_x1_control_tx_reset_count - TX pipeline reset count</a></b><br>
Address Offset = 32'h0000_9263<br>
Physical Address = 32'h0000_9263<br>
Verilog CL45 Address = {`sc_x1_control_A, `tx_reset_count_Adr}<br>
Verilog CL22 Address = {`sc_x1_control_A, 4'h0}, `tx_reset_count_A<br>
Reset Value = 16'h0002<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tx_reset_count</td>
<td align=left>
period in clock cycles<br>
Counter for amount of time to keep txp in reset after pll is locked<br>
during speed change process<br>
Reset value is 0x2.</td></tr>
</table><p>
<A HREF="#sc_x1_control Registers">Return to sc_x1_control: SW speed change timers Table</A><p>
<b><a NAME="sc_x1_control_status">sc_x1_control_status - Status register</a></b><br>
Address Offset = 32'h0000_9264<br>
Physical Address = 32'h0000_9264<br>
Verilog CL45 Address = {`sc_x1_control_A, `status_Adr}<br>
Verilog CL22 Address = {`sc_x1_control_A, 4'h0}, `status_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>resolved_port_mode</td>
<td align=left>
resolved port mode</td></tr>
</table><p>
<A HREF="#sc_x1_control Registers">Return to sc_x1_control: SW speed change timers Table</A><p>
<H1><a NAME="AN_X1_SW_MGMT Registers">AN_X1_SW_MGMT: CL73 Software Management GLB Interrput Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0x92c0</td><td><A HREF="#AN_X1_SW_MGMT_glb_int">AN_X1_SW_MGMT_glb_int</A></td><td>SW AN Global Interrupt</td></tr>
<tr>
<td align=center>0x92c1</td><td><A HREF="#AN_X1_SW_MGMT_glb_mask">AN_X1_SW_MGMT_glb_mask</A></td><td>SW AN Per Port Global Interrupt Enable Mask</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="AN_X1_SW_MGMT_glb_int">AN_X1_SW_MGMT_glb_int - SW AN Global Interrupt</a></b><br>
Address Offset = 32'h0000_92c0<br>
Physical Address = 32'h0000_92c0<br>
Verilog CL45 Address = {`AN_X1_SW_MGMT_A, `glb_int_Adr}<br>
Verilog CL22 Address = {`AN_X1_SW_MGMT_A, 4'h0}, `glb_int_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">int_port3</td>
<td align=left>
Interrupt indication from port 3 - OR of the all 3 events from port 3 S/W AN</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">int_port2</td>
<td align=left>
Interrupt indication from port 2 - OR of the all 3 events from port 2 S/W AN</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">int_port1</td>
<td align=left>
Interrupt indication from port 1 - OR of the all 3 events from port 1 S/W AN</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">int_port0</td>
<td align=left>
Interrupt indication from port 0 - OR of the all 3 events from port 0 S/W AN</td></tr>
</table><p>
<A HREF="#AN_X1_SW_MGMT Registers">Return to AN_X1_SW_MGMT: CL73 Software Management GLB Interrput Registers Table</A><p>
<b><a NAME="AN_X1_SW_MGMT_glb_mask">AN_X1_SW_MGMT_glb_mask - SW AN Per Port Global Interrupt Enable Mask</a></b><br>
Address Offset = 32'h0000_92c1<br>
Physical Address = 32'h0000_92c1<br>
Verilog CL45 Address = {`AN_X1_SW_MGMT_A, `glb_mask_Adr}<br>
Verilog CL22 Address = {`AN_X1_SW_MGMT_A, 4'h0}, `glb_mask_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">int_port3_mask</td>
<td align=left>
Write 1 to enable interrupt indication from port 3</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">int_port2_mask</td>
<td align=left>
Write 1 to enable interrupt indication from port 2</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">int_port1_mask</td>
<td align=left>
Write 1 to enable interrupt indication from port 1</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">int_port0_mask</td>
<td align=left>
Write 1 to enable interrupt indication from port 0</td></tr>
</table><p>
<A HREF="#AN_X1_SW_MGMT Registers">Return to AN_X1_SW_MGMT: CL73 Software Management GLB Interrput Registers Table</A><p>
<H1><a NAME="pmd_x4 Registers">pmd_x4: PMD per lane Control & Status Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc010</td><td><A HREF="#pmd_x4_control">pmd_x4_control</A></td><td>PMD lane reset controls</td></tr>
<tr>
<td align=center>0xc011</td><td><A HREF="#pmd_x4_mode">pmd_x4_mode</A></td><td>PMD lane mode configuration</td></tr>
<tr>
<td align=center>0xc012</td><td><A HREF="#pmd_x4_status">pmd_x4_status</A></td><td>PMD lane status</td></tr>
<tr>
<td align=center>0xc013</td><td><A HREF="#pmd_x4_latch_status">pmd_x4_latch_status</A></td><td>PMD lane latched status</td></tr>
<tr>
<td align=center>0xc014</td><td><A HREF="#pmd_x4_override">pmd_x4_override</A></td><td>PMD lane override</td></tr>
<tr>
<td align=center>0xc015</td><td><A HREF="#pmd_x4_ui_value_hi">pmd_x4_ui_value_hi</A></td><td>PMD lane bit-time in fractional nanoseconds, upper.</td></tr>
<tr>
<td align=center>0xc016</td><td><A HREF="#pmd_x4_ui_value_lo">pmd_x4_ui_value_lo</A></td><td>PMD lane bit-time in fractional nanoseconds, lower.</td></tr>
<tr>
<td align=center>0xc017</td><td><A HREF="#pmd_x4_rx_fixed_latency">pmd_x4_rx_fixed_latency</A></td><td>PMD RX fixed latency</td></tr>
<tr>
<td align=center>0xc018</td><td><A HREF="#pmd_x4_tx_fixed_latency">pmd_x4_tx_fixed_latency</A></td><td>PMD TX fixed latency</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="pmd_x4_control">pmd_x4_control - PMD lane reset controls</a></b><br>
Address Offset = 32'h0000_c010<br>
Physical Address = 32'h0000_c010<br>
Verilog CL45 Address = {`pmd_x4_A, `control_Adr}<br>
Verilog CL22 Address = {`pmd_x4_A, 4'h0}, `control_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">pam4_mode</td>
<td align=left>
pam4_mode.&nbsp Bypassed when osr_mode_oen is asserted.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:09</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">osr_mode</td>
<td align=left>
OSR mode.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tx_disable</td>
<td align=left>
Set to squelch the transmit signal for lane<br>
Used in Reduced Lane Mode Reconfiguration Process.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ln_rx_h_pwrdn</td>
<td align=left>
Lane power down, RX direction<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ln_tx_h_pwrdn</td>
<td align=left>
Lane power down, TX direction<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ln_h_rstb</td>
<td align=left>
Reset all lane logic: data path and registers<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ln_dp_h_rstb</td>
<td align=left>
PMD lane datapath reset override value<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#pmd_x4 Registers">Return to pmd_x4: PMD per lane Control & Status Table</A><p>
<b><a NAME="pmd_x4_mode">pmd_x4_mode - PMD lane mode configuration</a></b><br>
Address Offset = 32'h0000_c011<br>
Physical Address = 32'h0000_c011<br>
Verilog CL45 Address = {`pmd_x4_A, `mode_Adr}<br>
Verilog CL22 Address = {`pmd_x4_A, 4'h0}, `mode_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">lane_mode</td>
<td align=left>
Lane mode<br>
Bits 15:11 - Reserved.<br>
Bit&nbsp 10&nbsp &nbsp - cl72_en.<br>
Bit&nbsp&nbsp 9&nbsp &nbsp - scrambler_disabled.<br>
Bit&nbsp&nbsp 8&nbsp &nbsp - eee_mode_en.<br>
Bits&nbsp 7:0&nbsp - speed_id.</td></tr>
</table><p>
<A HREF="#pmd_x4 Registers">Return to pmd_x4: PMD per lane Control & Status Table</A><p>
<b><a NAME="pmd_x4_status">pmd_x4_status - PMD lane status</a></b><br>
Address Offset = 32'h0000_c012<br>
Physical Address = 32'h0000_c012<br>
Verilog CL45 Address = {`pmd_x4_A, `status_Adr}<br>
Verilog CL22 Address = {`pmd_x4_A, 4'h0}, `status_A<br>
Reset Value = 16'h0010<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_disable_live</td>
<td align=left>
Live status of tx_disable driven by PCS Transmit logic, before override is applied<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_clk_vld_sts</td>
<td align=left>
tx_clk_vld indication from PMD</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_clk_vld_sts</td>
<td align=left>
rx_clk_vld indication from PMD</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>signal_detect_sts</td>
<td align=left>
Signal Detect indication from PMD</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_lock_sts</td>
<td align=left>
DSC RX lock indication from PMD</td></tr>
</table><p>
<A HREF="#pmd_x4 Registers">Return to pmd_x4: PMD per lane Control & Status Table</A><p>
<b><a NAME="pmd_x4_latch_status">pmd_x4_latch_status - PMD lane latched status</a></b><br>
Address Offset = 32'h0000_c013<br>
Physical Address = 32'h0000_c013<br>
Verilog CL45 Address = {`pmd_x4_A, `latch_status_Adr}<br>
Verilog CL22 Address = {`pmd_x4_A, 4'h0}, `latch_status_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>tx_disable_LH</td>
<td align=left>
Posedge detected on tx_disable driven by PCS Transmit logic, before override is applied, Clear on Read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>tx_disable_LL</td>
<td align=left>
Negedge detected on tx_disable driven by PCS Transmit logic, before override is applied, Clear on Read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_clk_vld_live</td>
<td align=left>
rx_clk_vld live indication from PMD<br>
Same as the pmd_x4_status register field.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>signal_detect_live</td>
<td align=left>
Signal Detect live indication from PMD<br>
Same as the pmd_x4_status register field.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_lock_live</td>
<td align=left>
DSC RX lock live indication from PMD<br>
Same as the pmd_x4_status register field.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_clk_vld_LH</td>
<td align=left>
rx_clk_vld indication from PMD posedge detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_clk_vld_LL</td>
<td align=left>
rx_clk_vld indication from PMD negedge detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>signal_detect_LH</td>
<td align=left>
Signal Detect indication from PMD posedge detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>signal_detect_LL</td>
<td align=left>
Signal Detect indication from PMD negedge detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_lock_LH</td>
<td align=left>
DSC RX lock indication from PMD posedge detected</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_lock_LL</td>
<td align=left>
DSC RX lock indication from PMD negedge detected</td></tr>
</table><p>
<A HREF="#pmd_x4 Registers">Return to pmd_x4: PMD per lane Control & Status Table</A><p>
<b><a NAME="pmd_x4_override">pmd_x4_override - PMD lane override</a></b><br>
Address Offset = 32'h0000_c014<br>
Physical Address = 32'h0000_c014<br>
Verilog CL45 Address = {`pmd_x4_A, `override_Adr}<br>
Verilog CL22 Address = {`pmd_x4_A, 4'h0}, `override_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tx_clk_vld_ovrd</td>
<td align=left>
Override tx_clk_vld indication from PMD<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ln_dp_h_rstb_oen</td>
<td align=left>
PMD Lane Datapath reset override enable<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tx_disable_oen</td>
<td align=left>
tx_disable override enable<br>
Used in Reduced Lane Mode Reconfiguration process.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">osr_mode_oen</td>
<td align=left>
PAM4 mode and OSR mode&nbsp override<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">lane_mode_oen</td>
<td align=left>
Lane mode override enable<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">rx_clk_vld_ovrd</td>
<td align=left>
Override rx_clk_vld indication from PMD<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">signal_detect_ovrd</td>
<td align=left>
Override for Signal Detect indication from PMD<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">rx_lock_ovrd</td>
<td align=left>
Override for DSC RX lock indication from PMD<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#pmd_x4 Registers">Return to pmd_x4: PMD per lane Control & Status Table</A><p>
<b><a NAME="pmd_x4_ui_value_hi">pmd_x4_ui_value_hi - PMD lane bit-time in fractional nanoseconds, upper.</a></b><br>
Address Offset = 32'h0000_c015<br>
Physical Address = 32'h0000_c015<br>
Verilog CL45 Address = {`pmd_x4_A, `ui_value_hi_Adr}<br>
Verilog CL22 Address = {`pmd_x4_A, 4'h0}, `ui_value_hi_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ui_frac_m1_to_m16</td>
<td align=left>
PMD lane bit-time in fractional nanoseconds, upper bits<br>
Most significant 16 bits. 2^ minus1 down to 2^ minus16<br>
bit 15 is 0.5, bit 14 is 0.25 and so on.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#pmd_x4 Registers">Return to pmd_x4: PMD per lane Control & Status Table</A><p>
<b><a NAME="pmd_x4_ui_value_lo">pmd_x4_ui_value_lo - PMD lane bit-time in fractional nanoseconds, lower.</a></b><br>
Address Offset = 32'h0000_c016<br>
Physical Address = 32'h0000_c016<br>
Verilog CL45 Address = {`pmd_x4_A, `ui_value_lo_Adr}<br>
Verilog CL22 Address = {`pmd_x4_A, 4'h0}, `ui_value_lo_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:09</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ui_frac_m17_to_m23</td>
<td align=left>
PMD lane bit-time in fractional nanoseconds, lower bits<br>
Least significant 7 bits.<br>
bit 15 is 2^ minus17, bit 9 is 2^ minus23.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:00</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#pmd_x4 Registers">Return to pmd_x4: PMD per lane Control & Status Table</A><p>
<b><a NAME="pmd_x4_rx_fixed_latency">pmd_x4_rx_fixed_latency - PMD RX fixed latency</a></b><br>
Address Offset = 32'h0000_c017<br>
Physical Address = 32'h0000_c017<br>
Verilog CL45 Address = {`pmd_x4_A, `rx_fixed_latency_Adr}<br>
Verilog CL22 Address = {`pmd_x4_A, 4'h0}, `rx_fixed_latency_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">rx_pmd_latency_in_ns</td>
<td align=left>
PMD RX fixed latency in nanoseconds. Signed 2s complement value. HW will sign-extend to 48 bits.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">rx_pmd_latency_in_frac_ns</td>
<td align=left>
PMD RX fixed latency in fractional nanoseconds. Signed 2s complement value as an extension of rx_pmd_latency_in_ns.<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#pmd_x4 Registers">Return to pmd_x4: PMD per lane Control & Status Table</A><p>
<b><a NAME="pmd_x4_tx_fixed_latency">pmd_x4_tx_fixed_latency - PMD TX fixed latency</a></b><br>
Address Offset = 32'h0000_c018<br>
Physical Address = 32'h0000_c018<br>
Verilog CL45 Address = {`pmd_x4_A, `tx_fixed_latency_Adr}<br>
Verilog CL22 Address = {`pmd_x4_A, 4'h0}, `tx_fixed_latency_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tx_pmd_latency_in_ns</td>
<td align=left>
PMD TX fixed latency in nanoseconds. Signed 2s complement value. HW will sign-extend to 48 bits.<br>
This parameter is per logical lane.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tx_pmd_latency_in_frac_ns</td>
<td align=left>
PMD TX fixed latency in fractional nanoseconds. Signed 2s complement value as an extension of tx_pmd_latency_in_ns.<br>
This parameter is per logical lane.<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#pmd_x4 Registers">Return to pmd_x4: PMD per lane Control & Status Table</A><p>
<H1><a NAME="sc_x4_control Registers">sc_x4_control: SW speed change control Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc050</td><td><A HREF="#sc_x4_control_control">sc_x4_control_control</A></td><td>SW speed change control</td></tr>
<tr>
<td align=center>0xc051</td><td><A HREF="#sc_x4_control_status">sc_x4_control_status</A></td><td>SW speed change status</td></tr>
<tr>
<td align=center>0xc054</td><td><A HREF="#sc_x4_control_debug">sc_x4_control_debug</A></td><td>Speed control debug information</td></tr>
<tr>
<td align=center>0xc05d</td><td><A HREF="#sc_x4_control_spare0">sc_x4_control_spare0</A></td><td>spare 0 register</td></tr>
<tr>
<td align=center>0xc05e</td><td><A HREF="#sc_x4_control_SW_spare1">sc_x4_control_SW_spare1</A></td><td>Spare register for SW to use</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="sc_x4_control_control">sc_x4_control_control - SW speed change control</a></b><br>
Address Offset = 32'h0000_c050<br>
Physical Address = 32'h0000_c050<br>
Verilog CL45 Address = {`sc_x4_control_A, `control_Adr}<br>
Verilog CL22 Address = {`sc_x4_control_A, 4'h0}, `control_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">sc_ignore_tx_data_vld</td>
<td align=left>
Do not wait for tx_data_vld indication from PMD before taking TX pipe out of reset</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">sw_speed_change</td>
<td align=left>
Start SW speed change.<br>
HW will detect possedge of this field and start or restart the speed change logic.<br>
To restart speed change logic SW must write 0 to this bit and then write 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">SW_SPEED_ID</td>
<td align=left>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#sc_x4_control Registers">Return to sc_x4_control: SW speed change control Table</A><p>
<b><a NAME="sc_x4_control_status">sc_x4_control_status - SW speed change status</a></b><br>
Address Offset = 32'h0000_c051<br>
Physical Address = 32'h0000_c051<br>
Verilog CL45 Address = {`sc_x4_control_A, `status_Adr}<br>
Verilog CL22 Address = {`sc_x4_control_A, 4'h0}, `status_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">sw_speed_config_vld</td>
<td align=left>
Read clear bit indicating that resolved speed configuration in stutus registers can be read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">sw_speed_change_done</td>
<td align=left>
Read clear bit indicating that SW initiated speed change completed</td></tr>
</table><p>
<A HREF="#sc_x4_control Registers">Return to sc_x4_control: SW speed change control Table</A><p>
<b><a NAME="sc_x4_control_debug">sc_x4_control_debug - Speed control debug information</a></b><br>
Address Offset = 32'h0000_c054<br>
Physical Address = 32'h0000_c054<br>
Verilog CL45 Address = {`sc_x4_control_A, `debug_Adr}<br>
Verilog CL22 Address = {`sc_x4_control_A, 4'h0}, `debug_A<br>
Reset Value = 16'h8000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">sc_fsm_status</td>
<td align=left>
Speed Control logic FSM debug information16'h8000 - START<br>
16'h4000 - RESET_PCS<br>
16'h2000 - RESET_PMD_LANE<br>
16'h1000 - undefined<br>
16'h0800 - APPLY_SPEED_CFG<br>
16'h0400 - WAIT_CFG_DONE<br>
16'h0200 - ACTIVATE_PMD<br>
16'h0100 - WAIT_TX_DATA_VLD<br>
16'h0080 - undefined<br>
16'h0040 - ACTIVATE_TX<br>
16'h0020 - WAIT_PMD_LOCK<br>
16'h0010 - ACTIVATE_RX<br>
16'h0008 - undefined<br>
16'h0004 - DONE<br>
16'h0002 - STOP<br>
16'h0001 - undefined<br>
Reset value is 0x8000.</td></tr>
</table><p>
<A HREF="#sc_x4_control Registers">Return to sc_x4_control: SW speed change control Table</A><p>
<b><a NAME="sc_x4_control_spare0">sc_x4_control_spare0 - spare 0 register</a></b><br>
Address Offset = 32'h0000_c05d<br>
Physical Address = 32'h0000_c05d<br>
Verilog CL45 Address = {`sc_x4_control_A, `spare0_Adr}<br>
Verilog CL22 Address = {`sc_x4_control_A, 4'h0}, `spare0_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>spare0</td>
<td align=left>
Spare register</td></tr>
</table><p>
<A HREF="#sc_x4_control Registers">Return to sc_x4_control: SW speed change control Table</A><p>
<b><a NAME="sc_x4_control_SW_spare1">sc_x4_control_SW_spare1 - Spare register for SW to use</a></b><br>
Address Offset = 32'h0000_c05e<br>
Physical Address = 32'h0000_c05e<br>
Verilog CL45 Address = {`sc_x4_control_A, `SW_spare1_Adr}<br>
Verilog CL22 Address = {`sc_x4_control_A, 4'h0}, `SW_spare1_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">spare1</td>
<td align=left>
Spare register for SW.spare 1 register.spare 1 register</td></tr>
</table><p>
<A HREF="#sc_x4_control Registers">Return to sc_x4_control: SW speed change control Table</A><p>
<H1><a NAME="sc_x4_final_config_status Registers">sc_x4_final_config_status: Enable override of individual fields for speed control Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc070</td><td><A HREF="#sc_x4_final_config_status_resolved_speed">sc_x4_final_config_status_resolved_speed</A></td><td>Final speed configuration for PCS</td></tr>
<tr>
<td align=center>0xc078</td><td><A HREF="#sc_x4_final_config_status_fec_status">sc_x4_final_config_status_fec_status</A></td><td>Final speed configuration for FEC</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="sc_x4_final_config_status_resolved_speed">sc_x4_final_config_status_resolved_speed - Final speed configuration for PCS</a></b><br>
Address Offset = 32'h0000_c070<br>
Physical Address = 32'h0000_c070<br>
Verilog CL45 Address = {`sc_x4_final_config_status_A, `resolved_speed_Adr}<br>
Verilog CL22 Address = {`sc_x4_final_config_status_A, 4'h0}, `resolved_speed_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>speed</td>
<td align=left>
Actual speed set by SW</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#sc_x4_final_config_status Registers">Return to sc_x4_final_config_status: Enable override of individual fields for speed control Table</A><p>
<b><a NAME="sc_x4_final_config_status_fec_status">sc_x4_final_config_status_fec_status - Final speed configuration for FEC</a></b><br>
Address Offset = 32'h0000_c078<br>
Physical Address = 32'h0000_c078<br>
Verilog CL45 Address = {`sc_x4_final_config_status_A, `fec_status_Adr}<br>
Verilog CL22 Address = {`sc_x4_final_config_status_A, 4'h0}, `fec_status_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>t_RS_FEC_fec_mode</td>
<td align=left>
0x0 = <i>NO_RS_FEC_FEC</i><br>
0x1 = <i>N_A</i><br>
0x2 = <i>RS_FEC_SINGLE_LANE_BRCM_PROP</i><br>
0x3 = <i>RS_FEC_DUAL_LANE_BRCM_PROP</i><br>
0x4 = <i>RS_FEC_QUAD_LANE</i><br>
0x5 = <i>IEEE_25G_RS_FEC_SINGLE_LANE</i></td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>r_RS_FEC_fec_mode</td>
<td align=left>
0x0 = <i>NO_RS_FEC_FEC</i><br>
0x1 = <i>N_A</i><br>
0x2 = <i>RS_FEC_SINGLE_LANE_BRCM_PROP</i><br>
0x3 = <i>RS_FEC_DUAL_LANE_BRCM_PROP</i><br>
0x4 = <i>RS_FEC_QUAD_LANE</i><br>
0x5 = <i>IEEE_25G_RS_FEC_SINGLE_LANE</i></td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>t_fec_enable</td>
<td align=left>
Transmit CL74 FEC enable status</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>r_fec_enable</td>
<td align=left>
Receive CL74 FEC enable status</td></tr>
</table><p>
<A HREF="#sc_x4_final_config_status Registers">Return to sc_x4_final_config_status: Enable override of individual fields for speed control Table</A><p>
<H1><a NAME="TX_X4_Control0 Registers">TX_X4_Control0: TX X4 Control 0 Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc110</td><td><A HREF="#TX_X4_Control0_RS_SYMBOL">TX_X4_Control0_RS_SYMBOL</A></td><td>Symbol Value register</td></tr>
<tr>
<td align=center>0xc111</td><td><A HREF="#TX_X4_Control0_misc">TX_X4_Control0_misc</A></td><td>Misc register</td></tr>
<tr>
<td align=center>0xc112</td><td><A HREF="#TX_X4_Control0_tx_ts_control">TX_X4_Control0_tx_ts_control</A></td><td>TX TimeStamping Control register</td></tr>
<tr>
<td align=center>0xc113</td><td><A HREF="#TX_X4_Control0_error_control">TX_X4_Control0_error_control</A></td><td>TX Error injection Control</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="TX_X4_Control0_RS_SYMBOL">TX_X4_Control0_RS_SYMBOL - Symbol Value register</a></b><br>
Address Offset = 32'h0000_c110<br>
Physical Address = 32'h0000_c110<br>
Verilog CL45 Address = {`TX_X4_Control0_A, `RS_SYMBOL_Adr}<br>
Verilog CL22 Address = {`TX_X4_Control0_A, 4'h0}, `RS_SYMBOL_A<br>
Reset Value = 16'h02aa<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">symbol_value</td>
<td align=left>
contains the spare RS symbol used in certain RS FEC modes<br>
Reset value is 0x2aa.</td></tr>
</table><p>
<A HREF="#TX_X4_Control0 Registers">Return to TX_X4_Control0: TX X4 Control 0 Registers Table</A><p>
<b><a NAME="TX_X4_Control0_misc">TX_X4_Control0_misc - Misc register</a></b><br>
Address Offset = 32'h0000_c111<br>
Physical Address = 32'h0000_c111<br>
Verilog CL45 Address = {`TX_X4_Control0_A, `misc_Adr}<br>
Verilog CL22 Address = {`TX_X4_Control0_A, 4'h0}, `misc_A<br>
Reset Value = 16'h001c<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:05</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tx_li_enable</td>
<td align=left>
If this bit is a one, LIs (Link Interrupt) are passed thru to the RS LAYER.<br>
If this bit is a zero, LIs (Link Interrupt) are replaced by IDLEs which are then passed<br>
to the RS LAYER.<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tx_lf_enable</td>
<td align=left>
If this bit is a one, LFs are passed from the RS LAYER to the PCS.<br>
If this bit is a zero, LFs are replaced by IDLEs which are then passed<br>
to the PCS.<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tx_rf_enable</td>
<td align=left>
If this bit is a one, RFs are passed from the RS LAYER to the PCS.<br>
If this bit is a zero, RFs are replaced by IDLEs which are then passed<br>
to the PCS.<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">rstb_tx_lane</td>
<td align=left>
Low active reset for txp lanes</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">enable_tx_lane</td>
<td align=left>
Per lane enable to allow DVs from MAC to enter TXP</td></tr>
</table><p>
<A HREF="#TX_X4_Control0 Registers">Return to TX_X4_Control0: TX X4 Control 0 Registers Table</A><p>
<b><a NAME="TX_X4_Control0_tx_ts_control">TX_X4_Control0_tx_ts_control - TX TimeStamping Control register</a></b><br>
Address Offset = 32'h0000_c112<br>
Physical Address = 32'h0000_c112<br>
Verilog CL45 Address = {`TX_X4_Control0_A, `tx_ts_control_Adr}<br>
Verilog CL22 Address = {`TX_X4_Control0_A, 4'h0}, `tx_ts_control_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tsts_interrupt_en</td>
<td align=left>
1588 Two Step Time Stamping Interrupt enable.<br>
A value of one (1'b1) enables the interrupt.<br>
A value of zero (1'b0) clears the interrupt.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">xgmii_sfd_time_stamp_enable</td>
<td align=left>
This bit must be set to 1 if the RS Layer is XGMII, and SFD based timestamping is required.<br>
Otherwise, this bit must be set to 0.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">OSTS_Pipeline_Enable</td>
<td align=left>
Enables the 1588 One Step Processing Pipeline for this port.<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#TX_X4_Control0 Registers">Return to TX_X4_Control0: TX X4 Control 0 Registers Table</A><p>
<b><a NAME="TX_X4_Control0_error_control">TX_X4_Control0_error_control - TX Error injection Control</a></b><br>
Address Offset = 32'h0000_c113<br>
Physical Address = 32'h0000_c113<br>
Verilog CL45 Address = {`TX_X4_Control0_A, `error_control_Adr}<br>
Verilog CL22 Address = {`TX_X4_Control0_A, 4'h0}, `error_control_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:04</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">rs_fec_lane_error_inject</td>
<td align=left>
One bit per 80 bit lane of RS FEC output to cause a single error to be injected.<br>
In 1XN mode, only bits 7:4 apply.<br>
In 2XN mode, bits 11:4 apply.<br>
The error is controlled by the following per MPP registers.<br>
{<br>
PktGen1_ErrorMask4,<br>
PktGen1_ErrorMask3,<br>
PktGen1_ErrorMask2,<br>
PktGen1_ErrorMask1,<br>
PktGen1_ErrorMask0						Error mask bits 15:0<br>
}<br>
The same mask is applied to all lanes that are enabled for a single error injection</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">pcs_lane_error_inject</td>
<td align=left>
One bit per PCS lane to cause a single error to be injected.<br>
A rising edge on each bits results in an error injection on the next DV for that lane.<br>
The error is controlled by the following per MPP registers.<br>
{<br>
PktGen1_ErrorMask4[1:0] ,<br>
PktGen1_ErrorMask3,<br>
PktGen1_ErrorMask2,<br>
PktGen1_ErrorMask1,<br>
PktGen1_ErrorMask0						Error mask bits 15:0<br>
"}<br>
The same mask is applied to all lanes that are enabled for a single error injection<br>
NOTE:<br>
All of the bits (3:0) can all apply for Port 0.<br>
Only bit 1 can apply for Port 1<br>
Only bits 2:3 can all apply for Port 2<br>
Only bit 3 can apply for Port 3.</td></tr>
</table><p>
<A HREF="#TX_X4_Control0 Registers">Return to TX_X4_Control0: TX X4 Control 0 Registers Table</A><p>
<H1><a NAME="TX_X4_Status0 Registers">TX_X4_Status0: TX X4 Status 0 Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc121</td><td><A HREF="#TX_X4_Status0_encode_status_1">TX_X4_Status0_encode_status_1</A></td><td>Encode Status 1 register</td></tr>
<tr>
<td align=center>0xc123</td><td><A HREF="#TX_X4_Status0_pcs_status_latched">TX_X4_Status0_pcs_status_latched</A></td><td>"Latched Status of PCS Information"</td></tr>
<tr>
<td align=center>0xc124</td><td><A HREF="#TX_X4_Status0_tx_1588_timestamp_status">TX_X4_Status0_tx_1588_timestamp_status</A></td><td>"Transmit 1588 Timestamp Status Register"</td></tr>
<tr>
<td align=center>0xc125</td><td><A HREF="#TX_X4_Status0_tx_1588_timestamp_hi">TX_X4_Status0_tx_1588_timestamp_hi</A></td><td>"Transmit 1588 timestamp value Register(Upper 16-bits)"</td></tr>
<tr>
<td align=center>0xc126</td><td><A HREF="#TX_X4_Status0_tx_1588_timestamp_mid">TX_X4_Status0_tx_1588_timestamp_mid</A></td><td>"Transmit 1588 timestamp value Register(Middle 16-bits)"</td></tr>
<tr>
<td align=center>0xc127</td><td><A HREF="#TX_X4_Status0_tx_1588_timestamp_lo">TX_X4_Status0_tx_1588_timestamp_lo</A></td><td>"Transmit 1588 timestamp value Register(Lower 16-bits)"</td></tr>
<tr>
<td align=center>0xc128</td><td><A HREF="#TX_X4_Status0_tx_ts_seq_id">TX_X4_Status0_tx_ts_seq_id</A></td><td>"1588 Timestamp packet Sequence ID value Register"</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="TX_X4_Status0_encode_status_1">TX_X4_Status0_encode_status_1 - Encode Status 1 register</a></b><br>
Address Offset = 32'h0000_c121<br>
Physical Address = 32'h0000_c121<br>
Verilog CL45 Address = {`TX_X4_Status0_A, `encode_status_1_Adr}<br>
Verilog CL22 Address = {`TX_X4_Status0_A, 4'h0}, `encode_status_1_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:07</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>ltxsm_state</td>
<td align=left>
CL82 Transmit SM - latched states - latched on entry <br>
0x10 = <i>TX_E</i><br>
0x8 = <i>TX_T</i><br>
0x4 = <i>TX_D</i><br>
0x2 = <i>TX_C</i><br>
0x1 = <i>TX_INIT</i></td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>cl49_tx_fault_det</td>
<td align=left>
A latched status bit indicating that the cl49 encoder has a local or remote fault block. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>cl49_ltxsm_state</td>
<td align=left>
Transmit SM - latched states - latched on entry <br>
0x20 = <i>TX_LI</i><br>
0x10 = <i>TX_E</i><br>
0x8 = <i>TX_T</i><br>
0x4 = <i>TX_D</i><br>
0x2 = <i>TX_C</i><br>
0x1 = <i>TX_INIT</i></td></tr>
</table><p>
<A HREF="#TX_X4_Status0 Registers">Return to TX_X4_Status0: TX X4 Status 0 Registers Table</A><p>
<b><a NAME="TX_X4_Status0_pcs_status_latched">TX_X4_Status0_pcs_status_latched - "Latched Status of PCS Information"</a></b><br>
Address Offset = 32'h0000_c123<br>
Physical Address = 32'h0000_c123<br>
Verilog CL45 Address = {`TX_X4_Status0_A, `pcs_status_latched_Adr}<br>
Verilog CL22 Address = {`TX_X4_Status0_A, 4'h0}, `pcs_status_latched_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>LINK_INTERRUPT_LH</td>
<td align=left>
PER PORT: LI (LINK INTERRUPT) indicator has transitioned high since last read.<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>LOCAL_FAULT_LH</td>
<td align=left>
PER PORT: Local Fault (LF) indicator has transitioned high since last read.<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>REMOTE_FAULT_LH</td>
<td align=left>
PER PORT: Remote Fault (RF)&nbsp has transitioned high since last read.<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>LPI_RECEIVED_LH</td>
<td align=left>
PER PORT: Low Power Indicator (LPI) has transitioned high since last read.<br>
Clear on read</td></tr>
</table><p>
<A HREF="#TX_X4_Status0 Registers">Return to TX_X4_Status0: TX X4 Status 0 Registers Table</A><p>
<b><a NAME="TX_X4_Status0_tx_1588_timestamp_status">TX_X4_Status0_tx_1588_timestamp_status - "Transmit 1588 Timestamp Status Register"</a></b><br>
Address Offset = 32'h0000_c124<br>
Physical Address = 32'h0000_c124<br>
Verilog CL45 Address = {`TX_X4_Status0_A, `tx_1588_timestamp_status_Adr}<br>
Verilog CL22 Address = {`TX_X4_Status0_A, 4'h0}, `tx_1588_timestamp_status_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ts_entry_valid</td>
<td align=left>
valid two-step timestamp entry availablilty indicator</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tsts_interrupt_status</td>
<td align=left>
Two Step Time Stamping interrupt status<br>
When set, indicates the four entry two step FIFO is not empty.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ts_sub_ns</td>
<td align=left>
Sub-nano second value of the top most two-step timestamp fifo entry indicated with 62.5ps of accuracy<br>
ts_entry_valid bit qualifies the timestamp</td></tr>
</table><p>
<A HREF="#TX_X4_Status0 Registers">Return to TX_X4_Status0: TX X4 Status 0 Registers Table</A><p>
<b><a NAME="TX_X4_Status0_tx_1588_timestamp_hi">TX_X4_Status0_tx_1588_timestamp_hi - "Transmit 1588 timestamp value Register(Upper 16-bits)"</a></b><br>
Address Offset = 32'h0000_c125<br>
Physical Address = 32'h0000_c125<br>
Verilog CL45 Address = {`TX_X4_Status0_A, `tx_1588_timestamp_hi_Adr}<br>
Verilog CL22 Address = {`TX_X4_Status0_A, 4'h0}, `tx_1588_timestamp_hi_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ts_in_ns_hi</td>
<td align=left>
Upper 16-bits of the two-step timestamp from the top entry of timestamp fifo<br>
If ts_entry_valid is read 1, this register should be read just once to get accurate timestamp information</td></tr>
</table><p>
<A HREF="#TX_X4_Status0 Registers">Return to TX_X4_Status0: TX X4 Status 0 Registers Table</A><p>
<b><a NAME="TX_X4_Status0_tx_1588_timestamp_mid">TX_X4_Status0_tx_1588_timestamp_mid - "Transmit 1588 timestamp value Register(Middle 16-bits)"</a></b><br>
Address Offset = 32'h0000_c126<br>
Physical Address = 32'h0000_c126<br>
Verilog CL45 Address = {`TX_X4_Status0_A, `tx_1588_timestamp_mid_Adr}<br>
Verilog CL22 Address = {`TX_X4_Status0_A, 4'h0}, `tx_1588_timestamp_mid_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ts_in_ns_mid</td>
<td align=left>
Middle 16-bits of the two-step timestamp from the top entry of timestamp fifo<br>
If ts_entry_valid is read 1, this register should be read just once to get accurate timestamp information</td></tr>
</table><p>
<A HREF="#TX_X4_Status0 Registers">Return to TX_X4_Status0: TX X4 Status 0 Registers Table</A><p>
<b><a NAME="TX_X4_Status0_tx_1588_timestamp_lo">TX_X4_Status0_tx_1588_timestamp_lo - "Transmit 1588 timestamp value Register(Lower 16-bits)"</a></b><br>
Address Offset = 32'h0000_c127<br>
Physical Address = 32'h0000_c127<br>
Verilog CL45 Address = {`TX_X4_Status0_A, `tx_1588_timestamp_lo_Adr}<br>
Verilog CL22 Address = {`TX_X4_Status0_A, 4'h0}, `tx_1588_timestamp_lo_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ts_in_ns_lo</td>
<td align=left>
Lower 16-bits of the two-step timestamp from the top entry of timestamp fifo<br>
If ts_entry_valid is read 1, this register should be read just once to get accurate timestamp information</td></tr>
</table><p>
<A HREF="#TX_X4_Status0 Registers">Return to TX_X4_Status0: TX X4 Status 0 Registers Table</A><p>
<b><a NAME="TX_X4_Status0_tx_ts_seq_id">TX_X4_Status0_tx_ts_seq_id - "1588 Timestamp packet Sequence ID value Register"</a></b><br>
Address Offset = 32'h0000_c128<br>
Physical Address = 32'h0000_c128<br>
Verilog CL45 Address = {`TX_X4_Status0_A, `tx_ts_seq_id_Adr}<br>
Verilog CL22 Address = {`TX_X4_Status0_A, 4'h0}, `tx_ts_seq_id_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ts_seqid</td>
<td align=left>
The sequence id corresponding to the top-most entry in the two-step timestamp fifo<br>
If ts_entry_valid is read 1, this register should be read just once to get accurate sequence id information</td></tr>
</table><p>
<A HREF="#TX_X4_Status0 Registers">Return to TX_X4_Status0: TX X4 Status 0 Registers Table</A><p>
<H1><a NAME="RX_X4_Control0 Registers">RX_X4_Control0: RX X4 Control 0 Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc130</td><td><A HREF="#RX_X4_Control0_RS_FEC_timer">RX_X4_Control0_RS_FEC_timer</A></td><td>RS_FEC packet corruption duration timer period register</td></tr>
<tr>
<td align=center>0xc131</td><td><A HREF="#RX_X4_Control0_RS_FEC_rx_control_0">RX_X4_Control0_RS_FEC_rx_control_0</A></td><td>RS_FEC control register</td></tr>
<tr>
<td align=center>0xc132</td><td><A HREF="#RX_X4_Control0_decode_control_0">RX_X4_Control0_decode_control_0</A></td><td>Decoder control 0 register</td></tr>
<tr>
<td align=center>0xc133</td><td><A HREF="#RX_X4_Control0_pma_control_0">RX_X4_Control0_pma_control_0</A></td><td>pma_control_0 register</td></tr>
<tr>
<td align=center>0xc134</td><td><A HREF="#RX_X4_Control0_rx_ts_control">RX_X4_Control0_rx_ts_control</A></td><td>RX TimeStamping Control register</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="RX_X4_Control0_RS_FEC_timer">RX_X4_Control0_RS_FEC_timer - RS_FEC packet corruption duration timer period register</a></b><br>
Address Offset = 32'h0000_c130<br>
Physical Address = 32'h0000_c130<br>
Verilog CL45 Address = {`RX_X4_Control0_A, `RS_FEC_timer_Adr}<br>
Verilog CL22 Address = {`RX_X4_Control0_A, 4'h0}, `RS_FEC_timer_A<br>
Reset Value = 16'h0fa0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>corruption_period</td>
<td align=left>
Increments in units of 15us ticks.<br>
The period should be programmed to between 60-75ms as per IEEE.<br>
Reset value is 0xfa0.</td></tr>
</table><p>
<A HREF="#RX_X4_Control0 Registers">Return to RX_X4_Control0: RX X4 Control 0 Registers Table</A><p>
<b><a NAME="RX_X4_Control0_RS_FEC_rx_control_0">RX_X4_Control0_RS_FEC_rx_control_0 - RS_FEC control register</a></b><br>
Address Offset = 32'h0000_c131<br>
Physical Address = 32'h0000_c131<br>
Verilog CL45 Address = {`RX_X4_Control0_A, `RS_FEC_rx_control_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Control0_A, 4'h0}, `RS_FEC_rx_control_0_A<br>
Reset Value = 16'h8000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>CW_BAD_ENABLE</td>
<td align=left>
This bit enables the RS FEC to indicate CW_bad, if the CW is not corrected.<br>
In Detect only mode, CWs are never corrected, so all CWs with errors will have CW_bad asserted, if CW_BAD_ENABLE == 1.<br>
In Detect and Correct mode, only CWs that can not be corrected by the FEC will have CW_bad asserted if CW_BAD_ENABLE == 1.<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#RX_X4_Control0 Registers">Return to RX_X4_Control0: RX X4 Control 0 Registers Table</A><p>
<b><a NAME="RX_X4_Control0_decode_control_0">RX_X4_Control0_decode_control_0 - Decoder control 0 register</a></b><br>
Address Offset = 32'h0000_c132<br>
Physical Address = 32'h0000_c132<br>
Verilog CL45 Address = {`RX_X4_Control0_A, `decode_control_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Control0_A, 4'h0}, `decode_control_0_A<br>
Reset Value = 16'h000e<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>r_test_mode_cfg</td>
<td align=left>
&nbsp Test Mode enable for both CL49 and CL82 </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_li_enable</td>
<td align=left>
If this bit is a one, LIs (Link Interrupt) are passed thru to the PCS.<br>
If this bit is a zero, LIs (Link Interrupt) are replaced by IDLEs which are then passed<br>
to the PCS.<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_lf_enable</td>
<td align=left>
If this bit is a one, LFs are passed to the RS layer from the PCS.<br>
If this bit is a zero, LFs are replaced by IDLEs which are then passed<br>
to the RS layer.<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_rf_enable</td>
<td align=left>
If this bit is a one, RFs are passed to the RS layer from the PCS.<br>
If this bit is a zero, RFs are replaced by IDLEs which are then passed<br>
to the RS layer.<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>LPI_ENABLE</td>
<td align=left>
If off (0), LPIs are converted to IDLEs.</td></tr>
</table><p>
<A HREF="#RX_X4_Control0 Registers">Return to RX_X4_Control0: RX X4 Control 0 Registers Table</A><p>
<b><a NAME="RX_X4_Control0_pma_control_0">RX_X4_Control0_pma_control_0 - pma_control_0 register</a></b><br>
Address Offset = 32'h0000_c133<br>
Physical Address = 32'h0000_c133<br>
Verilog CL45 Address = {`RX_X4_Control0_A, `pma_control_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Control0_A, 4'h0}, `pma_control_0_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">rstb_lane</td>
<td align=left>
Low activer per lane reset for RXP</td></tr>
</table><p>
<A HREF="#RX_X4_Control0 Registers">Return to RX_X4_Control0: RX X4 Control 0 Registers Table</A><p>
<b><a NAME="RX_X4_Control0_rx_ts_control">RX_X4_Control0_rx_ts_control - RX TimeStamping Control register</a></b><br>
Address Offset = 32'h0000_c134<br>
Physical Address = 32'h0000_c134<br>
Verilog CL45 Address = {`RX_X4_Control0_A, `rx_ts_control_Adr}<br>
Verilog CL22 Address = {`RX_X4_Control0_A, 4'h0}, `rx_ts_control_A<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">sign_xgmii_mode_adder</td>
<td align=left>
Sign bit for time added to table output in XGMII modes when the<br>
time-stamping point is not aligned to the start of the PCS block</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:07</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ns_xgmii_mode_adder</td>
<td align=left>
NS resolution bits for time added to table output in XGMII modes when the<br>
time-stamping point is not aligned to the start of the PCS block</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:03</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">sub_ns_xgmii_mode_adder</td>
<td align=left>
Sub ns resolution bits for time added to table output in XGMII modes when the<br>
time-stamping point is not aligned to the start of the PCS block</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">record_deskew_ts_info</td>
<td align=left>
A low to high transition results in HW recording the current status<br>
of the per DSL time-stamp information for alignment markers.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ts_update_enable</td>
<td align=left>
When set to 0, all time-stamps for this port from the PCS to the MAC will have a value of 0.<br>
When set to 1, the MPP will process all blocks from this port and provide updated time-stamps to the MAC.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">rx_sfd_ts_en</td>
<td align=left>
1=RX SFD timestamping.<br>
0=RX SOP timestamping.<br>
Reset value is 1.</td></tr>
</table><p>
<A HREF="#RX_X4_Control0 Registers">Return to RX_X4_Control0: RX X4 Control 0 Registers Table</A><p>
<H1><a NAME="RX_X4_Fec_Control Registers">RX_X4_Fec_Control: RX X4 FEC Control Registers - rxp_common Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc140</td><td><A HREF="#RX_X4_Fec_Control_fec_0">RX_X4_Fec_Control_fec_0</A></td><td>User FEC Control 0 register</td></tr>
<tr>
<td align=center>0xc141</td><td><A HREF="#RX_X4_Fec_Control_fec_1">RX_X4_Fec_Control_fec_1</A></td><td>User FEC Control 1 register</td></tr>
<tr>
<td align=center>0xc142</td><td><A HREF="#RX_X4_Fec_Control_fec_2">RX_X4_Fec_Control_fec_2</A></td><td>User FEC Control 2 register</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="RX_X4_Fec_Control_fec_0">RX_X4_Fec_Control_fec_0 - User FEC Control 0 register</a></b><br>
Address Offset = 32'h0000_c140<br>
Physical Address = 32'h0000_c140<br>
Verilog CL45 Address = {`RX_X4_Fec_Control_A, `fec_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Fec_Control_A, 4'h0}, `fec_0_A<br>
Reset Value = 16'h442c<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:12</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">good_parity_cnt</td>
<td align=left>
number of good blocks before locking<br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">invalid_parity_cnt</td>
<td align=left>
number of bad locks before unlocking<br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">dec_max_pm</td>
<td align=left>
maximum correctable burst pattern size<br>
Reset value is 0xb.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">burst_err_status_mode</td>
<td align=left>
collect error info only for uncorrectable errors0 - update on correctable and uncorrectable events<br>
1 - update on uncorrectable events only<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">dbg_err_mode</td>
<td align=left>
debug readout only for uncorrectable errors<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#RX_X4_Fec_Control Registers">Return to RX_X4_Fec_Control: RX X4 FEC Control Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Fec_Control_fec_1">RX_X4_Fec_Control_fec_1 - User FEC Control 1 register</a></b><br>
Address Offset = 32'h0000_c141<br>
Physical Address = 32'h0000_c141<br>
Verilog CL45 Address = {`RX_X4_Fec_Control_A, `fec_1_Adr}<br>
Verilog CL22 Address = {`RX_X4_Fec_Control_A, 4'h0}, `fec_1_A<br>
Reset Value = 16'h0028<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">dec_pm_mode</td>
<td align=left>
Pattern Match Mode<br>
0x0 = <i>BURST_ERROR_11_BITS</i><br>
0x1 = <i>BURST_ERROR_16_BITS</i><br>
0x2 = <i>BURST_ERROR_17_BITS</i><br>
0x3 = <i>BURST_ERROR_18_BITS</i><br>
0x4 = <i>BURST_ERROR_19_BITS</i><br>
0x5 = <i>BURST_ERROR_20_BITS</i><br>
0x6 = <i>BURST_ERROR_21_BITS</i><br>
0x7 = <i>BURST_ERROR_22_BITS</i><br>
0x8 = <i>BURST_ERROR_23_BITS</i><br>
0x9 = <i>BURST_ERROR_24_BITS</i><br>
0xa = <i>BURST_ERROR_25_BITS</i><br>
0xb = <i>BURST_ERROR_26_BITS</i><br>
0xc = <i>BURST_ERROR_27_BITS</i><br>
0xd = <i>BURST_ERROR_28_BITS</i><br>
0xe = <i>BURST_ERROR_29_BITS</i><br>
0xf = <i>BURST_ERROR_30_BITS</i><br>
0x10 = <i>BURST_ERROR_31_BITS</i><br>
0x11 = <i>BURST_ERROR_32_BITS</i><br>
0x12 = <i>BURST_ERROR_33_BITS</i><br>
0x13 = <i>BURST_ERROR_34_BITS</i><br>
0x14 = <i>BURST_ERROR_35_BITS</i><br>
0x15 = <i>BURST_ERROR_36_BITS</i><br>
0x16 = <i>BURST_ERROR_37_BITS</i><br>
0x17 = <i>BURST_ERROR_38_BITS</i><br>
0x18 = <i>BURST_ERROR_39_BITS</i><br>
0x19 = <i>BURST_ERROR_40_BITS</i><br>
0x1a = <i>BURST_ERROR_41_BITS</i><br>
Reset value is BURST_ERROR_11_BITS.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:08</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">dec_19b_burst_gap_count</td>
<td align=left>
Gaps allowed in 19-bit bursts<br>
000 No gaps<br>
001 Single gap<br>
010-111 Multi gaps<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">dec_18b_burst_gap_count</td>
<td align=left>
Gaps allowed in 18-bit bursts<br>
000 No gaps<br>
001 Single gap<br>
010-111 Multi gaps<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">dec_17b_burst_gap_count</td>
<td align=left>
Gaps allowed in 17-bit bursts<br>
000 No gaps<br>
001 Single gap<br>
010-111 Multi gaps<br>
Reset value is 2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">dec_gap_count_mode</td>
<td align=left>
Gap counting mode<br>
0 = Counting zero method<br>
1 = Counting gap method<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#RX_X4_Fec_Control Registers">Return to RX_X4_Fec_Control: RX X4 FEC Control Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Fec_Control_fec_2">RX_X4_Fec_Control_fec_2 - User FEC Control 2 register</a></b><br>
Address Offset = 32'h0000_c142<br>
Physical Address = 32'h0000_c142<br>
Verilog CL45 Address = {`RX_X4_Fec_Control_A, `fec_2_Adr}<br>
Verilog CL22 Address = {`RX_X4_Fec_Control_A, 4'h0}, `fec_2_A<br>
Reset Value = 16'h0004<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">fec_err_enable</td>
<td align=left>
FEC error enable<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">dbg_enable</td>
<td align=left>
 FEC debug enable<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">fec_error_code_all</td>
<td align=left>
report errors thru all sync headers</td></tr>
</table><p>
<A HREF="#RX_X4_Fec_Control Registers">Return to RX_X4_Fec_Control: RX X4 FEC Control Registers - rxp_common Table</A><p>
<H1><a NAME="RX_X4_Status0 Registers">RX_X4_Status0: RX X4 Status 0 Registers - rxp_common Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc150</td><td><A HREF="#RX_X4_Status0_blksync_status">RX_X4_Status0_blksync_status</A></td><td>block sync status</td></tr>
<tr>
<td align=center>0xc151</td><td><A HREF="#RX_X4_Status0_blksync_dbg0">RX_X4_Status0_blksync_dbg0</A></td><td>block sync state machine debug info</td></tr>
<tr>
<td align=center>0xc152</td><td><A HREF="#RX_X4_Status0_blksync_dbg1">RX_X4_Status0_blksync_dbg1</A></td><td>block sync state machine debug info</td></tr>
<tr>
<td align=center>0xc153</td><td><A HREF="#RX_X4_Status0_blksync_dbg2">RX_X4_Status0_blksync_dbg2</A></td><td>block sync state machine debug info</td></tr>
<tr>
<td align=center>0xc154</td><td><A HREF="#RX_X4_Status0_block_lock_latched_status">RX_X4_Status0_block_lock_latched_status</A></td><td>Latched status of PCS information</td></tr>
<tr>
<td align=center>0xc155</td><td><A HREF="#RX_X4_Status0_am_lock_latched_status">RX_X4_Status0_am_lock_latched_status</A></td><td>Latched status of PCS information</td></tr>
<tr>
<td align=center>0xc157</td><td><A HREF="#RX_X4_Status0_bipcount_0">RX_X4_Status0_bipcount_0</A></td><td>BIP error count register</td></tr>
<tr>
<td align=center>0xc158</td><td><A HREF="#RX_X4_Status0_bipcount_1">RX_X4_Status0_bipcount_1</A></td><td>BIP error count register</td></tr>
<tr>
<td align=center>0xc159</td><td><A HREF="#RX_X4_Status0_bipcount_2">RX_X4_Status0_bipcount_2</A></td><td>BIP error count register</td></tr>
<tr>
<td align=center>0xc15a</td><td><A HREF="#RX_X4_Status0_psll_to_vl_mapping_0">RX_X4_Status0_psll_to_vl_mapping_0</A></td><td>Pseudo-logical lane to virtual lane mapping</td></tr>
<tr>
<td align=center>0xc15b</td><td><A HREF="#RX_X4_Status0_psll_to_vl_mapping_1">RX_X4_Status0_psll_to_vl_mapping_1</A></td><td>Pseudo-logical lane to virtual lane mapping</td></tr>
<tr>
<td align=center>0xc15c</td><td><A HREF="#RX_X4_Status0_RS_SYMBOL">RX_X4_Status0_RS_SYMBOL</A></td><td>Symbol Value register</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="RX_X4_Status0_blksync_status">RX_X4_Status0_blksync_status - block sync status</a></b><br>
Address Offset = 32'h0000_c150<br>
Physical Address = 32'h0000_c150<br>
Verilog CL45 Address = {`RX_X4_Status0_A, `blksync_status_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status0_A, 4'h0}, `blksync_status_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>bs_pmd_lock</td>
<td align=left>
Indicates the pmd_lock value seen at the input to this lane. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>bs_status</td>
<td align=left>
Block Lock: indicates that the lane has achieved block lock status. <br>
One bit per pseudo-logical (Bitmux output) lane. </td></tr>
</table><p>
<A HREF="#RX_X4_Status0 Registers">Return to RX_X4_Status0: RX X4 Status 0 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status0_blksync_dbg0">RX_X4_Status0_blksync_dbg0 - block sync state machine debug info</a></b><br>
Address Offset = 32'h0000_c151<br>
Physical Address = 32'h0000_c151<br>
Verilog CL45 Address = {`RX_X4_Status0_A, `blksync_dbg0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status0_A, 4'h0}, `blksync_dbg0_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lane1_debug_info</td>
<td align=left>
Debug info for pseudo-logical lane 1 blocksync SM.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lane0_debug_info</td>
<td align=left>
Debug info for pseudo-logical lane 0 blocksync SM.</td></tr>
</table><p>
<A HREF="#RX_X4_Status0 Registers">Return to RX_X4_Status0: RX X4 Status 0 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status0_blksync_dbg1">RX_X4_Status0_blksync_dbg1 - block sync state machine debug info</a></b><br>
Address Offset = 32'h0000_c152<br>
Physical Address = 32'h0000_c152<br>
Verilog CL45 Address = {`RX_X4_Status0_A, `blksync_dbg1_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status0_A, 4'h0}, `blksync_dbg1_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lane3_debug_info</td>
<td align=left>
Debug info for pseudo-logical lane 3 blocksync SM.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lane2_debug_info</td>
<td align=left>
Debug info for pseudo-logical lane 2 blocksync SM.</td></tr>
</table><p>
<A HREF="#RX_X4_Status0 Registers">Return to RX_X4_Status0: RX X4 Status 0 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status0_blksync_dbg2">RX_X4_Status0_blksync_dbg2 - block sync state machine debug info</a></b><br>
Address Offset = 32'h0000_c153<br>
Physical Address = 32'h0000_c153<br>
Verilog CL45 Address = {`RX_X4_Status0_A, `blksync_dbg2_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status0_A, 4'h0}, `blksync_dbg2_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lane4_debug_info</td>
<td align=left>
Debug info for pseudo-logical lane 4 blocksync SM.</td></tr>
</table><p>
<A HREF="#RX_X4_Status0 Registers">Return to RX_X4_Status0: RX X4 Status 0 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status0_block_lock_latched_status">RX_X4_Status0_block_lock_latched_status - Latched status of PCS information</a></b><br>
Address Offset = 32'h0000_c154<br>
Physical Address = 32'h0000_c154<br>
Verilog CL45 Address = {`RX_X4_Status0_A, `block_lock_latched_status_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status0_A, 4'h0}, `block_lock_latched_status_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BLOCK_LOCK_LH_4</td>
<td align=left>
BLOCK Lock has transitioned high since last read (for Pseudo-logical lane 4).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BLOCK_LOCK_LL_4</td>
<td align=left>
BLOCK Lock has transitioned low since last read (for Pseudo-logical lane 4).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BLOCK_LOCK_LH_3</td>
<td align=left>
BLOCK Lock has transitioned high since last read (for Pseudo-logical lane 3).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BLOCK_LOCK_LL_3</td>
<td align=left>
BLOCK Lock has transitioned low since last read (for Pseudo-logical lane 3).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BLOCK_LOCK_LH_2</td>
<td align=left>
BLOCK Lock has transitioned high since last read (for Pseudo-logical lane 2).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BLOCK_LOCK_LL_2</td>
<td align=left>
BLOCK Lock has transitioned low since last read (for Pseudo-logical lane 2).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BLOCK_LOCK_LH_1</td>
<td align=left>
BLOCK Lock has transitioned high since last read (for Pseudo-logical lane 1).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BLOCK_LOCK_LL_1</td>
<td align=left>
BLOCK Lock has transitioned low since last read (for Pseudo-logical lane 1).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BLOCK_LOCK_LH_0</td>
<td align=left>
BLOCK Lock has transitioned high since last read (for Pseudo-logical lane 0).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BLOCK_LOCK_LL_0</td>
<td align=left>
BLOCK Lock has transitioned low since last read (for Pseudo-logical lane 0).<br>
Clear on read</td></tr>
</table><p>
<A HREF="#RX_X4_Status0 Registers">Return to RX_X4_Status0: RX X4 Status 0 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status0_am_lock_latched_status">RX_X4_Status0_am_lock_latched_status - Latched status of PCS information</a></b><br>
Address Offset = 32'h0000_c155<br>
Physical Address = 32'h0000_c155<br>
Verilog CL45 Address = {`RX_X4_Status0_A, `am_lock_latched_status_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status0_A, 4'h0}, `am_lock_latched_status_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>AM_LOCK_LH_4</td>
<td align=left>
AM Lock has transitioned high since last read (for Pseudo-logical lane 4).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>AM_LOCK_LL_4</td>
<td align=left>
AM Lock has transitioned low since last read (for Pseudo-logical lane 4).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>AM_LOCK_LH_3</td>
<td align=left>
AM Lock has transitioned high since last read (for Pseudo-logical lane 3).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>AM_LOCK_LL_3</td>
<td align=left>
AM Lock has transitioned low since last read (for Pseudo-logical lane 3).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>AM_LOCK_LH_2</td>
<td align=left>
AM Lock has transitioned high since last read (for Pseudo-logical lane 2).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>AM_LOCK_LL_2</td>
<td align=left>
AM Lock has transitioned low since last read (for Pseudo-logical lane 2).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>AM_LOCK_LH_1</td>
<td align=left>
AM Lock has transitioned high since last read (for Pseudo-logical lane 1).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>AM_LOCK_LL_1</td>
<td align=left>
AM Lock has transitioned low since last read (for Pseudo-logical lane 1).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>AM_LOCK_LH_0</td>
<td align=left>
AM Lock has transitioned high since last read (for Pseudo-logical lane 0).<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>AM_LOCK_LL_0</td>
<td align=left>
AM Lock has transitioned low since last read (for Pseudo-logical lane 0).<br>
Clear on read</td></tr>
</table><p>
<A HREF="#RX_X4_Status0 Registers">Return to RX_X4_Status0: RX X4 Status 0 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status0_bipcount_0">RX_X4_Status0_bipcount_0 - BIP error count register</a></b><br>
Address Offset = 32'h0000_c157<br>
Physical Address = 32'h0000_c157<br>
Verilog CL45 Address = {`RX_X4_Status0_A, `bipcount_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status0_A, 4'h0}, `bipcount_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BIP_ERROR_COUNT_1</td>
<td align=left>
CL82 BIP error count for pseudo-logical lane 1. <br>
Saturates at 8'hFF. Clear on read. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BIP_ERROR_COUNT_0</td>
<td align=left>
CL82 BIP error count for pseudo-logical lane 0. <br>
Saturates at 8'hFF. Clear on read. </td></tr>
</table><p>
<A HREF="#RX_X4_Status0 Registers">Return to RX_X4_Status0: RX X4 Status 0 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status0_bipcount_1">RX_X4_Status0_bipcount_1 - BIP error count register</a></b><br>
Address Offset = 32'h0000_c158<br>
Physical Address = 32'h0000_c158<br>
Verilog CL45 Address = {`RX_X4_Status0_A, `bipcount_1_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status0_A, 4'h0}, `bipcount_1_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BIP_ERROR_COUNT_3</td>
<td align=left>
CL82 BIP error count for pseudo-logical lane 3. <br>
Saturates at 8'hFF. Clear on read. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BIP_ERROR_COUNT_2</td>
<td align=left>
CL82 BIP error count for pseudo-logical lane 2. <br>
Saturates at 8'hFF. Clear on read. </td></tr>
</table><p>
<A HREF="#RX_X4_Status0 Registers">Return to RX_X4_Status0: RX X4 Status 0 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status0_bipcount_2">RX_X4_Status0_bipcount_2 - BIP error count register</a></b><br>
Address Offset = 32'h0000_c159<br>
Physical Address = 32'h0000_c159<br>
Verilog CL45 Address = {`RX_X4_Status0_A, `bipcount_2_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status0_A, 4'h0}, `bipcount_2_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>BIP_ERROR_COUNT_4</td>
<td align=left>
CL82 BIP error count for pseudo-logical lane 4. <br>
Saturates at 8'hFF. Clear on read. </td></tr>
</table><p>
<A HREF="#RX_X4_Status0 Registers">Return to RX_X4_Status0: RX X4 Status 0 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status0_psll_to_vl_mapping_0">RX_X4_Status0_psll_to_vl_mapping_0 - Pseudo-logical lane to virtual lane mapping</a></b><br>
Address Offset = 32'h0000_c15a<br>
Physical Address = 32'h0000_c15a<br>
Verilog CL45 Address = {`RX_X4_Status0_A, `psll_to_vl_mapping_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status0_A, 4'h0}, `psll_to_vl_mapping_0_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">psll2_to_vl_mapping</td>
<td align=left>
Pseudo-logical lane 2 to virtual lane mapping.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">psll1_to_vl_mapping</td>
<td align=left>
Pseudo-logical lane 1 to virtual lane mapping.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">psll0_to_vl_mapping</td>
<td align=left>
Pseudo-logical lane 0 to virtual lane mapping.</td></tr>
</table><p>
<A HREF="#RX_X4_Status0 Registers">Return to RX_X4_Status0: RX X4 Status 0 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status0_psll_to_vl_mapping_1">RX_X4_Status0_psll_to_vl_mapping_1 - Pseudo-logical lane to virtual lane mapping</a></b><br>
Address Offset = 32'h0000_c15b<br>
Physical Address = 32'h0000_c15b<br>
Verilog CL45 Address = {`RX_X4_Status0_A, `psll_to_vl_mapping_1_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status0_A, 4'h0}, `psll_to_vl_mapping_1_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">psll4_to_vl_mapping</td>
<td align=left>
Pseudo-logical lane 4 to virtual lane mapping.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">psll3_to_vl_mapping</td>
<td align=left>
Pseudo-logical lane 3 to virtual lane mapping.</td></tr>
</table><p>
<A HREF="#RX_X4_Status0 Registers">Return to RX_X4_Status0: RX X4 Status 0 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status0_RS_SYMBOL">RX_X4_Status0_RS_SYMBOL - Symbol Value register</a></b><br>
Address Offset = 32'h0000_c15c<br>
Physical Address = 32'h0000_c15c<br>
Verilog CL45 Address = {`RX_X4_Status0_A, `RS_SYMBOL_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status0_A, 4'h0}, `RS_SYMBOL_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">symbol_value</td>
<td align=left>
contains the received spare RS symbol provided in certain RS FEC modes</td></tr>
</table><p>
<A HREF="#RX_X4_Status0 Registers">Return to RX_X4_Status0: RX X4 Status 0 Registers - rxp_common Table</A><p>
<H1><a NAME="RX_X4_Status1 Registers">RX_X4_Status1: RX X4 Status 1 Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc160</td><td><A HREF="#RX_X4_Status1_pcs_latched_status_1">RX_X4_Status1_pcs_latched_status_1</A></td><td>"Latched status of PCS Information"</td></tr>
<tr>
<td align=center>0xc161</td><td><A HREF="#RX_X4_Status1_rl_mode_hw_status">RX_X4_Status1_rl_mode_hw_status</A></td><td>Status of LI_in_RL_mode indication from MAC to PCS</td></tr>
<tr>
<td align=center>0xc162</td><td><A HREF="#RX_X4_Status1_rl_mode_sw_control">RX_X4_Status1_rl_mode_sw_control</A></td><td>SW control of LI_in_RL_mode indication to PCS</td></tr>
<tr>
<td align=center>0xc163</td><td><A HREF="#RX_X4_Status1_decode_status_1">RX_X4_Status1_decode_status_1</A></td><td>decode status 1 register</td></tr>
<tr>
<td align=center>0xc165</td><td><A HREF="#RX_X4_Status1_decode_status_3">RX_X4_Status1_decode_status_3</A></td><td>decode status 3 register</td></tr>
<tr>
<td align=center>0xc167</td><td><A HREF="#RX_X4_Status1_rx_latched_status">RX_X4_Status1_rx_latched_status</A></td><td>cl82 rx latched deskew and decoder status register</td></tr>
<tr>
<td align=center>0xc168</td><td><A HREF="#RX_X4_Status1_ber_lo">RX_X4_Status1_ber_lo</A></td><td>CL82 BER LOWER ORDER bits register</td></tr>
<tr>
<td align=center>0xc169</td><td><A HREF="#RX_X4_Status1_ber_ho">RX_X4_Status1_ber_ho</A></td><td>CL82 BER HIGH ORDER bits register</td></tr>
<tr>
<td align=center>0xc16a</td><td><A HREF="#RX_X4_Status1_errored_blocks_ho">RX_X4_Status1_errored_blocks_ho</A></td><td>40G/100GBASE-R Errored blocks high order counter</td></tr>
<tr>
<td align=center>0xc16b</td><td><A HREF="#RX_X4_Status1_cl49_scridle_test_err">RX_X4_Status1_cl49_scridle_test_err</A></td><td>CL49 Scrambled IDLE test Error register</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="RX_X4_Status1_pcs_latched_status_1">RX_X4_Status1_pcs_latched_status_1 - "Latched status of PCS Information"</a></b><br>
Address Offset = 32'h0000_c160<br>
Physical Address = 32'h0000_c160<br>
Verilog CL45 Address = {`RX_X4_Status1_A, `pcs_latched_status_1_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status1_A, 4'h0}, `pcs_latched_status_1_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>PCS_LINK_STATUS_LIVE</td>
<td align=left>
PER PORT: this indicates PCS live link status. Please Note it will also go down when we will switch to RLM modes.<br>
READ ONLY</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>LOCAL_FAULT_LH</td>
<td align=left>
PER PORT: Local Fault (LF) indicator has transitioned high since last read.<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>REMOTE_FAULT_LH</td>
<td align=left>
PER PORT: Remote Fault (RF)&nbsp has transitioned high since last read.<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>LINK_INTERRUPT_LH</td>
<td align=left>
PER PORT: Link Interrupt (LI)&nbsp has transitioned high since last read.<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>LPI_RECEIVED_LH</td>
<td align=left>
PER PORT: Low Power Indicator (LPI) has transitioned high since last read.<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>HI_BER_LH</td>
<td align=left>
HI_BER has transitioned high since last read.<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>HI_BER_LL</td>
<td align=left>
HI_BER has transitioned low since last read.<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>LINK_STATUS_LH</td>
<td align=left>
PER PORT: Link Status indicator has transitioned high since last read<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>LINK_STATUS_LL</td>
<td align=left>
PER PORT: Link Status indicator has transitioned low since last read<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>DESKEW_STATUS_LH</td>
<td align=left>
Deskew status has transitioned high since last read.<br>
Deskew achieved (1), Deskew not achieved (0)<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>DESKEW_STATUS_LL</td>
<td align=left>
Deskew status has transitioned low since last read.<br>
Deskew achieved (1), Deskew not achieved (0)<br>
Clear on read</td></tr>
</table><p>
<A HREF="#RX_X4_Status1 Registers">Return to RX_X4_Status1: RX X4 Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_Status1_rl_mode_hw_status">RX_X4_Status1_rl_mode_hw_status - Status of LI_in_RL_mode indication from MAC to PCS</a></b><br>
Address Offset = 32'h0000_c161<br>
Physical Address = 32'h0000_c161<br>
Verilog CL45 Address = {`RX_X4_Status1_A, `rl_mode_hw_status_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status1_A, 4'h0}, `rl_mode_hw_status_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">hw_LI_in_RL_mode</td>
<td align=left>
Information captured by TX pipeline, Indicated by CDMAC on interface signals u0/u1_mac_msbus_tx_LI_in_RL_mode.</td></tr>
</table><p>
<A HREF="#RX_X4_Status1 Registers">Return to RX_X4_Status1: RX X4 Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_Status1_rl_mode_sw_control">RX_X4_Status1_rl_mode_sw_control - SW control of LI_in_RL_mode indication to PCS</a></b><br>
Address Offset = 32'h0000_c162<br>
Physical Address = 32'h0000_c162<br>
Verilog CL45 Address = {`RX_X4_Status1_A, `rl_mode_sw_control_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status1_A, 4'h0}, `rl_mode_sw_control_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">sw_LI_in_RL_mode</td>
<td align=left>
LI_in_RL_mode indication by SW.</td></tr>
</table><p>
<A HREF="#RX_X4_Status1 Registers">Return to RX_X4_Status1: RX X4 Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_Status1_decode_status_1">RX_X4_Status1_decode_status_1 - decode status 1 register</a></b><br>
Address Offset = 32'h0000_c163<br>
Physical Address = 32'h0000_c163<br>
Verilog CL45 Address = {`RX_X4_Status1_A, `decode_status_1_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status1_A, 4'h0}, `decode_status_1_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:05</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>cl49_rxsm_history_state</td>
<td align=left>
Receive SM - latched states - latched on entry <br>
0x20 = <i>RX_LI</i><br>
0x10 = <i>RX_E</i><br>
0x8 = <i>RX_T</i><br>
0x4 = <i>RX_D</i><br>
0x2 = <i>RX_C</i><br>
0x1 = <i>RX_INIT</i></td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>bermon_history_state</td>
<td align=left>
 BER Monitor fsm - latched states - latched on entry <br>
0x4 = <i>HI_BER</i><br>
0x3 = <i>GOOD_BER</i><br>
0x2 = <i>BER_TEST_SH</i><br>
0x1 = <i>START_TIMER</i><br>
0x0 = <i>BER_MT_INIT</i></td></tr>
</table><p>
<A HREF="#RX_X4_Status1 Registers">Return to RX_X4_Status1: RX X4 Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_Status1_decode_status_3">RX_X4_Status1_decode_status_3 - decode status 3 register</a></b><br>
Address Offset = 32'h0000_c165<br>
Physical Address = 32'h0000_c165<br>
Verilog CL45 Address = {`RX_X4_Status1_A, `decode_status_3_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status1_A, 4'h0}, `decode_status_3_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:08</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>cl49_ber_count</td>
<td align=left>
For cl49 - This field is the 6 bit BER count. <br>
It is used to count the number of times BER_BAD_SH state is entered.<br>
The counter saturates at 6'h3F and clears on read. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>ieee_errored_blocks</td>
<td align=left>
Contains the count of the errored blocks decoded by the cl49/cl82 decoders. <br>
For cl82, it contains the lower 8 bits of the 22 bit value. The upper 14 bits are present in the cl82_errored_blocks_ho register. </td></tr>
</table><p>
<A HREF="#RX_X4_Status1 Registers">Return to RX_X4_Status1: RX X4 Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_Status1_rx_latched_status">RX_X4_Status1_rx_latched_status - cl82 rx latched deskew and decoder status register</a></b><br>
Address Offset = 32'h0000_c167<br>
Physical Address = 32'h0000_c167<br>
Verilog CL45 Address = {`RX_X4_Status1_A, `rx_latched_status_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status1_A, 4'h0}, `rx_latched_status_A<br>
Reset Value = 16'h0001<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:06</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>history_rxsm_state</td>
<td align=left>
Receive fsm - latched history state<br>
 Clear on read&nbsp <br>
0x10 = <i>RX_E</i><br>
0x8 = <i>RX_T</i><br>
0x4 = <i>RX_D</i><br>
0x2 = <i>RX_C</i><br>
0x1 = <i>RX_INIT</i></td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>deskew_his_state</td>
<td align=left>
 Deskew history states <br>
 Clear on read&nbsp <br>
0x1:&nbsp bit [0] LOSS_OF_ALIGNMENT<br>
0x2:&nbsp bit [1] ALIGN_ACQUIRED<br>
0x4:&nbsp bit [2] TEST_CW<br>
0x8:&nbsp bit [3] CW_GOOD<br>
0x10: bit [4] CW_BAD<br>
0x20: bit [5] THREE_BAD<br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#RX_X4_Status1 Registers">Return to RX_X4_Status1: RX X4 Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_Status1_ber_lo">RX_X4_Status1_ber_lo - CL82 BER LOWER ORDER bits register</a></b><br>
Address Offset = 32'h0000_c168<br>
Physical Address = 32'h0000_c168<br>
Verilog CL45 Address = {`RX_X4_Status1_A, `ber_lo_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status1_A, 4'h0}, `ber_lo_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ber_lo</td>
<td align=left>
Lower 8 bits of CL82 BER count.<br>
It counts the number of times BER_BAD_SH state is entered.</td></tr>
</table><p>
<A HREF="#RX_X4_Status1 Registers">Return to RX_X4_Status1: RX X4 Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_Status1_ber_ho">RX_X4_Status1_ber_ho - CL82 BER HIGH ORDER bits register</a></b><br>
Address Offset = 32'h0000_c169<br>
Physical Address = 32'h0000_c169<br>
Verilog CL45 Address = {`RX_X4_Status1_A, `ber_ho_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status1_A, 4'h0}, `ber_ho_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ber_ho</td>
<td align=left>
Upper 14 bits of CL82 BER count.<br>
It counts the number of times BER_BAD_SH state is entered.</td></tr>
</table><p>
<A HREF="#RX_X4_Status1 Registers">Return to RX_X4_Status1: RX X4 Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_Status1_errored_blocks_ho">RX_X4_Status1_errored_blocks_ho - 40G/100GBASE-R Errored blocks high order counter</a></b><br>
Address Offset = 32'h0000_c16a<br>
Physical Address = 32'h0000_c16a<br>
Verilog CL45 Address = {`RX_X4_Status1_A, `errored_blocks_ho_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status1_A, 4'h0}, `errored_blocks_ho_A<br>
Reset Value = 16'h8000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>errored_blocks_ho_present</td>
<td align=left>
Error blocks counter high order bits present - RO<br>
Always reads as 1 if this registers is implemented<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>errored_blocks_ho</td>
<td align=left>
Error blocks counter high order bits for cl82 - CR/NR<br>
Bits 21:8 of the Error blocks&nbsp counter </td></tr>
</table><p>
<A HREF="#RX_X4_Status1 Registers">Return to RX_X4_Status1: RX X4 Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_Status1_cl49_scridle_test_err">RX_X4_Status1_cl49_scridle_test_err - CL49 Scrambled IDLE test Error register</a></b><br>
Address Offset = 32'h0000_c16b<br>
Physical Address = 32'h0000_c16b<br>
Verilog CL45 Address = {`RX_X4_Status1_A, `cl49_scridle_test_err_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status1_A, 4'h0}, `cl49_scridle_test_err_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>cl49_scridle_test_err</td>
<td align=left>
CL49 Scrambled IDLE Test Error counter</td></tr>
</table><p>
<A HREF="#RX_X4_Status1 Registers">Return to RX_X4_Status1: RX X4 Status 1 Registers Table</A><p>
<H1><a NAME="RX_X4_Status2 Registers">RX_X4_Status2: RX X4 Status 2 Registers - rxp_common Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc170</td><td><A HREF="#RX_X4_Status2_cl82_rx_am_latched_status_psll_0">RX_X4_Status2_cl82_rx_am_latched_status_psll_0</A></td><td>"AM FSM latched status for pseudo-logical lane 0"</td></tr>
<tr>
<td align=center>0xc171</td><td><A HREF="#RX_X4_Status2_cl82_rx_am_latched_status_psll_1">RX_X4_Status2_cl82_rx_am_latched_status_psll_1</A></td><td>"AM FSM latched status for pseudo-logical lane 1"</td></tr>
<tr>
<td align=center>0xc172</td><td><A HREF="#RX_X4_Status2_cl82_rx_am_latched_status_psll_2">RX_X4_Status2_cl82_rx_am_latched_status_psll_2</A></td><td>"AM FSM latched status for pseudo-logical lane 2"</td></tr>
<tr>
<td align=center>0xc173</td><td><A HREF="#RX_X4_Status2_cl82_rx_am_latched_status_psll_3">RX_X4_Status2_cl82_rx_am_latched_status_psll_3</A></td><td>"AM FSM latched status for pseudo-logical lane 3"</td></tr>
<tr>
<td align=center>0xc174</td><td><A HREF="#RX_X4_Status2_cl82_rx_am_latched_status_psll_4">RX_X4_Status2_cl82_rx_am_latched_status_psll_4</A></td><td>"AM FSM latched status for pseudo-logical lane 4"</td></tr>
<tr>
<td align=center>0xc17a</td><td><A HREF="#RX_X4_Status2_RS_FEC_sync_status">RX_X4_Status2_RS_FEC_sync_status</A></td><td>"RS_FEC RXP per lane statuses"</td></tr>
<tr>
<td align=center>0xc17b</td><td><A HREF="#RX_X4_Status2_fec_sync_fsm_state">RX_X4_Status2_fec_sync_fsm_state</A></td><td>block sync status</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="RX_X4_Status2_cl82_rx_am_latched_status_psll_0">RX_X4_Status2_cl82_rx_am_latched_status_psll_0 - "AM FSM latched status for pseudo-logical lane 0"</a></b><br>
Address Offset = 32'h0000_c170<br>
Physical Address = 32'h0000_c170<br>
Verilog CL45 Address = {`RX_X4_Status2_A, `cl82_rx_am_latched_status_psll_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status2_A, 4'h0}, `cl82_rx_am_latched_status_psll_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>common_mrkr_spacing_err_latch_fecl_0</td>
<td align=left>
align marker spacing error detected - per logical lane for fec lane 0</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>amrkr_spacing_err_latch_mux_psll_0</td>
<td align=left>
align marker spacing error detected - per logical lane for psll 0 <br>
 clear on read&nbsp </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>am_lock_his_state_psll_0</td>
<td align=left>
 Alignment marker history states - per logical lane for psll 0 <br>
 clear on read&nbsp <br>
0x200 = <i>INVALID_AM</i><br>
0x100 = <i>GOOD_AM</i><br>
0x80 = <i>COMP_AM</i><br>
0x40 = <i>TIMER_2</i><br>
0x20 = <i>AM_2_GOOD</i><br>
0x10 = <i>COMP_2ND</i><br>
0x8 = <i>TIMER_1</i><br>
0x4 = <i>FIND_1ST</i><br>
0x2 = <i>AM_RESET_CNT</i><br>
0x1 = <i>AM_LOCK_INIT</i></td></tr>
</table><p>
<A HREF="#RX_X4_Status2 Registers">Return to RX_X4_Status2: RX X4 Status 2 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status2_cl82_rx_am_latched_status_psll_1">RX_X4_Status2_cl82_rx_am_latched_status_psll_1 - "AM FSM latched status for pseudo-logical lane 1"</a></b><br>
Address Offset = 32'h0000_c171<br>
Physical Address = 32'h0000_c171<br>
Verilog CL45 Address = {`RX_X4_Status2_A, `cl82_rx_am_latched_status_psll_1_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status2_A, 4'h0}, `cl82_rx_am_latched_status_psll_1_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>common_mrkr_spacing_err_latch_fecl_1</td>
<td align=left>
align marker spacing error detected - per logical lane for fec lane 1</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>amrkr_spacing_err_latch_mux_psll_1</td>
<td align=left>
align marker spacing error detected - per logical lane for psll 1 <br>
 clear on read&nbsp </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>am_lock_his_state_psll_1</td>
<td align=left>
 Alignment marker history states - per logical lane for psll 1 <br>
 clear on read&nbsp <br>
0x200 = <i>INVALID_AM</i><br>
0x100 = <i>GOOD_AM</i><br>
0x80 = <i>COMP_AM</i><br>
0x40 = <i>TIMER_2</i><br>
0x20 = <i>AM_2_GOOD</i><br>
0x10 = <i>COMP_2ND</i><br>
0x8 = <i>TIMER_1</i><br>
0x4 = <i>FIND_1ST</i><br>
0x2 = <i>AM_RESET_CNT</i><br>
0x1 = <i>AM_LOCK_INIT</i></td></tr>
</table><p>
<A HREF="#RX_X4_Status2 Registers">Return to RX_X4_Status2: RX X4 Status 2 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status2_cl82_rx_am_latched_status_psll_2">RX_X4_Status2_cl82_rx_am_latched_status_psll_2 - "AM FSM latched status for pseudo-logical lane 2"</a></b><br>
Address Offset = 32'h0000_c172<br>
Physical Address = 32'h0000_c172<br>
Verilog CL45 Address = {`RX_X4_Status2_A, `cl82_rx_am_latched_status_psll_2_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status2_A, 4'h0}, `cl82_rx_am_latched_status_psll_2_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>amrkr_spacing_err_latch_mux_psll_2</td>
<td align=left>
align marker spacing error detected - per logical lane for psll 2 <br>
 clear on read&nbsp </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>am_lock_his_state_psll_2</td>
<td align=left>
 Alignment marker history states - per logical lane for psll 2 <br>
 clear on read&nbsp <br>
0x200 = <i>INVALID_AM</i><br>
0x100 = <i>GOOD_AM</i><br>
0x80 = <i>COMP_AM</i><br>
0x40 = <i>TIMER_2</i><br>
0x20 = <i>AM_2_GOOD</i><br>
0x10 = <i>COMP_2ND</i><br>
0x8 = <i>TIMER_1</i><br>
0x4 = <i>FIND_1ST</i><br>
0x2 = <i>AM_RESET_CNT</i><br>
0x1 = <i>AM_LOCK_INIT</i></td></tr>
</table><p>
<A HREF="#RX_X4_Status2 Registers">Return to RX_X4_Status2: RX X4 Status 2 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status2_cl82_rx_am_latched_status_psll_3">RX_X4_Status2_cl82_rx_am_latched_status_psll_3 - "AM FSM latched status for pseudo-logical lane 3"</a></b><br>
Address Offset = 32'h0000_c173<br>
Physical Address = 32'h0000_c173<br>
Verilog CL45 Address = {`RX_X4_Status2_A, `cl82_rx_am_latched_status_psll_3_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status2_A, 4'h0}, `cl82_rx_am_latched_status_psll_3_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>amrkr_spacing_err_latch_mux_psll_3</td>
<td align=left>
align marker spacing error detected - per logical lane for psll 3 <br>
 clear on read&nbsp </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>am_lock_his_state_psll_3</td>
<td align=left>
 Alignment marker history states - per logical lane for psll 3 <br>
 clear on read&nbsp <br>
0x200 = <i>INVALID_AM</i><br>
0x100 = <i>GOOD_AM</i><br>
0x80 = <i>COMP_AM</i><br>
0x40 = <i>TIMER_2</i><br>
0x20 = <i>AM_2_GOOD</i><br>
0x10 = <i>COMP_2ND</i><br>
0x8 = <i>TIMER_1</i><br>
0x4 = <i>FIND_1ST</i><br>
0x2 = <i>AM_RESET_CNT</i><br>
0x1 = <i>AM_LOCK_INIT</i></td></tr>
</table><p>
<A HREF="#RX_X4_Status2 Registers">Return to RX_X4_Status2: RX X4 Status 2 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status2_cl82_rx_am_latched_status_psll_4">RX_X4_Status2_cl82_rx_am_latched_status_psll_4 - "AM FSM latched status for pseudo-logical lane 4"</a></b><br>
Address Offset = 32'h0000_c174<br>
Physical Address = 32'h0000_c174<br>
Verilog CL45 Address = {`RX_X4_Status2_A, `cl82_rx_am_latched_status_psll_4_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status2_A, 4'h0}, `cl82_rx_am_latched_status_psll_4_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>amrkr_spacing_err_latch_mux_psll_4</td>
<td align=left>
align marker spacing error detected - per logical lane for psll 4 <br>
 clear on read&nbsp </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>am_lock_his_state_psll_4</td>
<td align=left>
 Alignment marker history states - per logical lane for psll 4 <br>
 clear on read&nbsp <br>
0x200 = <i>INVALID_AM</i><br>
0x100 = <i>GOOD_AM</i><br>
0x80 = <i>COMP_AM</i><br>
0x40 = <i>TIMER_2</i><br>
0x20 = <i>AM_2_GOOD</i><br>
0x10 = <i>COMP_2ND</i><br>
0x8 = <i>TIMER_1</i><br>
0x4 = <i>FIND_1ST</i><br>
0x2 = <i>AM_RESET_CNT</i><br>
0x1 = <i>AM_LOCK_INIT</i></td></tr>
</table><p>
<A HREF="#RX_X4_Status2 Registers">Return to RX_X4_Status2: RX X4 Status 2 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status2_RS_FEC_sync_status">RX_X4_Status2_RS_FEC_sync_status - "RS_FEC RXP per lane statuses"</a></b><br>
Address Offset = 32'h0000_c17a<br>
Physical Address = 32'h0000_c17a<br>
Verilog CL45 Address = {`RX_X4_Status2_A, `RS_FEC_sync_status_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status2_A, 4'h0}, `RS_FEC_sync_status_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_fec_lane_map_valid_1</td>
<td align=left>
Indicates that the FEC lane ID for lane one for the given logical lane is valid.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:11</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_fec_lane_map_1</td>
<td align=left>
FEC lane ID for one FEC lane (one) per logic lane</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_amps_lock_LH_1</td>
<td align=left>
Latched high version of RS_FEC_amps_lock_live.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_amps_lock_LL_1</td>
<td align=left>
Latched low version of RS_FEC_amps_lock_live.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_amps_lock_live_1</td>
<td align=left>
Boolean variable that is set when the receiver has detected the <br>
location of the alignment marker payload sequence for a given logical lane.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_fec_lane_map_valid_0</td>
<td align=left>
Indicates that the FEC lane ID for lane zero for the given logical lane is valid.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:03</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_fec_lane_map_0</td>
<td align=left>
FEC lane ID for one FEC lane (zero) per logic lane</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_amps_lock_LH_0</td>
<td align=left>
Latched high version of RS_FEC_amps_lock_live.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_amps_lock_LL_0</td>
<td align=left>
Latched low version of RS_FEC_amps_lock_live.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_amps_lock_live_0</td>
<td align=left>
Boolean variable that is set when the receiver has detected the <br>
location of the alignment marker payload sequence for a given logical lane.</td></tr>
</table><p>
<A HREF="#RX_X4_Status2 Registers">Return to RX_X4_Status2: RX X4 Status 2 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status2_fec_sync_fsm_state">RX_X4_Status2_fec_sync_fsm_state - block sync status</a></b><br>
Address Offset = 32'h0000_c17b<br>
Physical Address = 32'h0000_c17b<br>
Verilog CL45 Address = {`RX_X4_Status2_A, `fec_sync_fsm_state_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status2_A, 4'h0}, `fec_sync_fsm_state_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:09</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_fec_sync_fsm_latched_state_hi</td>
<td align=left>
FEC synchronization FSM latched state<br>
Each bit represents a particular state. The bit positions for each state is shown below<br>
The register clears only when read. It is not cleared even on pipeline reset.<br>
0x0 = <i>LOCK_INIT</i><br>
0x1 = <i>FIND_1ST</i><br>
0x2 = <i>COUNT_NEXT</i><br>
0x3 = <i>COMP_2ND</i><br>
0x4 = <i>TWO_GOOD</i><br>
0x5 = <i>COUNT_2</i><br>
0x6 = <i>COMP_AM</i><br>
Reset value is LOCK_INIT.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:01</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_fec_sync_fsm_latched_state_lo</td>
<td align=left>
FEC synchronization FSM latched state<br>
Each bit represents a particular state. The bit positions for each state is shown below<br>
The register clears only when read. It is not cleared even on pipeline reset.<br>
0x0 = <i>LOCK_INIT</i><br>
0x1 = <i>FIND_1ST</i><br>
0x2 = <i>COUNT_NEXT</i><br>
0x3 = <i>COMP_2ND</i><br>
0x4 = <i>TWO_GOOD</i><br>
0x5 = <i>COUNT_2</i><br>
0x6 = <i>COMP_AM</i><br>
Reset value is LOCK_INIT.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#RX_X4_Status2 Registers">Return to RX_X4_Status2: RX X4 Status 2 Registers - rxp_common Table</A><p>
<H1><a NAME="RX_X4_Status3 Registers">RX_X4_Status3: RX X4 Status 3 Registers - rxp_common Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc180</td><td><A HREF="#RX_X4_Status3_fec_dbg_errL_0">RX_X4_Status3_fec_dbg_errL_0</A></td><td>"User FEC debug read data for stream 0[15:0]"</td></tr>
<tr>
<td align=center>0xc185</td><td><A HREF="#RX_X4_Status3_fec_dbg_erraH_0">RX_X4_Status3_fec_dbg_erraH_0</A></td><td>"User FEC debug read data for stream 0[31:16]"</td></tr>
<tr>
<td align=center>0xc18a</td><td><A HREF="#RX_X4_Status3_fec_burst_err_statusL_0">RX_X4_Status3_fec_burst_err_statusL_0</A></td><td>"fec burst error status lower 16 bits for stream 0"</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="RX_X4_Status3_fec_dbg_errL_0">RX_X4_Status3_fec_dbg_errL_0 - "User FEC debug read data for stream 0[15:0]"</a></b><br>
Address Offset = 32'h0000_c180<br>
Physical Address = 32'h0000_c180<br>
Verilog CL45 Address = {`RX_X4_Status3_A, `fec_dbg_errL_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status3_A, 4'h0}, `fec_dbg_errL_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">dbg_errL_stream0</td>
<td align=left>
16 LSB of the FEC debug data for stream 0, clear on read</td></tr>
</table><p>
<A HREF="#RX_X4_Status3 Registers">Return to RX_X4_Status3: RX X4 Status 3 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status3_fec_dbg_erraH_0">RX_X4_Status3_fec_dbg_erraH_0 - "User FEC debug read data for stream 0[31:16]"</a></b><br>
Address Offset = 32'h0000_c185<br>
Physical Address = 32'h0000_c185<br>
Verilog CL45 Address = {`RX_X4_Status3_A, `fec_dbg_erraH_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status3_A, 4'h0}, `fec_dbg_erraH_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">dbg_errH_stream0</td>
<td align=left>
16 MSB of the FEC debug data for stream 0, clear on readContents are latched upon read of Fecdbg_edataL</td></tr>
</table><p>
<A HREF="#RX_X4_Status3 Registers">Return to RX_X4_Status3: RX X4 Status 3 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status3_fec_burst_err_statusL_0">RX_X4_Status3_fec_burst_err_statusL_0 - "fec burst error status lower 16 bits for stream 0"</a></b><br>
Address Offset = 32'h0000_c18a<br>
Physical Address = 32'h0000_c18a<br>
Verilog CL45 Address = {`RX_X4_Status3_A, `fec_burst_err_statusL_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status3_A, 4'h0}, `fec_burst_err_statusL_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">burst_err_statusL_stream0</td>
<td align=left>
16 LSB of the fec_burst_err_status for stream 0 <br>
bits mapping : <br>
Bit [15:0] : b21[15:0]<br>
Note: Bit 15 of Fec_burst_err_statusH register clears upon reading this register </td></tr>
</table><p>
<A HREF="#RX_X4_Status3 Registers">Return to RX_X4_Status3: RX X4 Status 3 Registers - rxp_common Table</A><p>
<H1><a NAME="RX_X4_Status4 Registers">RX_X4_Status4: RX X4 Status 4 Registers - rxp_common Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc190</td><td><A HREF="#RX_X4_Status4_fec_burst_err_statusH_0">RX_X4_Status4_fec_burst_err_statusH_0</A></td><td>"fec burst error status lower 16 bits for stream 0"</td></tr>
<tr>
<td align=center>0xc191</td><td><A HREF="#RX_X4_Status4_fec_CorrectedBlksL_0">RX_X4_Status4_fec_CorrectedBlksL_0</A></td><td>"FEC corrected blocks counter for stream 0 [15:0]"</td></tr>
<tr>
<td align=center>0xc192</td><td><A HREF="#RX_X4_Status4_fec_CorrectedBlksH_0">RX_X4_Status4_fec_CorrectedBlksH_0</A></td><td>"FEC corrected blocks counter for stream 0 [31:16]"</td></tr>
<tr>
<td align=center>0xc193</td><td><A HREF="#RX_X4_Status4_PrtpErrorCounter">RX_X4_Status4_PrtpErrorCounter</A></td><td>PRTP Error Count Register</td></tr>
<tr>
<td align=center>0xc194</td><td><A HREF="#RX_X4_Status4_PrtpStatus">RX_X4_Status4_PrtpStatus</A></td><td>PRTP Status Register</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="RX_X4_Status4_fec_burst_err_statusH_0">RX_X4_Status4_fec_burst_err_statusH_0 - "fec burst error status lower 16 bits for stream 0"</a></b><br>
Address Offset = 32'h0000_c190<br>
Physical Address = 32'h0000_c190<br>
Verilog CL45 Address = {`RX_X4_Status4_A, `fec_burst_err_statusH_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status4_A, 4'h0}, `fec_burst_err_statusH_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">burst_err_statusH_stream0</td>
<td align=left>
Note: This register is only valid in case of Correctable Error scenario.<br>
&nbsp &nbsp &nbsp In case of uncorrectable error case, This register may contain invalid data information. <br>
16 MSB of the fec_burst_err_status for stream 0 <br>
bits mapping : <br>
Bit 15: status updated <br>
Bit 8: 21-bit burst detected, but location failed pattern search<br>
Bit 7: pattern match passed<br>
Bit 6: Corrected alternate error<br>
Bit 5: Corrected error<br>
Bit [4:0] : b21[20:16]<br>
Note: Bit 15 clears upon reading Fec_burst_err_statusL register </td></tr>
</table><p>
<A HREF="#RX_X4_Status4 Registers">Return to RX_X4_Status4: RX X4 Status 4 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status4_fec_CorrectedBlksL_0">RX_X4_Status4_fec_CorrectedBlksL_0 - "FEC corrected blocks counter for stream 0 [15:0]"</a></b><br>
Address Offset = 32'h0000_c191<br>
Physical Address = 32'h0000_c191<br>
Verilog CL45 Address = {`RX_X4_Status4_A, `fec_CorrectedBlksL_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status4_A, 4'h0}, `fec_CorrectedBlksL_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>corCountL_stream0</td>
<td align=left>
16 LSB of the corrected blocks count for stream 0, clear on read</td></tr>
</table><p>
<A HREF="#RX_X4_Status4 Registers">Return to RX_X4_Status4: RX X4 Status 4 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status4_fec_CorrectedBlksH_0">RX_X4_Status4_fec_CorrectedBlksH_0 - "FEC corrected blocks counter for stream 0 [31:16]"</a></b><br>
Address Offset = 32'h0000_c192<br>
Physical Address = 32'h0000_c192<br>
Verilog CL45 Address = {`RX_X4_Status4_A, `fec_CorrectedBlksH_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status4_A, 4'h0}, `fec_CorrectedBlksH_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>corCountH_stream0</td>
<td align=left>
16 MSB of the corrected blocks count for stream 0, clear on readContents are latched upon read of corCountL</td></tr>
</table><p>
<A HREF="#RX_X4_Status4 Registers">Return to RX_X4_Status4: RX X4 Status 4 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status4_PrtpErrorCounter">RX_X4_Status4_PrtpErrorCounter - PRTP Error Count Register</a></b><br>
Address Offset = 32'h0000_c193<br>
Physical Address = 32'h0000_c193<br>
Verilog CL45 Address = {`RX_X4_Status4_A, `PrtpErrorCounter_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status4_A, 4'h0}, `PrtpErrorCounter_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>prtp_err_count</td>
<td align=left>
Pseudo Random Test Pattern block error count</td></tr>
</table><p>
<A HREF="#RX_X4_Status4 Registers">Return to RX_X4_Status4: RX X4 Status 4 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status4_PrtpStatus">RX_X4_Status4_PrtpStatus - PRTP Status Register</a></b><br>
Address Offset = 32'h0000_c194<br>
Physical Address = 32'h0000_c194<br>
Verilog CL45 Address = {`RX_X4_Status4_A, `PrtpStatus_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status4_A, 4'h0}, `PrtpStatus_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>prtp_lock</td>
<td align=left>
Pseudo Random Test Pattern (PRTP) is locked</td></tr>
</table><p>
<A HREF="#RX_X4_Status4 Registers">Return to RX_X4_Status4: RX X4 Status 4 Registers - rxp_common Table</A><p>
<H1><a NAME="RX_X4_Status5 Registers">RX_X4_Status5: RX X4 Status 5 Registers - rxp_common Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc1a0</td><td><A HREF="#RX_X4_Status5_fec_UncorrectedBlksL_0">RX_X4_Status5_fec_UncorrectedBlksL_0</A></td><td>"FEC uncorrected blocks counter for stream 0[15:0]"</td></tr>
<tr>
<td align=center>0xc1a1</td><td><A HREF="#RX_X4_Status5_fec_UncorrectedBlksH_0">RX_X4_Status5_fec_UncorrectedBlksH_0</A></td><td>"FEC uncorrected blocks counter for stream 0[31:16]"</td></tr>
<tr>
<td align=center>0xc1a2</td><td><A HREF="#RX_X4_Status5_skew_offsets_0">RX_X4_Status5_skew_offsets_0</A></td><td>"Rx relative Lane Skew for Virtual lane 0"</td></tr>
<tr>
<td align=center>0xc1a3</td><td><A HREF="#RX_X4_Status5_skew_offsets_1">RX_X4_Status5_skew_offsets_1</A></td><td>"Rx relative Lane Skew for Virtual lane 1"</td></tr>
<tr>
<td align=center>0xc1a4</td><td><A HREF="#RX_X4_Status5_skew_offsets_2">RX_X4_Status5_skew_offsets_2</A></td><td>"Rx relative Lane Skew for Virtual lane 2"</td></tr>
<tr>
<td align=center>0xc1a5</td><td><A HREF="#RX_X4_Status5_skew_offsets_3">RX_X4_Status5_skew_offsets_3</A></td><td>"Rx relative Lane Skew for Virtual lane 3"</td></tr>
<tr>
<td align=center>0xc1a6</td><td><A HREF="#RX_X4_Status5_skew_offsets_4">RX_X4_Status5_skew_offsets_4</A></td><td>"Rx relative Lane Skew for Virtual lane 4"</td></tr>
<tr>
<td align=center>0xc1a7</td><td><A HREF="#RX_X4_Status5_am_ts_info_0">RX_X4_Status5_am_ts_info_0</A></td><td>"Rx relative Lane Skew for Virtual lane 0"</td></tr>
<tr>
<td align=center>0xc1a8</td><td><A HREF="#RX_X4_Status5_am_ts_info_1">RX_X4_Status5_am_ts_info_1</A></td><td>"Rx relative Lane Skew for Virtual lane 1"</td></tr>
<tr>
<td align=center>0xc1a9</td><td><A HREF="#RX_X4_Status5_am_ts_info_2">RX_X4_Status5_am_ts_info_2</A></td><td>"Rx relative Lane Skew for Virtual lane 2"</td></tr>
<tr>
<td align=center>0xc1aa</td><td><A HREF="#RX_X4_Status5_am_ts_info_3">RX_X4_Status5_am_ts_info_3</A></td><td>"Rx relative Lane Skew for Virtual lane 3"</td></tr>
<tr>
<td align=center>0xc1ab</td><td><A HREF="#RX_X4_Status5_am_ts_info_4">RX_X4_Status5_am_ts_info_4</A></td><td>"Rx relative Lane Skew for Virtual lane 4"</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="RX_X4_Status5_fec_UncorrectedBlksL_0">RX_X4_Status5_fec_UncorrectedBlksL_0 - "FEC uncorrected blocks counter for stream 0[15:0]"</a></b><br>
Address Offset = 32'h0000_c1a0<br>
Physical Address = 32'h0000_c1a0<br>
Verilog CL45 Address = {`RX_X4_Status5_A, `fec_UncorrectedBlksL_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status5_A, 4'h0}, `fec_UncorrectedBlksL_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>uncorCountL_stream0</td>
<td align=left>
16 LSB of the uncorrected blocks count for stream 0, clear on read</td></tr>
</table><p>
<A HREF="#RX_X4_Status5 Registers">Return to RX_X4_Status5: RX X4 Status 5 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status5_fec_UncorrectedBlksH_0">RX_X4_Status5_fec_UncorrectedBlksH_0 - "FEC uncorrected blocks counter for stream 0[31:16]"</a></b><br>
Address Offset = 32'h0000_c1a1<br>
Physical Address = 32'h0000_c1a1<br>
Verilog CL45 Address = {`RX_X4_Status5_A, `fec_UncorrectedBlksH_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status5_A, 4'h0}, `fec_UncorrectedBlksH_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>uncorCountH_stream0</td>
<td align=left>
16 MSB of the uncorrected blocks count for stream 0, clear on readContents are latched upon read of uncorCountL</td></tr>
</table><p>
<A HREF="#RX_X4_Status5 Registers">Return to RX_X4_Status5: RX X4 Status 5 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status5_skew_offsets_0">RX_X4_Status5_skew_offsets_0 - "Rx relative Lane Skew for Virtual lane 0"</a></b><br>
Address Offset = 32'h0000_c1a2<br>
Physical Address = 32'h0000_c1a2<br>
Verilog CL45 Address = {`RX_X4_Status5_A, `skew_offsets_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status5_A, 4'h0}, `skew_offsets_0_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">deskew_ts_info_valid_0</td>
<td align=left>
Indicates that the aligment marker based time-stamp info is valid and ready to be accessed by SW.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:07</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">am_ts_fclk_adjust_value_0</td>
<td align=left>
Offset in blocks (66b or 80b) within Deskew</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">am_slip_count_0</td>
<td align=left>
Offset in bits</td></tr>
</table><p>
<A HREF="#RX_X4_Status5 Registers">Return to RX_X4_Status5: RX X4 Status 5 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status5_skew_offsets_1">RX_X4_Status5_skew_offsets_1 - "Rx relative Lane Skew for Virtual lane 1"</a></b><br>
Address Offset = 32'h0000_c1a3<br>
Physical Address = 32'h0000_c1a3<br>
Verilog CL45 Address = {`RX_X4_Status5_A, `skew_offsets_1_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status5_A, 4'h0}, `skew_offsets_1_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">deskew_ts_info_valid_1</td>
<td align=left>
Indicates that the aligment marker based time-stamp info is valid and ready to be accessed by SW.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:07</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">am_ts_fclk_adjust_value_1</td>
<td align=left>
Offset in blocks (66b or 80b) within Deskew</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">am_slip_count_1</td>
<td align=left>
Offset in bits</td></tr>
</table><p>
<A HREF="#RX_X4_Status5 Registers">Return to RX_X4_Status5: RX X4 Status 5 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status5_skew_offsets_2">RX_X4_Status5_skew_offsets_2 - "Rx relative Lane Skew for Virtual lane 2"</a></b><br>
Address Offset = 32'h0000_c1a4<br>
Physical Address = 32'h0000_c1a4<br>
Verilog CL45 Address = {`RX_X4_Status5_A, `skew_offsets_2_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status5_A, 4'h0}, `skew_offsets_2_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">deskew_ts_info_valid_2</td>
<td align=left>
Indicates that the aligment marker based time-stamp info is valid and ready to be accessed by SW.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:07</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">am_ts_fclk_adjust_value_2</td>
<td align=left>
Offset in blocks (66b or 80b) within Deskew</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">am_slip_count_2</td>
<td align=left>
Offset in bits</td></tr>
</table><p>
<A HREF="#RX_X4_Status5 Registers">Return to RX_X4_Status5: RX X4 Status 5 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status5_skew_offsets_3">RX_X4_Status5_skew_offsets_3 - "Rx relative Lane Skew for Virtual lane 3"</a></b><br>
Address Offset = 32'h0000_c1a5<br>
Physical Address = 32'h0000_c1a5<br>
Verilog CL45 Address = {`RX_X4_Status5_A, `skew_offsets_3_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status5_A, 4'h0}, `skew_offsets_3_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">deskew_ts_info_valid_3</td>
<td align=left>
Indicates that the aligment marker based time-stamp info is valid and ready to be accessed by SW.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:07</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">am_ts_fclk_adjust_value_3</td>
<td align=left>
Offset in blocks (66b or 80b) within Deskew</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">am_slip_count_3</td>
<td align=left>
Offset in bits</td></tr>
</table><p>
<A HREF="#RX_X4_Status5 Registers">Return to RX_X4_Status5: RX X4 Status 5 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status5_skew_offsets_4">RX_X4_Status5_skew_offsets_4 - "Rx relative Lane Skew for Virtual lane 4"</a></b><br>
Address Offset = 32'h0000_c1a6<br>
Physical Address = 32'h0000_c1a6<br>
Verilog CL45 Address = {`RX_X4_Status5_A, `skew_offsets_4_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status5_A, 4'h0}, `skew_offsets_4_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">deskew_ts_info_valid_4</td>
<td align=left>
Indicates that the aligment marker based time-stamp info is valid and ready to be accessed by SW.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:07</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">am_ts_fclk_adjust_value_4</td>
<td align=left>
Offset in blocks (66b or 80b) within Deskew</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">am_slip_count_4</td>
<td align=left>
Offset in bits</td></tr>
</table><p>
<A HREF="#RX_X4_Status5 Registers">Return to RX_X4_Status5: RX X4 Status 5 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status5_am_ts_info_0">RX_X4_Status5_am_ts_info_0 - "Rx relative Lane Skew for Virtual lane 0"</a></b><br>
Address Offset = 32'h0000_c1a7<br>
Physical Address = 32'h0000_c1a7<br>
Verilog CL45 Address = {`RX_X4_Status5_A, `am_ts_info_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status5_A, 4'h0}, `am_ts_info_0_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">base_ts_ns_0</td>
<td align=left>
Indicates the Rx base timestamp(in nano seconds) for AM timestamp calculation</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">base_ts_sub_ns_0</td>
<td align=left>
Indicates the sub-nano part of the Rx base timestamp used for AM timestamp calculation</td></tr>
</table><p>
<A HREF="#RX_X4_Status5 Registers">Return to RX_X4_Status5: RX X4 Status 5 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status5_am_ts_info_1">RX_X4_Status5_am_ts_info_1 - "Rx relative Lane Skew for Virtual lane 1"</a></b><br>
Address Offset = 32'h0000_c1a8<br>
Physical Address = 32'h0000_c1a8<br>
Verilog CL45 Address = {`RX_X4_Status5_A, `am_ts_info_1_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status5_A, 4'h0}, `am_ts_info_1_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">base_ts_ns_1</td>
<td align=left>
Indicates the Rx base timestamp(in nano seconds) for AM timestamp calculation</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">base_ts_sub_ns_1</td>
<td align=left>
Indicates the sub-nano part of the Rx base timestamp used for AM timestamp calculation</td></tr>
</table><p>
<A HREF="#RX_X4_Status5 Registers">Return to RX_X4_Status5: RX X4 Status 5 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status5_am_ts_info_2">RX_X4_Status5_am_ts_info_2 - "Rx relative Lane Skew for Virtual lane 2"</a></b><br>
Address Offset = 32'h0000_c1a9<br>
Physical Address = 32'h0000_c1a9<br>
Verilog CL45 Address = {`RX_X4_Status5_A, `am_ts_info_2_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status5_A, 4'h0}, `am_ts_info_2_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">base_ts_ns_2</td>
<td align=left>
Indicates the Rx base timestamp(in nano seconds) for AM timestamp calculation</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">base_ts_sub_ns_2</td>
<td align=left>
Indicates the sub-nano part of the Rx base timestamp used for AM timestamp calculation</td></tr>
</table><p>
<A HREF="#RX_X4_Status5 Registers">Return to RX_X4_Status5: RX X4 Status 5 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status5_am_ts_info_3">RX_X4_Status5_am_ts_info_3 - "Rx relative Lane Skew for Virtual lane 3"</a></b><br>
Address Offset = 32'h0000_c1aa<br>
Physical Address = 32'h0000_c1aa<br>
Verilog CL45 Address = {`RX_X4_Status5_A, `am_ts_info_3_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status5_A, 4'h0}, `am_ts_info_3_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">base_ts_ns_3</td>
<td align=left>
Indicates the Rx base timestamp(in nano seconds) for AM timestamp calculation</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">base_ts_sub_ns_3</td>
<td align=left>
Indicates the sub-nano part of the Rx base timestamp used for AM timestamp calculation</td></tr>
</table><p>
<A HREF="#RX_X4_Status5 Registers">Return to RX_X4_Status5: RX X4 Status 5 Registers - rxp_common Table</A><p>
<b><a NAME="RX_X4_Status5_am_ts_info_4">RX_X4_Status5_am_ts_info_4 - "Rx relative Lane Skew for Virtual lane 4"</a></b><br>
Address Offset = 32'h0000_c1ab<br>
Physical Address = 32'h0000_c1ab<br>
Verilog CL45 Address = {`RX_X4_Status5_A, `am_ts_info_4_Adr}<br>
Verilog CL22 Address = {`RX_X4_Status5_A, 4'h0}, `am_ts_info_4_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">base_ts_ns_4</td>
<td align=left>
Indicates the Rx base timestamp(in nano seconds) for AM timestamp calculation</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">base_ts_sub_ns_4</td>
<td align=left>
Indicates the sub-nano part of the Rx base timestamp used for AM timestamp calculation</td></tr>
</table><p>
<A HREF="#RX_X4_Status5 Registers">Return to RX_X4_Status5: RX X4 Status 5 Registers - rxp_common Table</A><p>
<H1><a NAME="RX_X4_TEST_Status0 Registers">RX_X4_TEST_Status0: RX X4 TEST Status 0 Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc1b0</td><td><A HREF="#RX_X4_TEST_Status0_cl82_scridle_test_err">RX_X4_TEST_Status0_cl82_scridle_test_err</A></td><td>CL82 Scrambled IDLE test Error register</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="RX_X4_TEST_Status0_cl82_scridle_test_err">RX_X4_TEST_Status0_cl82_scridle_test_err - CL82 Scrambled IDLE test Error register</a></b><br>
Address Offset = 32'h0000_c1b0<br>
Physical Address = 32'h0000_c1b0<br>
Verilog CL45 Address = {`RX_X4_TEST_Status0_A, `cl82_scridle_test_err_Adr}<br>
Verilog CL22 Address = {`RX_X4_TEST_Status0_A, 4'h0}, `cl82_scridle_test_err_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>cl82_scridle_test_err</td>
<td align=left>
CL82 Scrambled IDLE Test Error counter</td></tr>
</table><p>
<A HREF="#RX_X4_TEST_Status0 Registers">Return to RX_X4_TEST_Status0: RX X4 TEST Status 0 Registers Table</A><p>
<H1><a NAME="AN_X4_ABILITIES Registers">AN_X4_ABILITIES: CL73 Abilities Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc1c0</td><td><A HREF="#AN_X4_ABILITIES_cl73_cfg">AN_X4_ABILITIES_cl73_cfg</A></td><td>CL73 Auto Neg Config Reg</td></tr>
<tr>
<td align=center>0xc1c1</td><td><A HREF="#AN_X4_ABILITIES_ld_up1_abilities_0">AN_X4_ABILITIES_ld_up1_abilities_0</A></td><td>Local Device UP1 ABILITIES REG 0</td></tr>
<tr>
<td align=center>0xc1c2</td><td><A HREF="#AN_X4_ABILITIES_ld_up1_abilities_1">AN_X4_ABILITIES_ld_up1_abilities_1</A></td><td>Local Device UP1 ABILITIES REG 1</td></tr>
<tr>
<td align=center>0xc1c3</td><td><A HREF="#AN_X4_ABILITIES_ld_base_abilities_0">AN_X4_ABILITIES_ld_base_abilities_0</A></td><td>Local Device BASE ABILITIES REG 0</td></tr>
<tr>
<td align=center>0xc1c4</td><td><A HREF="#AN_X4_ABILITIES_ld_base_abilities_1">AN_X4_ABILITIES_ld_base_abilities_1</A></td><td>Local Device BASE ABILITIES REG 1</td></tr>
<tr>
<td align=center>0xc1c5</td><td><A HREF="#AN_X4_ABILITIES_ld_bam_abilities">AN_X4_ABILITIES_ld_bam_abilities</A></td><td>Local Device BAM ABILITIES</td></tr>
<tr>
<td align=center>0xc1c6</td><td><A HREF="#AN_X4_ABILITIES_cl73_controls">AN_X4_ABILITIES_cl73_controls</A></td><td>CL73 AN MISC CONTROLS</td></tr>
<tr>
<td align=center>0xc1c7</td><td><A HREF="#AN_X4_ABILITIES_ld_base_abilities_2">AN_X4_ABILITIES_ld_base_abilities_2</A></td><td>Local Device BASE ABILITIES REG 2</td></tr>
<tr>
<td align=center>0xc1c8</td><td><A HREF="#AN_X4_ABILITIES_ld_base_abilities_3">AN_X4_ABILITIES_ld_base_abilities_3</A></td><td>Local Device BASE ABILITIES REG 3</td></tr>
<tr>
<td align=center>0xc1cb</td><td><A HREF="#AN_X4_ABILITIES_sw_an_base_page_0">AN_X4_ABILITIES_sw_an_base_page_0</A></td><td>SW AN Base Page 0</td></tr>
<tr>
<td align=center>0xc1cc</td><td><A HREF="#AN_X4_ABILITIES_sw_an_base_page_1">AN_X4_ABILITIES_sw_an_base_page_1</A></td><td>SW AN Base Page 1</td></tr>
<tr>
<td align=center>0xc1cd</td><td><A HREF="#AN_X4_ABILITIES_sw_an_base_page_2">AN_X4_ABILITIES_sw_an_base_page_2</A></td><td>SW AN Base Page 2</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="AN_X4_ABILITIES_cl73_cfg">AN_X4_ABILITIES_cl73_cfg - CL73 Auto Neg Config Reg</a></b><br>
Address Offset = 32'h0000_c1c0<br>
Physical Address = 32'h0000_c1c0<br>
Verilog CL45 Address = {`AN_X4_ABILITIES_A, `cl73_cfg_Adr}<br>
Verilog CL22 Address = {`AN_X4_ABILITIES_A, 4'h0}, `cl73_cfg_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>disable_remote_fault</td>
<td align=left>
Disable the Remote Fault Reporting<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>num_advertised_lanes</td>
<td align=left>
Defines the number of lanes that are available via the advertised pages<br>
SW must set this field before enabling AN<br>
0: one lane<br>
1: two lanes<br>
2: four lanes<br>
3: eight lanes<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cl73_bam_enable</td>
<td align=left>
Broadcom CL73 Auto-Negotiation Mode Enable<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>MSA_Fec_Mapping</td>
<td align=left>
Controls mapping of CL91_REQ_EN and CL74_REQ_EN bits onto the UP-1 page.<br>
The 25G/50G MSA places these fields in bits 42 (CL91_REQ_EN) and 43 (CL74_REQ_EN).<br>
The BAM mode places these fields in bits 43 (CL91_REQ_EN) and 44 (CL74_REQ_EN).<br>
When this bit is a one (1'b1), the MSA bit positions are used.<br>
When this bit is a zero (1'b0), the BAM bit positions are used.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cl73_enable</td>
<td align=left>
IEEE CL73 Auto-Negotiation Mode Enable<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cl73_nonce_match_over</td>
<td align=left>
Clause 73 nonce match over-ride</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cl73_nonce_match_val</td>
<td align=left>
Clause 73 nonce match value</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cl73_an_restart</td>
<td align=left>
CL73 Auto-Negotiation Restart<br>
A transition from zero to one on this bit will restart CL73 AN<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#AN_X4_ABILITIES Registers">Return to AN_X4_ABILITIES: CL73 Abilities Registers Table</A><p>
<b><a NAME="AN_X4_ABILITIES_ld_up1_abilities_0">AN_X4_ABILITIES_ld_up1_abilities_0 - Local Device UP1 ABILITIES REG 0</a></b><br>
Address Offset = 32'h0000_c1c1<br>
Physical Address = 32'h0000_c1c1<br>
Verilog CL45 Address = {`AN_X4_ABILITIES_A, `ld_up1_abilities_0_Adr}<br>
Verilog CL22 Address = {`AN_X4_ABILITIES_A, 4'h0}, `ld_up1_abilities_0_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_50G_BRCM_FEC_544_CR2_KR2</td>
<td align=left>
UP1 Page bit 26<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">SPEED_SPARE_19</td>
<td align=left>
UP1 Page bit 27<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">SPEED_SPARE_22</td>
<td align=left>
UP1 Page bit 38<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_50G_BRCM_FEC_544_CR1_KR1</td>
<td align=left>
UP1 Page bit 28<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_50G_BRCM_NO_FEC_CR1_KR1</td>
<td align=left>
UP1 Page bit 29<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_50G_BRCM_FEC_528_CR1_KR1</td>
<td align=left>
UP1 Page bit 30<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_50G_CR4</td>
<td align=left>
 UP1 Page Bit 33<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_50G_KR4</td>
<td align=left>
 UP1 Page Bit 32<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_50G_CR2</td>
<td align=left>
 UP1 Page Bit 25<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_50G_KR2</td>
<td align=left>
 UP1 Page Bit 24<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_400G_BRCM_NO_FEC_KR8_CR8</td>
<td align=left>
UP1 Page Bit 31</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_400G_BRCM_FEC_KR8_CR8</td>
<td align=left>
UP1 Page Bit 34</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_40G_CR2</td>
<td align=left>
 UP1 Page Bit 23<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_40G_KR2</td>
<td align=left>
 UP1 Page Bit 22<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_20G_CR2</td>
<td align=left>
 UP1 Page Bit 17<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_20G_KR2</td>
<td align=left>
 UP1 Page Bit 16<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#AN_X4_ABILITIES Registers">Return to AN_X4_ABILITIES: CL73 Abilities Registers Table</A><p>
<b><a NAME="AN_X4_ABILITIES_ld_up1_abilities_1">AN_X4_ABILITIES_ld_up1_abilities_1 - Local Device UP1 ABILITIES REG 1</a></b><br>
Address Offset = 32'h0000_c1c2<br>
Physical Address = 32'h0000_c1c2<br>
Verilog CL45 Address = {`AN_X4_ABILITIES_A, `ld_up1_abilities_1_Adr}<br>
Verilog CL22 Address = {`AN_X4_ABILITIES_A, 4'h0}, `ld_up1_abilities_1_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">cl74_req</td>
<td align=left>
UP1 CL74 request and enable for 25/50G MSA upper bit is for request of CL74 and lower is to enable LD's CL74<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">RS_FEC_req</td>
<td align=left>
UP1 RS_FEC request and enable for 25/50G MSA upper bit is for request of RS_FEC and lower is to enable LD's RS_FEC<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_200G_BRCM_NO_FEC_KR4_CR4</td>
<td align=left>
UP1 Page Bit 35<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_200G_BRCM_KR4_CR4</td>
<td align=left>
UP1 Page Bit 36<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_100G_BRCM_KR4_CR4</td>
<td align=left>
UP1 Page Bit 37<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_100G_BRCM_FEC_528_KR2_CR2</td>
<td align=left>
UP1 Page Bit 39<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_100G_BRCM_NO_FEC_KR2_CR2</td>
<td align=left>
UP1 Page Bit 45<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_100G_BRCM_NO_FEC_X4</td>
<td align=left>
UP1 Page Bit 46<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_25G_CR1</td>
<td align=left>
 UP1 Page Bit 21<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_25G_KR1</td>
<td align=left>
 UP1 Page Bit 20<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_20G_CR1</td>
<td align=left>
 UP1 Page Bit 19<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BAM_20G_KR1</td>
<td align=left>
 UP1 Page Bit 18<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#AN_X4_ABILITIES Registers">Return to AN_X4_ABILITIES: CL73 Abilities Registers Table</A><p>
<b><a NAME="AN_X4_ABILITIES_ld_base_abilities_0">AN_X4_ABILITIES_ld_base_abilities_0 - Local Device BASE ABILITIES REG 0</a></b><br>
Address Offset = 32'h0000_c1c3<br>
Physical Address = 32'h0000_c1c3<br>
Verilog CL45 Address = {`AN_X4_ABILITIES_A, `ld_base_abilities_0_Adr}<br>
Verilog CL22 Address = {`AN_X4_ABILITIES_A, 4'h0}, `ld_base_abilities_0_A<br>
Reset Value = 16'h02a1<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">tx_nonce</td>
<td align=left>
First CL73 nonce to be transmitted.<br>
Reset value is 0x15.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">cl73_base_selector</td>
<td align=left>
IEEE Annex 28A Message Selector<br>
<br>
Sent in CL73 base page.<br>
0x0 = <i>RESERVED</i><br>
0x1 = <i>VALUE_802p3</i><br>
0x2 = <i>VALUE_802p9</i><br>
0x3 = <i>VALUE_802p5</i><br>
0x4 = <i>VALUE_1394</i><br>
Reset value is VALUE_802p3.</td></tr>
</table><p>
<A HREF="#AN_X4_ABILITIES Registers">Return to AN_X4_ABILITIES: CL73 Abilities Registers Table</A><p>
<b><a NAME="AN_X4_ABILITIES_ld_base_abilities_1">AN_X4_ABILITIES_ld_base_abilities_1 - Local Device BASE ABILITIES REG 1</a></b><br>
Address Offset = 32'h0000_c1c4<br>
Physical Address = 32'h0000_c1c4<br>
Verilog CL45 Address = {`AN_X4_ABILITIES_A, `ld_base_abilities_1_Adr}<br>
Verilog CL22 Address = {`AN_X4_ABILITIES_A, 4'h0}, `ld_base_abilities_1_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_25G_CRS_KRS</td>
<td align=left>
Base Page Bit A9</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_25G_CR_KR</td>
<td align=left>
Base Page Bit A10</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_25G_RS_FEC_REQ</td>
<td align=left>
Base Page Bit F2</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_25G_BASE_R_FEC_REQ</td>
<td align=left>
Base Page Bit F3</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">cl73_remote_fault</td>
<td align=left>
CL73 AN Advertisement Register (7.16.13) Remote Fault field. <br>
Specifies whether the Remote Fault field should be set in the CL73 base pages that are transmitted. <br>
0 = no fault <br>
1 = fault </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">next_page</td>
<td align=left>
Next Page ability bit.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">fec_req</td>
<td align=left>
Forward Error Correction<br>
These represent Base Page Bits F1:F0<br>
If neither device requests FEC, then FEC is not done.<br>
0x0 = <i>FEC_not_supported</i><br>
0x1 = <i>FEC_supported_but_not_requested</i><br>
0x2 = <i>invalid_setting</i><br>
0x3 = <i>FEC_supported_and_requested</i><br>
Reset value is FEC_not_supported.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">cl73_pause</td>
<td align=left>
Pause Ability[7:6]<br>
<br>
0x0 = <i>No_PAUSE_ability</i><br>
0x2 = <i>Asymmetric_toward_link_partner_PAUSE_ability</i><br>
0x1 = <i>Symmetric_PAUSE_ability</i><br>
0x3 = <i>Both_symmetric_and_asymmetric_toward_local_device_PAUSE_ability</i><br>
Reset value is No_PAUSE_ability.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_100G_CR4</td>
<td align=left>
 Base Page Bit A8<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_100G_KR4</td>
<td align=left>
 Base Page Bit A7<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_40G_CR4</td>
<td align=left>
 Base Page Bit A4<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_40G_KR4</td>
<td align=left>
 Base page Bit A3<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_10G_KR1</td>
<td align=left>
 Base Page Bit A2<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#AN_X4_ABILITIES Registers">Return to AN_X4_ABILITIES: CL73 Abilities Registers Table</A><p>
<b><a NAME="AN_X4_ABILITIES_ld_bam_abilities">AN_X4_ABILITIES_ld_bam_abilities - Local Device BAM ABILITIES</a></b><br>
Address Offset = 32'h0000_c1c5<br>
Physical Address = 32'h0000_c1c5<br>
Verilog CL45 Address = {`AN_X4_ABILITIES_A, `ld_bam_abilities_Adr}<br>
Verilog CL22 Address = {`AN_X4_ABILITIES_A, 4'h0}, `ld_bam_abilities_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:09</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">cl73_bam_code</td>
<td align=left>
BAM code<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#AN_X4_ABILITIES Registers">Return to AN_X4_ABILITIES: CL73 Abilities Registers Table</A><p>
<b><a NAME="AN_X4_ABILITIES_cl73_controls">AN_X4_ABILITIES_cl73_controls - CL73 AN MISC CONTROLS</a></b><br>
Address Offset = 32'h0000_c1c6<br>
Physical Address = 32'h0000_c1c6<br>
Verilog CL45 Address = {`AN_X4_ABILITIES_A, `cl73_controls_Adr}<br>
Verilog CL22 Address = {`AN_X4_ABILITIES_A, 4'h0}, `cl73_controls_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>an_fail_count_limit</td>
<td align=left>
 Number of times AN may retry after AN failure<br>
 It indicates the max value of an_fail_count register</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>linkFailTimerQual_en</td>
<td align=left>
Wait for long enough to link_fail_inhibit_timer to expire.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>linkFailTimer_dis</td>
<td align=left>
Ignore link_fail_inhibit timer.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>an_good_check_trap</td>
<td align=left>
Trap the TLA_SEQUENCER in its AN_GOOD_CHECK state.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>an_good_trap</td>
<td align=left>
Trap the TLA_SEQUENCER in its AN_GOOD state.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#AN_X4_ABILITIES Registers">Return to AN_X4_ABILITIES: CL73 Abilities Registers Table</A><p>
<b><a NAME="AN_X4_ABILITIES_ld_base_abilities_2">AN_X4_ABILITIES_ld_base_abilities_2 - Local Device BASE ABILITIES REG 2</a></b><br>
Address Offset = 32'h0000_c1c7<br>
Physical Address = 32'h0000_c1c7<br>
Verilog CL45 Address = {`AN_X4_ABILITIES_A, `ld_base_abilities_2_Adr}<br>
Verilog CL22 Address = {`AN_X4_ABILITIES_A, 4'h0}, `ld_base_abilities_2_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:07</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_50G_KR_CR_SEL</td>
<td align=left>
 Base page 50G KR/CR bit position within the Abilities Field of the Base Page<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_50G_KR_CR_EN</td>
<td align=left>
 Enable Base page 50G KR/CR bit position<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_100G_KR2_CR2_SEL</td>
<td align=left>
 Base page 100G KR2/CR2 bit position within the Abilities Field of the Base Page<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_100G_KR2_CR2_EN</td>
<td align=left>
 Enable Base page 100G KR2/CR2 bit position<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#AN_X4_ABILITIES Registers">Return to AN_X4_ABILITIES: CL73 Abilities Registers Table</A><p>
<b><a NAME="AN_X4_ABILITIES_ld_base_abilities_3">AN_X4_ABILITIES_ld_base_abilities_3 - Local Device BASE ABILITIES REG 3</a></b><br>
Address Offset = 32'h0000_c1c8<br>
Physical Address = 32'h0000_c1c8<br>
Verilog CL45 Address = {`AN_X4_ABILITIES_A, `ld_base_abilities_3_Adr}<br>
Verilog CL22 Address = {`AN_X4_ABILITIES_A, 4'h0}, `ld_base_abilities_3_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_200G_KR4_CR4_SEL</td>
<td align=left>
Base page 200G KR4_CR4 bit position within the Abilities Field of the Base Page<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">BASE_200G_KR4_CR4_EN</td>
<td align=left>
Enable Base page 200G KR4_CR4 bit position</td></tr>
</table><p>
<A HREF="#AN_X4_ABILITIES Registers">Return to AN_X4_ABILITIES: CL73 Abilities Registers Table</A><p>
<b><a NAME="AN_X4_ABILITIES_sw_an_base_page_0">AN_X4_ABILITIES_sw_an_base_page_0 - SW AN Base Page 0</a></b><br>
Address Offset = 32'h0000_c1cb<br>
Physical Address = 32'h0000_c1cb<br>
Verilog CL45 Address = {`AN_X4_ABILITIES_A, `sw_an_base_page_0_Adr}<br>
Verilog CL22 Address = {`AN_X4_ABILITIES_A, 4'h0}, `sw_an_base_page_0_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">sw_an_bp_0</td>
<td align=left>
LOCAL DEVICE PAGE 2 FIELD</td></tr>
</table><p>
<A HREF="#AN_X4_ABILITIES Registers">Return to AN_X4_ABILITIES: CL73 Abilities Registers Table</A><p>
<b><a NAME="AN_X4_ABILITIES_sw_an_base_page_1">AN_X4_ABILITIES_sw_an_base_page_1 - SW AN Base Page 1</a></b><br>
Address Offset = 32'h0000_c1cc<br>
Physical Address = 32'h0000_c1cc<br>
Verilog CL45 Address = {`AN_X4_ABILITIES_A, `sw_an_base_page_1_Adr}<br>
Verilog CL22 Address = {`AN_X4_ABILITIES_A, 4'h0}, `sw_an_base_page_1_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">sw_an_bp_1</td>
<td align=left>
LOCAL DEVICE PAGE 1 FIELD</td></tr>
</table><p>
<A HREF="#AN_X4_ABILITIES Registers">Return to AN_X4_ABILITIES: CL73 Abilities Registers Table</A><p>
<b><a NAME="AN_X4_ABILITIES_sw_an_base_page_2">AN_X4_ABILITIES_sw_an_base_page_2 - SW AN Base Page 2</a></b><br>
Address Offset = 32'h0000_c1cd<br>
Physical Address = 32'h0000_c1cd<br>
Verilog CL45 Address = {`AN_X4_ABILITIES_A, `sw_an_base_page_2_Adr}<br>
Verilog CL22 Address = {`AN_X4_ABILITIES_A, 4'h0}, `sw_an_base_page_2_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">sw_an_bp_2</td>
<td align=left>
LOCAL DEVICE PAGE 0 FIELD</td></tr>
</table><p>
<A HREF="#AN_X4_ABILITIES Registers">Return to AN_X4_ABILITIES: CL73 Abilities Registers Table</A><p>
<H1><a NAME="AN_X4_STATUS Registers">AN_X4_STATUS: CL73 Status Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc1d0</td><td><A HREF="#AN_X4_STATUS_r_cl73_status">AN_X4_STATUS_r_cl73_status</A></td><td>"R_CL73 Status "</td></tr>
<tr>
<td align=center>0xc1d1</td><td><A HREF="#AN_X4_STATUS_pxng_status">AN_X4_STATUS_pxng_status</A></td><td>"CL73_PXNG Status "</td></tr>
<tr>
<td align=center>0xc1d2</td><td><A HREF="#AN_X4_STATUS_pseq_status">AN_X4_STATUS_pseq_status</A></td><td>"CL73_PSEQ Status "</td></tr>
<tr>
<td align=center>0xc1d3</td><td><A HREF="#AN_X4_STATUS_lp_base1">AN_X4_STATUS_lp_base1</A></td><td>"PSEQ LP Base page 1 "</td></tr>
<tr>
<td align=center>0xc1d4</td><td><A HREF="#AN_X4_STATUS_lp_base2">AN_X4_STATUS_lp_base2</A></td><td>"PSEQ LP Base page 2 "</td></tr>
<tr>
<td align=center>0xc1d5</td><td><A HREF="#AN_X4_STATUS_lp_base3">AN_X4_STATUS_lp_base3</A></td><td>"PSEQ LP Base page 3 "</td></tr>
<tr>
<td align=center>0xc1d6</td><td><A HREF="#AN_X4_STATUS_lp_MP5_lower">AN_X4_STATUS_lp_MP5_lower</A></td><td>"PSEQ LP MP5 Lower 16 bits"</td></tr>
<tr>
<td align=center>0xc1d7</td><td><A HREF="#AN_X4_STATUS_lp_MP5_middle">AN_X4_STATUS_lp_MP5_middle</A></td><td>"PSEQ LP MP5 Middle 16 bits"</td></tr>
<tr>
<td align=center>0xc1d8</td><td><A HREF="#AN_X4_STATUS_lp_MP5_upper">AN_X4_STATUS_lp_MP5_upper</A></td><td>"PSEQ LP MP5 Upper 16 bits"</td></tr>
<tr>
<td align=center>0xc1d9</td><td><A HREF="#AN_X4_STATUS_lp_UP_lower">AN_X4_STATUS_lp_UP_lower</A></td><td>"PSEQ LP User Page Lower 16 bits"</td></tr>
<tr>
<td align=center>0xc1da</td><td><A HREF="#AN_X4_STATUS_lp_UP_middle">AN_X4_STATUS_lp_UP_middle</A></td><td>"PSEQ LP User Page Middle 16 bits"</td></tr>
<tr>
<td align=center>0xc1db</td><td><A HREF="#AN_X4_STATUS_lp_UP_upper">AN_X4_STATUS_lp_UP_upper</A></td><td>"PSEQ LP User Page Upper 16 bits"</td></tr>
<tr>
<td align=center>0xc1dc</td><td><A HREF="#AN_X4_STATUS_res_err">AN_X4_STATUS_res_err</A></td><td>"RES ERR"</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="AN_X4_STATUS_r_cl73_status">AN_X4_STATUS_r_cl73_status - "R_CL73 Status "</a></b><br>
Address Offset = 32'h0000_c1d0<br>
Physical Address = 32'h0000_c1d0<br>
Verilog CL45 Address = {`AN_X4_STATUS_A, `r_cl73_status_Adr}<br>
Verilog CL22 Address = {`AN_X4_STATUS_A, 4'h0}, `r_cl73_status_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>cl73_fifo_full</td>
<td align=left>
CL73 Fifo Full. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>dme_locked</td>
<td align=left>
Locked on DME signal. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>pulse_too_short</td>
<td align=left>
Too short DME pulse detected. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>pulse_too_moderate</td>
<td align=left>
Too moderate DME pulse detected. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>pulse_too_long</td>
<td align=left>
Too long DME pulse detected. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>page_too_short</td>
<td align=left>
Too short DME page detected. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>page_too_long</td>
<td align=left>
Too long DME page detected. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>clk_trans_miss</td>
<td align=left>
Missing DME clock transition detected. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>dme_mv_pair</td>
<td align=left>
DME Delimiter detected. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>dme_page</td>
<td align=left>
Valid DME page received. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>dme_state</td>
<td align=left>
DME Receive State. </td></tr>
</table><p>
<A HREF="#AN_X4_STATUS Registers">Return to AN_X4_STATUS: CL73 Status Registers Table</A><p>
<b><a NAME="AN_X4_STATUS_pxng_status">AN_X4_STATUS_pxng_status - "CL73_PXNG Status "</a></b><br>
Address Offset = 32'h0000_c1d1<br>
Physical Address = 32'h0000_c1d1<br>
Verilog CL45 Address = {`AN_X4_STATUS_A, `pxng_status_Adr}<br>
Verilog CL22 Address = {`AN_X4_STATUS_A, 4'h0}, `pxng_status_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:09</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>an_good_check</td>
<td align=left>
PXNG AN_GOOD_CHECK state. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>next_page_wait</td>
<td align=left>
PXNG NEXT_PAGE_WAIT state. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>transmit_disable</td>
<td align=left>
PXNG TRANSMIT_DISABLE state </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>error_state</td>
<td align=left>
PXNG ERROR state. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>an_enable</td>
<td align=left>
PXNG AN_ENABLE state. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>ability_detect</td>
<td align=left>
PXNG ABILITY_DETECT state. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>ack_detect</td>
<td align=left>
PXNG ACKNOWLEDGE_DETECT state. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>complete_ack</td>
<td align=left>
PXNG COMPLETE_ACKNOWLEDGE state. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>consistency_mismatch</td>
<td align=left>
PXNG mismatch detected. </td></tr>
</table><p>
<A HREF="#AN_X4_STATUS Registers">Return to AN_X4_STATUS: CL73 Status Registers Table</A><p>
<b><a NAME="AN_X4_STATUS_pseq_status">AN_X4_STATUS_pseq_status - "CL73_PSEQ Status "</a></b><br>
Address Offset = 32'h0000_c1d2<br>
Physical Address = 32'h0000_c1d2<br>
Verilog CL45 Address = {`AN_X4_STATUS_A, `pseq_status_Adr}<br>
Verilog CL22 Address = {`AN_X4_STATUS_A, 4'h0}, `pseq_status_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>cl73_an_complete</td>
<td align=left>
PSEQ CL73 auto-neg is complete. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_np_toggle_err</td>
<td align=left>
PSEQ Received NP without T toggling. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_invalid_seq</td>
<td align=left>
PSEQ Received invalid page sequence. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_up_oui_match</td>
<td align=left>
PSEQ Received MPS-5 OUI match. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_up_oui_mismatch</td>
<td align=left>
PSEQ Received MPS-5 OUI mismatch. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_mp_mismatch</td>
<td align=left>
PSEQ Received mismatching message page. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_mp_oui</td>
<td align=left>
PSEQ Received message page 5. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_mp_null</td>
<td align=left>
PSEQ Received message page 1. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_np</td>
<td align=left>
PSEQ Received next page. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>rx_bp</td>
<td align=left>
PSEQ Received base page. </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>hp_mode</td>
<td align=left>
PSEQ Entered Hewlett-Packard mode. </td></tr>
</table><p>
<A HREF="#AN_X4_STATUS Registers">Return to AN_X4_STATUS: CL73 Status Registers Table</A><p>
<b><a NAME="AN_X4_STATUS_lp_base1">AN_X4_STATUS_lp_base1 - "PSEQ LP Base page 1 "</a></b><br>
Address Offset = 32'h0000_c1d3<br>
Physical Address = 32'h0000_c1d3<br>
Verilog CL45 Address = {`AN_X4_STATUS_A, `lp_base1_Adr}<br>
Verilog CL22 Address = {`AN_X4_STATUS_A, 4'h0}, `lp_base1_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lp_base1</td>
<td align=left>
PSEQ LP Base page 1. </td></tr>
</table><p>
<A HREF="#AN_X4_STATUS Registers">Return to AN_X4_STATUS: CL73 Status Registers Table</A><p>
<b><a NAME="AN_X4_STATUS_lp_base2">AN_X4_STATUS_lp_base2 - "PSEQ LP Base page 2 "</a></b><br>
Address Offset = 32'h0000_c1d4<br>
Physical Address = 32'h0000_c1d4<br>
Verilog CL45 Address = {`AN_X4_STATUS_A, `lp_base2_Adr}<br>
Verilog CL22 Address = {`AN_X4_STATUS_A, 4'h0}, `lp_base2_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lp_base2</td>
<td align=left>
PSEQ LP Base page 2. </td></tr>
</table><p>
<A HREF="#AN_X4_STATUS Registers">Return to AN_X4_STATUS: CL73 Status Registers Table</A><p>
<b><a NAME="AN_X4_STATUS_lp_base3">AN_X4_STATUS_lp_base3 - "PSEQ LP Base page 3 "</a></b><br>
Address Offset = 32'h0000_c1d5<br>
Physical Address = 32'h0000_c1d5<br>
Verilog CL45 Address = {`AN_X4_STATUS_A, `lp_base3_Adr}<br>
Verilog CL22 Address = {`AN_X4_STATUS_A, 4'h0}, `lp_base3_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lp_base3</td>
<td align=left>
PSEQ LP Base page 3. </td></tr>
</table><p>
<A HREF="#AN_X4_STATUS Registers">Return to AN_X4_STATUS: CL73 Status Registers Table</A><p>
<b><a NAME="AN_X4_STATUS_lp_MP5_lower">AN_X4_STATUS_lp_MP5_lower - "PSEQ LP MP5 Lower 16 bits"</a></b><br>
Address Offset = 32'h0000_c1d6<br>
Physical Address = 32'h0000_c1d6<br>
Verilog CL45 Address = {`AN_X4_STATUS_A, `lp_MP5_lower_Adr}<br>
Verilog CL22 Address = {`AN_X4_STATUS_A, 4'h0}, `lp_MP5_lower_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>MP5_15_0</td>
<td align=left>
PSEQ LP MP5 Lower 16 bits</td></tr>
</table><p>
<A HREF="#AN_X4_STATUS Registers">Return to AN_X4_STATUS: CL73 Status Registers Table</A><p>
<b><a NAME="AN_X4_STATUS_lp_MP5_middle">AN_X4_STATUS_lp_MP5_middle - "PSEQ LP MP5 Middle 16 bits"</a></b><br>
Address Offset = 32'h0000_c1d7<br>
Physical Address = 32'h0000_c1d7<br>
Verilog CL45 Address = {`AN_X4_STATUS_A, `lp_MP5_middle_Adr}<br>
Verilog CL22 Address = {`AN_X4_STATUS_A, 4'h0}, `lp_MP5_middle_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>MP5_31_16</td>
<td align=left>
PSEQ LP MP5 Middle 16 bits</td></tr>
</table><p>
<A HREF="#AN_X4_STATUS Registers">Return to AN_X4_STATUS: CL73 Status Registers Table</A><p>
<b><a NAME="AN_X4_STATUS_lp_MP5_upper">AN_X4_STATUS_lp_MP5_upper - "PSEQ LP MP5 Upper 16 bits"</a></b><br>
Address Offset = 32'h0000_c1d8<br>
Physical Address = 32'h0000_c1d8<br>
Verilog CL45 Address = {`AN_X4_STATUS_A, `lp_MP5_upper_Adr}<br>
Verilog CL22 Address = {`AN_X4_STATUS_A, 4'h0}, `lp_MP5_upper_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>MP5_47_16</td>
<td align=left>
PSEQ LP MP5 Upper 16 bits</td></tr>
</table><p>
<A HREF="#AN_X4_STATUS Registers">Return to AN_X4_STATUS: CL73 Status Registers Table</A><p>
<b><a NAME="AN_X4_STATUS_lp_UP_lower">AN_X4_STATUS_lp_UP_lower - "PSEQ LP User Page Lower 16 bits"</a></b><br>
Address Offset = 32'h0000_c1d9<br>
Physical Address = 32'h0000_c1d9<br>
Verilog CL45 Address = {`AN_X4_STATUS_A, `lp_UP_lower_Adr}<br>
Verilog CL22 Address = {`AN_X4_STATUS_A, 4'h0}, `lp_UP_lower_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>UP_15_0</td>
<td align=left>
PSEQ LP User Page Lower 16 bits</td></tr>
</table><p>
<A HREF="#AN_X4_STATUS Registers">Return to AN_X4_STATUS: CL73 Status Registers Table</A><p>
<b><a NAME="AN_X4_STATUS_lp_UP_middle">AN_X4_STATUS_lp_UP_middle - "PSEQ LP User Page Middle 16 bits"</a></b><br>
Address Offset = 32'h0000_c1da<br>
Physical Address = 32'h0000_c1da<br>
Verilog CL45 Address = {`AN_X4_STATUS_A, `lp_UP_middle_Adr}<br>
Verilog CL22 Address = {`AN_X4_STATUS_A, 4'h0}, `lp_UP_middle_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>UP_31_16</td>
<td align=left>
PSEQ LP User Page Middle 16 bits</td></tr>
</table><p>
<A HREF="#AN_X4_STATUS Registers">Return to AN_X4_STATUS: CL73 Status Registers Table</A><p>
<b><a NAME="AN_X4_STATUS_lp_UP_upper">AN_X4_STATUS_lp_UP_upper - "PSEQ LP User Page Upper 16 bits"</a></b><br>
Address Offset = 32'h0000_c1db<br>
Physical Address = 32'h0000_c1db<br>
Verilog CL45 Address = {`AN_X4_STATUS_A, `lp_UP_upper_Adr}<br>
Verilog CL22 Address = {`AN_X4_STATUS_A, 4'h0}, `lp_UP_upper_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>UP_47_32</td>
<td align=left>
PSEQ LP User Page Upper 16 bits</td></tr>
</table><p>
<A HREF="#AN_X4_STATUS Registers">Return to AN_X4_STATUS: CL73 Status Registers Table</A><p>
<b><a NAME="AN_X4_STATUS_res_err">AN_X4_STATUS_res_err - "RES ERR"</a></b><br>
Address Offset = 32'h0000_c1dc<br>
Physical Address = 32'h0000_c1dc<br>
Verilog CL45 Address = {`AN_X4_STATUS_A, `res_err_Adr}<br>
Verilog CL22 Address = {`AN_X4_STATUS_A, 4'h0}, `res_err_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>resolution_error</td>
<td align=left>
RES No common speed/mode. </td></tr>
</table><p>
<A HREF="#AN_X4_STATUS Registers">Return to AN_X4_STATUS: CL73 Status Registers Table</A><p>
<H1><a NAME="AN_X4_SW_MGMT Registers">AN_X4_SW_MGMT: CL73 Software Management Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc1e0</td><td><A HREF="#AN_X4_SW_MGMT_ld_page_2">AN_X4_SW_MGMT_ld_page_2</A></td><td>LOCAL DEVICE SW CONTROL PAGE 2</td></tr>
<tr>
<td align=center>0xc1e1</td><td><A HREF="#AN_X4_SW_MGMT_ld_page_1">AN_X4_SW_MGMT_ld_page_1</A></td><td>LOCAL DEVICE SW CONTROL PAGE 1</td></tr>
<tr>
<td align=center>0xc1e2</td><td><A HREF="#AN_X4_SW_MGMT_ld_page_0">AN_X4_SW_MGMT_ld_page_0</A></td><td>LOCAL DEVICE SW CONTROL PAGE 0</td></tr>
<tr>
<td align=center>0xc1e3</td><td><A HREF="#AN_X4_SW_MGMT_lp_page_2">AN_X4_SW_MGMT_lp_page_2</A></td><td>LINK PARNTER SW CONTROL PAGE 2</td></tr>
<tr>
<td align=center>0xc1e4</td><td><A HREF="#AN_X4_SW_MGMT_lp_page_1">AN_X4_SW_MGMT_lp_page_1</A></td><td>LINK PARNTER SW CONTROL PAGE 1</td></tr>
<tr>
<td align=center>0xc1e5</td><td><A HREF="#AN_X4_SW_MGMT_lp_page_0">AN_X4_SW_MGMT_lp_page_0</A></td><td>LINK PARNTER SW CONTROL PAGE 0</td></tr>
<tr>
<td align=center>0xc1e6</td><td><A HREF="#AN_X4_SW_MGMT_sw_control_status">AN_X4_SW_MGMT_sw_control_status</A></td><td>SW CONTROL STATUS INFORMATION</td></tr>
<tr>
<td align=center>0xc1e7</td><td><A HREF="#AN_X4_SW_MGMT_ld_control">AN_X4_SW_MGMT_ld_control</A></td><td>LOCAL DEVICE CONTROLS</td></tr>
<tr>
<td align=center>0xc1e8</td><td><A HREF="#AN_X4_SW_MGMT_an_ability_resolution_status">AN_X4_SW_MGMT_an_ability_resolution_status</A></td><td>AN ABILITY RESOLUTION INFORMATION</td></tr>
<tr>
<td align=center>0xc1e9</td><td><A HREF="#AN_X4_SW_MGMT_an_misc_status">AN_X4_SW_MGMT_an_misc_status</A></td><td>MISCILLANEOUS AN STATUS</td></tr>
<tr>
<td align=center>0xc1ea</td><td><A HREF="#AN_X4_SW_MGMT_tla_sequencer_status">AN_X4_SW_MGMT_tla_sequencer_status</A></td><td>TLA SEQUENCER STATUS</td></tr>
<tr>
<td align=center>0xc1eb</td><td><A HREF="#AN_X4_SW_MGMT_int">AN_X4_SW_MGMT_int</A></td><td>SW AN and retimer Interrupt</td></tr>
<tr>
<td align=center>0xc1ec</td><td><A HREF="#AN_X4_SW_MGMT_int_en">AN_X4_SW_MGMT_int_en</A></td><td>SW AN controls</td></tr>
<tr>
<td align=center>0xc1ed</td><td><A HREF="#AN_X4_SW_MGMT_wait_ack_complete">AN_X4_SW_MGMT_wait_ack_complete</A></td><td>Wait for ACK register</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_ld_page_2">AN_X4_SW_MGMT_ld_page_2 - LOCAL DEVICE SW CONTROL PAGE 2</a></b><br>
Address Offset = 32'h0000_c1e0<br>
Physical Address = 32'h0000_c1e0<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `ld_page_2_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `ld_page_2_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ld_page_2</td>
<td align=left>
LOCAL DEVICE PAGE 2 FIELD</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_ld_page_1">AN_X4_SW_MGMT_ld_page_1 - LOCAL DEVICE SW CONTROL PAGE 1</a></b><br>
Address Offset = 32'h0000_c1e1<br>
Physical Address = 32'h0000_c1e1<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `ld_page_1_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `ld_page_1_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ld_page_1</td>
<td align=left>
LOCAL DEVICE PAGE 1 FIELD</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_ld_page_0">AN_X4_SW_MGMT_ld_page_0 - LOCAL DEVICE SW CONTROL PAGE 0</a></b><br>
Address Offset = 32'h0000_c1e2<br>
Physical Address = 32'h0000_c1e2<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `ld_page_0_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `ld_page_0_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ld_page_0</td>
<td align=left>
LOCAL DEVICE PAGE 0 FIELD</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_lp_page_2">AN_X4_SW_MGMT_lp_page_2 - LINK PARNTER SW CONTROL PAGE 2</a></b><br>
Address Offset = 32'h0000_c1e3<br>
Physical Address = 32'h0000_c1e3<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `lp_page_2_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `lp_page_2_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">lp_page_2</td>
<td align=left>
LINK PARTNER PAGE 2 FIELD</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_lp_page_1">AN_X4_SW_MGMT_lp_page_1 - LINK PARNTER SW CONTROL PAGE 1</a></b><br>
Address Offset = 32'h0000_c1e4<br>
Physical Address = 32'h0000_c1e4<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `lp_page_1_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `lp_page_1_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">lp_page_1</td>
<td align=left>
LINK PARTNER PAGE 1 FIELD</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_lp_page_0">AN_X4_SW_MGMT_lp_page_0 - LINK PARNTER SW CONTROL PAGE 0</a></b><br>
Address Offset = 32'h0000_c1e5<br>
Physical Address = 32'h0000_c1e5<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `lp_page_0_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `lp_page_0_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">lp_page_0</td>
<td align=left>
LINK PARTNER PAGE 0 FIELD</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_sw_control_status">AN_X4_SW_MGMT_sw_control_status - SW CONTROL STATUS INFORMATION</a></b><br>
Address Offset = 32'h0000_c1e6<br>
Physical Address = 32'h0000_c1e6<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `sw_control_status_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `sw_control_status_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">an_completed</td>
<td align=left>
All page exchanges have completed </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">ld_control_valid</td>
<td align=left>
"Set by SW write to ld_page_0, Cleared when HW transfers the ld_page's <br>
<br>
 reflects internal status and used for debug </td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">lp_page_rdy</td>
<td align=left>
Set by HW, Clear on Read of lp_page_0</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">ld_seq_restart</td>
<td align=left>
Set by HW when the CL73 AN FSM enters the TX_DISABLE state.<br>
It indicates to SW that it has to restart the page sequence from the base page.<br>
Valid when ld_page_req is set.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:08</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">tla_ln_sequencer_fsm_status1</td>
<td align=left>
TLA Lane sequencer fsm latched status cont.</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_ld_control">AN_X4_SW_MGMT_ld_control - LOCAL DEVICE CONTROLS</a></b><br>
Address Offset = 32'h0000_c1e7<br>
Physical Address = 32'h0000_c1e7<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `ld_control_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `ld_control_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">sw_an_speed_id</td>
<td align=left>
Speed ID used by SW for the resolved port speed determined from<br>
the SW AN process.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">an_type_sw</td>
<td align=left>
Indicates SW managed AN</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">an_hcd_res_disable</td>
<td align=left>
Indicates HW does not perform HCD</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_an_ability_resolution_status">AN_X4_SW_MGMT_an_ability_resolution_status - AN ABILITY RESOLUTION INFORMATION</a></b><br>
Address Offset = 32'h0000_c1e8<br>
Physical Address = 32'h0000_c1e8<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `an_ability_resolution_status_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `an_ability_resolution_status_A<br>
Reset Value = 16'h00b0<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>an_hcd_duplex</td>
<td align=left>
HCD full-duplex ability</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>an_hcd_pause</td>
<td align=left>
HCD Pause Ability[11:10]<br>
<br>
00 - None<br>
01 - TX (from LD to LP)<br>
10 - RX (from LP to LD)<br>
11 - TX/RX (symmetrical)</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:04</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>an_hcd_speed</td>
<td align=left>
HCD speed<br>
Reset value is 0xb.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>an_hcd_fec_arch</td>
<td align=left>
HCD forward-error correction ability</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>an_hcd_cl72</td>
<td align=left>
HCD training ability</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_an_misc_status">AN_X4_SW_MGMT_an_misc_status - MISCILLANEOUS AN STATUS</a></b><br>
Address Offset = 32'h0000_c1e9<br>
Physical Address = 32'h0000_c1e9<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `an_misc_status_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `an_misc_status_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>an_complete</td>
<td align=left>
 AN Sequencer has completed Auto Neg</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:09</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>an_retry_count</td>
<td align=left>
 Number of AN retried for any reason while performing HW-AN (NOT APPLICABLE FOR SW_AN)</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>an_active</td>
<td align=left>
Auto-neg in progress</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>an_fail_count</td>
<td align=left>
 Number of AN retries due to AN failure<br>
 Saturate, Clear on Read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_tla_sequencer_status">AN_X4_SW_MGMT_tla_sequencer_status - TLA SEQUENCER STATUS</a></b><br>
Address Offset = 32'h0000_c1ea<br>
Physical Address = 32'h0000_c1ea<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `tla_sequencer_status_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `tla_sequencer_status_A<br>
Reset Value = 16'h0001<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>tla_seq_fsm_status</td>
<td align=left>
TLA Lane sequencer fsm latched status<br>
Clear on read<br>
0x1 = <i>INIT</i><br>
0x2 = <i>SET_AN_SPEED</i><br>
0x4 = <i>WAIT_AN_SPEED</i><br>
0x8 = <i>WAIT_AN_DONE</i><br>
0x10 = <i>SET_RS_SPEED</i><br>
0x20 = <i>WAIT_RS_CL72EN</i><br>
0x40 = <i>WAIT_RS_SPEED</i><br>
0x80 = <i>AN_IGNORE_LINK</i><br>
0x100 = <i>AN_GOOD_CHECK</i><br>
0x200 = <i>AN_GOOD</i><br>
0x400 = <i>AN_FAIL</i><br>
0x800 = <i>AN_DEAD</i><br>
0x8000 = <i>SW_SPEED_CHANGE</i><br>
Reset value is INIT.</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_int">AN_X4_SW_MGMT_int - SW AN and retimer Interrupt</a></b><br>
Address Offset = 32'h0000_c1eb<br>
Physical Address = 32'h0000_c1eb<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `int_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `int_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>an_good_chk_int</td>
<td align=left>
Entry of port in AN Good check state.<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>an_completed_sw_int</td>
<td align=left>
S/W AN page exchange completed indication<br>
Clear on read</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>lp_page_rdy_int</td>
<td align=left>
Link partner's page has been received<br>
Clear on read</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_int_en">AN_X4_SW_MGMT_int_en - SW AN controls</a></b><br>
Address Offset = 32'h0000_c1ec<br>
Physical Address = 32'h0000_c1ec<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `int_en_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `int_en_A<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">an_good_chk_en</td>
<td align=left>
Enable interrupt when AN enters into AN Good check state.<br>
Writing 1 will enable this interrupt and interrupt is disable by default.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">an_completed_sw_en</td>
<td align=left>
Enable S/W AN page exchange completed indication<br>
Writing 1 will enable this interrupt and interrupt is disable by default.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">lp_page_rdy_en</td>
<td align=left>
Enable Link partner's page has been received<br>
Writing 1 will enable this interrupt and interrupt is disable by default.</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<b><a NAME="AN_X4_SW_MGMT_wait_ack_complete">AN_X4_SW_MGMT_wait_ack_complete - Wait for ACK register</a></b><br>
Address Offset = 32'h0000_c1ed<br>
Physical Address = 32'h0000_c1ed<br>
Verilog CL45 Address = {`AN_X4_SW_MGMT_A, `wait_ack_complete_Adr}<br>
Verilog CL22 Address = {`AN_X4_SW_MGMT_A, 4'h0}, `wait_ack_complete_A<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">send_ack</td>
<td align=left>
Indicates to HW to send the ACK for the last page. This is set by SW cleared by HW.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">RO</td>
<td align=left valign=top style="color: red">wait_for_ack_en</td>
<td align=left>
If this bit is set, then FSM will wait for the send_ack bit to be set by SW. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AN_X4_SW_MGMT Registers">Return to AN_X4_SW_MGMT: CL73 Software Management Registers Table</A><p>
<H1><a NAME="SYNCE_X4 Registers">SYNCE_X4: SYNCE X4 Registers - rxp_common Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc211</td><td><A HREF="#SYNCE_X4_integer_div">SYNCE_X4_integer_div</A></td><td>SyncE mode register</td></tr>
<tr>
<td align=center>0xc212</td><td><A HREF="#SYNCE_X4_fractional_div">SYNCE_X4_fractional_div</A></td><td>SyncE fractional divisor configuration</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="SYNCE_X4_integer_div">SYNCE_X4_integer_div - SyncE mode register</a></b><br>
Address Offset = 32'h0000_c211<br>
Physical Address = 32'h0000_c211<br>
Verilog CL45 Address = {`SYNCE_X4_A, `integer_div_Adr}<br>
Verilog CL22 Address = {`SYNCE_X4_A, 4'h0}, `integer_div_A<br>
Reset Value = 16'h0008<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">synce_mode_stage1</td>
<td align=left>
syncE stage1 mode control<br>
0x0 = <i>SYNCE_NO_DIV</i><br>
0x1 = <i>SYNCE_DIV_7</i><br>
0x2 = <i>SYNCE_DIV_11</i><br>
Reset value is SYNCE_DIV_11.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">synce_mode_stage0</td>
<td align=left>
syncE stage0 mode control<br>
0x0 = <i>SYNCE_NO_DIV</i><br>
0x1 = <i>SYNCE_DIV_GAP_CLK_4_OVER_5</i><br>
0x2 = <i>SYNCE_DIV_SDM_FRAC_DIV</i><br>
Reset value is SYNCE_NO_DIV.</td></tr>
</table><p>
<A HREF="#SYNCE_X4 Registers">Return to SYNCE_X4: SYNCE X4 Registers - rxp_common Table</A><p>
<b><a NAME="SYNCE_X4_fractional_div">SYNCE_X4_fractional_div - SyncE fractional divisor configuration</a></b><br>
Address Offset = 32'h0000_c212<br>
Physical Address = 32'h0000_c212<br>
Verilog CL45 Address = {`SYNCE_X4_A, `fractional_div_Adr}<br>
Verilog CL22 Address = {`SYNCE_X4_A, 4'h0}, `fractional_div_A<br>
Reset Value = 16'h14a0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">syncE_fractional_divsor_cfg</td>
<td align=left>
Reset value is 5280.</td></tr>
</table><p>
<A HREF="#SYNCE_X4 Registers">Return to SYNCE_X4: SYNCE X4 Registers - rxp_common Table</A><p>
<H1><a NAME="ilkn_x4_control0 Registers">ilkn_x4_control0: ilkn Control Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc330</td><td><A HREF="#ilkn_x4_control0_ilkn_control0">ilkn_x4_control0_ilkn_control0</A></td><td>ilkn control 0 register</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="ilkn_x4_control0_ilkn_control0">ilkn_x4_control0_ilkn_control0 - ilkn control 0 register</a></b><br>
Address Offset = 32'h0000_c330<br>
Physical Address = 32'h0000_c330<br>
Verilog CL45 Address = {`ilkn_x4_control0_A, `ilkn_control0_Adr}<br>
Verilog CL22 Address = {`ilkn_x4_control0_A, 4'h0}, `ilkn_control0_A<br>
Reset Value = 16'h0004<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">credit_en</td>
<td align=left>
1 = enable credit generation to bypass interface on the egress path<br>
When 0, no credit is issued for the egress path of the bypass interface<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">soft_rst_rx</td>
<td align=left>
1 = reset rx path logic, other register setting is not changed; set bit to 0 for normal operation<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">soft_rst_tx</td>
<td align=left>
1 = reset tx path logic, other register setting is not changed; set bit to 0 for normal operation<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">ilkn_sel</td>
<td align=left>
1 = enable ingress and egress data paths through ilkn bypass logic <br>
When 0, data paths are connected to the PCS interface <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top style="color: red">RW</td>
<td align=left valign=top style="color: red">wm</td>
<td align=left>
Watermark to reach before data from bypass interface is sent on egress data path<br>
Watermark applies to the egress path only<br>
The optimal setting of the watermark is between 2 and 6<br>
Watermark level of 2 is set for any configuration value of less than 2<br>
Watermark level of 6 is set for any configuration value of greater than 6<br>
Reset value is 4.</td></tr>
</table><p>
<A HREF="#ilkn_x4_control0 Registers">Return to ilkn_x4_control0: ilkn Control Registers Table</A><p>
<H1><a NAME="ilkn_x4_status0 Registers">ilkn_x4_status0: ilkn Status Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc340</td><td><A HREF="#ilkn_x4_status0_ilkn_status0">ilkn_x4_status0_ilkn_status0</A></td><td>ilkn status 0 register</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="ilkn_x4_status0_ilkn_status0">ilkn_x4_status0_ilkn_status0 - ilkn status 0 register</a></b><br>
Address Offset = 32'h0000_c340<br>
Physical Address = 32'h0000_c340<br>
Verilog CL45 Address = {`ilkn_x4_status0_A, `ilkn_status0_Adr}<br>
Verilog CL22 Address = {`ilkn_x4_status0_A, 4'h0}, `ilkn_status0_A<br>
Reset Value = 16'h0009<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:07</td>
<td align=left valign=top style="color: red">RSVD</td>
<td align=left valign=top style="color: red">Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">txfifo_underrun</td>
<td align=left>
txfifo status&nbsp - mainly for simulation and debug purposes<br>
real time txfifo status in serdes txwclk domain; txfifo is being read when empty<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">txfifo_overrun</td>
<td align=left>
txfifo status&nbsp - mainly for simulation and debug purposes<br>
real time txfifo status in serdes txwclk domain; txfifo is being written when full<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">txfifo_full</td>
<td align=left>
txfifo status&nbsp - mainly for simulation and debug purposes<br>
real time txfifo status in bypass txclk domain; txfifo is full<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">txfifo_empty</td>
<td align=left>
txfifo status&nbsp - mainly for simulation and debug purposes<br>
real time txfifo status in serdes txwclk domain; txfifo is empty<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">rxfifo_not_empty</td>
<td align=left>
rxfifo status&nbsp - mainly for simulation and debug purposes<br>
real time rxfifo status in bypass rxclk domain; rxfifo is not empty<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">rxfifo_full</td>
<td align=left>
rxfifo status&nbsp - mainly for simulation and debug purposes<br>
real time rxfifo status in serdes rxclk domain; rxfifo is full<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top style="color: red">CR</td>
<td align=left valign=top style="color: red">rxfifo_empty</td>
<td align=left>
rxfifo status&nbsp - mainly for simulation and debug purposes<br>
real time rxfifo status in bypass rxclk domain; rxfifo is empty<br>
Reset value is 1.</td></tr>
</table><p>
<A HREF="#ilkn_x4_status0 Registers">Return to ilkn_x4_status0: ilkn Status Registers Table</A><p>
<H1><a NAME="RX_X4_RS_FEC_Status0 Registers">RX_X4_RS_FEC_Status0: RX X4 RS_FEC Status 0 Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc351</td><td><A HREF="#RX_X4_RS_FEC_Status0_RS_FEC_rxp_status">RX_X4_RS_FEC_Status0_RS_FEC_rxp_status</A></td><td>RS_FEC rxp status indicators</td></tr>
<tr>
<td align=center>0xc352</td><td><A HREF="#RX_X4_RS_FEC_Status0_fec_corrected_counter_0">RX_X4_RS_FEC_Status0_fec_corrected_counter_0</A></td><td>Lower 16 bits of FEC corrected codeword counter</td></tr>
<tr>
<td align=center>0xc353</td><td><A HREF="#RX_X4_RS_FEC_Status0_fec_corrected_counter_1">RX_X4_RS_FEC_Status0_fec_corrected_counter_1</A></td><td>Upper 16 bits of FEC corrected codeword counter</td></tr>
<tr>
<td align=center>0xc354</td><td><A HREF="#RX_X4_RS_FEC_Status0_fec_uncorrected_counter_0">RX_X4_RS_FEC_Status0_fec_uncorrected_counter_0</A></td><td>Lower 16 bits of FEC uncorrected codeword counter</td></tr>
<tr>
<td align=center>0xc355</td><td><A HREF="#RX_X4_RS_FEC_Status0_fec_uncorrected_counter_1">RX_X4_RS_FEC_Status0_fec_uncorrected_counter_1</A></td><td>Upper 16 bits of FEC uncorrected codeword counter</td></tr>
<tr>
<td align=center>0xc356</td><td><A HREF="#RX_X4_RS_FEC_Status0_fec_bit_error_counter_0">RX_X4_RS_FEC_Status0_fec_bit_error_counter_0</A></td><td>Lower 16 bits of FEC bit error counter</td></tr>
<tr>
<td align=center>0xc357</td><td><A HREF="#RX_X4_RS_FEC_Status0_fec_bit_error_counter_1">RX_X4_RS_FEC_Status0_fec_bit_error_counter_1</A></td><td>Upper 16 bits of FEC bit error counter</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status0_RS_FEC_rxp_status">RX_X4_RS_FEC_Status0_RS_FEC_rxp_status - RS_FEC rxp status indicators</a></b><br>
Address Offset = 32'h0000_c351<br>
Physical Address = 32'h0000_c351<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status0_A, `RS_FEC_rxp_status_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status0_A, 4'h0}, `RS_FEC_rxp_status_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:09</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>hi_ser_LH</td>
<td align=left>
Latched high version of hi_ser_live</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>hi_ser_LL</td>
<td align=left>
Latched low version of hi_ser_live</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>hi_ser_live</td>
<td align=left>
When FEC_bypass_indication_enable is set, this bit is set to 1 if the number of RS-FEC symbol errors in a window of 8192 (or 128) codewords exceeds the
threshold (K) and is set to 0 otherwise.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>fec_align_status_LH</td>
<td align=left>
Latched high version of fec_align_status_live</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>fec_align_status_LL</td>
<td align=left>
Latched low version of fec_align_status_live</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>fec_align_status_live</td>
<td align=left>
Set when deskew is achieved successfully.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>restart_lock_LH</td>
<td align=left>
Latched high version of restart_lock_live</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>restart_lock_LL</td>
<td align=left>
Latched low version of restart_lock_live</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>restart_lock_live</td>
<td align=left>
Set by the FEC alignment FSM in the deskew stage to reset the synchronization process on all FEC lanes</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status0 Registers">Return to RX_X4_RS_FEC_Status0: RX X4 RS_FEC Status 0 Registers Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status0_fec_corrected_counter_0">RX_X4_RS_FEC_Status0_fec_corrected_counter_0 - Lower 16 bits of FEC corrected codeword counter</a></b><br>
Address Offset = 32'h0000_c352<br>
Physical Address = 32'h0000_c352<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status0_A, `fec_corrected_counter_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status0_A, 4'h0}, `fec_corrected_counter_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_fec_corr_cw_cntr_lower</td>
<td align=left>
Lower 16 bits of the RS_FEC FEC corrected code word counter.<br>
Counts once for each corrected FEC codeword processed when fec_align_status is true.</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status0 Registers">Return to RX_X4_RS_FEC_Status0: RX X4 RS_FEC Status 0 Registers Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status0_fec_corrected_counter_1">RX_X4_RS_FEC_Status0_fec_corrected_counter_1 - Upper 16 bits of FEC corrected codeword counter</a></b><br>
Address Offset = 32'h0000_c353<br>
Physical Address = 32'h0000_c353<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status0_A, `fec_corrected_counter_1_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status0_A, 4'h0}, `fec_corrected_counter_1_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_fec_corr_cw_cntr_upper</td>
<td align=left>
Upper 16 bits of the RS_FEC FEC corrected code word counter.<br>
Read the lower 16 bits first<br>
Saturates on overflow</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status0 Registers">Return to RX_X4_RS_FEC_Status0: RX X4 RS_FEC Status 0 Registers Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status0_fec_uncorrected_counter_0">RX_X4_RS_FEC_Status0_fec_uncorrected_counter_0 - Lower 16 bits of FEC uncorrected codeword counter</a></b><br>
Address Offset = 32'h0000_c354<br>
Physical Address = 32'h0000_c354<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status0_A, `fec_uncorrected_counter_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status0_A, 4'h0}, `fec_uncorrected_counter_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_fec_uncorr_cw_cntr_lower</td>
<td align=left>
Lower 16 bits of the RS_FEC FEC uncorrected code word counter.<br>
Counts once for each uncorrected FEC codeword processed when fec_align_status is true.</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status0 Registers">Return to RX_X4_RS_FEC_Status0: RX X4 RS_FEC Status 0 Registers Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status0_fec_uncorrected_counter_1">RX_X4_RS_FEC_Status0_fec_uncorrected_counter_1 - Upper 16 bits of FEC uncorrected codeword counter</a></b><br>
Address Offset = 32'h0000_c355<br>
Physical Address = 32'h0000_c355<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status0_A, `fec_uncorrected_counter_1_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status0_A, 4'h0}, `fec_uncorrected_counter_1_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_fec_uncorr_cw_cntr_upper</td>
<td align=left>
Upper 16 bits of the RS_FEC FEC uncorrected code word counter.<br>
Read the lower 16 bits first<br>
Saturates on overflow</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status0 Registers">Return to RX_X4_RS_FEC_Status0: RX X4 RS_FEC Status 0 Registers Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status0_fec_bit_error_counter_0">RX_X4_RS_FEC_Status0_fec_bit_error_counter_0 - Lower 16 bits of FEC bit error counter</a></b><br>
Address Offset = 32'h0000_c356<br>
Physical Address = 32'h0000_c356<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status0_A, `fec_bit_error_counter_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status0_A, 4'h0}, `fec_bit_error_counter_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_fec_corr_bit_cntr_lower</td>
<td align=left>
Counts corrected bits. Accurate only when no uncorrectable errors are present and doesnt count parity bits errors.&nbsp Lower 16 bits of the counter.</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status0 Registers">Return to RX_X4_RS_FEC_Status0: RX X4 RS_FEC Status 0 Registers Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status0_fec_bit_error_counter_1">RX_X4_RS_FEC_Status0_fec_bit_error_counter_1 - Upper 16 bits of FEC bit error counter</a></b><br>
Address Offset = 32'h0000_c357<br>
Physical Address = 32'h0000_c357<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status0_A, `fec_bit_error_counter_1_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status0_A, 4'h0}, `fec_bit_error_counter_1_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>RS_FEC_fec_corr_bit_cntr_upper</td>
<td align=left>
Upper 16 bits of the RS_FEC FEC error bit counter.<br>
Read the lower 16 bits first<br>
Saturates on overflow</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status0 Registers">Return to RX_X4_RS_FEC_Status0: RX X4 RS_FEC Status 0 Registers Table</A><p>
<H1><a NAME="RX_X4_RS_FEC_Status1 Registers">RX_X4_RS_FEC_Status1: RX X4 RS_FEC Status 1 Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=10%><b>Offset (Bytes)</b></td><td align=center width=30%><b>Register Name </b></td><td align=center width=60%><b>Description</b></td></tr>
<tr>
<td align=center>0xc360</td><td><A HREF="#RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_0">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_0</A></td><td>"RS_FEC FEC symbol error counter lower 16 bits of FEC lane 0"</td></tr>
<tr>
<td align=center>0xc361</td><td><A HREF="#RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_0">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_0</A></td><td>"RS_FEC FEC symbol error counter upper 16 bits of FEC lane 0"</td></tr>
<tr>
<td align=center>0xc362</td><td><A HREF="#RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_1">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_1</A></td><td>"RS_FEC FEC symbol error counter lower 16 bits of FEC lane 1"</td></tr>
<tr>
<td align=center>0xc363</td><td><A HREF="#RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_1">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_1</A></td><td>"RS_FEC FEC symbol error counter upper 16 bits of FEC lane 1"</td></tr>
<tr>
<td align=center>0xc364</td><td><A HREF="#RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_2">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_2</A></td><td>"RS_FEC FEC symbol error counter lower 16 bits of FEC lane 2"</td></tr>
<tr>
<td align=center>0xc365</td><td><A HREF="#RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_2">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_2</A></td><td>"RS_FEC FEC symbol error counter upper 16 bits of FEC lane 2"</td></tr>
<tr>
<td align=center>0xc366</td><td><A HREF="#RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_3">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_3</A></td><td>"RS_FEC FEC symbol error counter lower 16 bits of FEC lane 3"</td></tr>
<tr>
<td align=center>0xc367</td><td><A HREF="#RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_3">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_3</A></td><td>"RS_FEC FEC symbol error counter upper 16 bits of FEC lane 3"</td></tr>
</table><p>
<A HREF="#TSC">Return to TSC Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_0">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_0 - "RS_FEC FEC symbol error counter lower 16 bits of FEC lane 0"</a></b><br>
Address Offset = 32'h0000_c360<br>
Physical Address = 32'h0000_c360<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status1_A, `RS_FEC_fec_symb_err_cntr_low_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status1_A, 4'h0}, `RS_FEC_fec_symb_err_cntr_low_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>fec_symbol_error_counter_lower_0</td>
<td align=left>
Lower 16 bits of the FEC symbol error counter for FEC lane 0.<br>
Counts once for each 10-bit symbol corrected.<br>
Per FEC lane counter.</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status1 Registers">Return to RX_X4_RS_FEC_Status1: RX X4 RS_FEC Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_0">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_0 - "RS_FEC FEC symbol error counter upper 16 bits of FEC lane 0"</a></b><br>
Address Offset = 32'h0000_c361<br>
Physical Address = 32'h0000_c361<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status1_A, `RS_FEC_fec_symb_err_cntr_up_0_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status1_A, 4'h0}, `RS_FEC_fec_symb_err_cntr_up_0_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>fec_symbol_error_counter_upper_0</td>
<td align=left>
Upper 16 bits of the FEC symbol error counter for FEC lane 0.<br>
Counts once for each 10-bit symbol corrected.<br>
Per FEC lane counter.<br>
Saturates on overflow.</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status1 Registers">Return to RX_X4_RS_FEC_Status1: RX X4 RS_FEC Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_1">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_1 - "RS_FEC FEC symbol error counter lower 16 bits of FEC lane 1"</a></b><br>
Address Offset = 32'h0000_c362<br>
Physical Address = 32'h0000_c362<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status1_A, `RS_FEC_fec_symb_err_cntr_low_1_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status1_A, 4'h0}, `RS_FEC_fec_symb_err_cntr_low_1_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>fec_symbol_error_counter_lower_1</td>
<td align=left>
Lower 16 bits of the FEC symbol error counter for FEC lane 1.<br>
Counts once for each 10-bit symbol corrected.<br>
Per FEC lane counter.</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status1 Registers">Return to RX_X4_RS_FEC_Status1: RX X4 RS_FEC Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_1">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_1 - "RS_FEC FEC symbol error counter upper 16 bits of FEC lane 1"</a></b><br>
Address Offset = 32'h0000_c363<br>
Physical Address = 32'h0000_c363<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status1_A, `RS_FEC_fec_symb_err_cntr_up_1_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status1_A, 4'h0}, `RS_FEC_fec_symb_err_cntr_up_1_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>fec_symbol_error_counter_upper_1</td>
<td align=left>
Upper 16 bits of the FEC symbol error counter for FEC lane 1.<br>
Counts once for each 10-bit symbol corrected.<br>
Per FEC lane counter.<br>
Saturates on overflow.</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status1 Registers">Return to RX_X4_RS_FEC_Status1: RX X4 RS_FEC Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_2">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_2 - "RS_FEC FEC symbol error counter lower 16 bits of FEC lane 2"</a></b><br>
Address Offset = 32'h0000_c364<br>
Physical Address = 32'h0000_c364<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status1_A, `RS_FEC_fec_symb_err_cntr_low_2_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status1_A, 4'h0}, `RS_FEC_fec_symb_err_cntr_low_2_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>fec_symbol_error_counter_lower_2</td>
<td align=left>
Lower 16 bits of the FEC symbol error counter for FEC lane 2.<br>
Counts once for each 10-bit symbol corrected.<br>
Per FEC lane counter.</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status1 Registers">Return to RX_X4_RS_FEC_Status1: RX X4 RS_FEC Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_2">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_2 - "RS_FEC FEC symbol error counter upper 16 bits of FEC lane 2"</a></b><br>
Address Offset = 32'h0000_c365<br>
Physical Address = 32'h0000_c365<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status1_A, `RS_FEC_fec_symb_err_cntr_up_2_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status1_A, 4'h0}, `RS_FEC_fec_symb_err_cntr_up_2_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>fec_symbol_error_counter_upper_2</td>
<td align=left>
Upper 16 bits of the FEC symbol error counter for FEC lane 2.<br>
Counts once for each 10-bit symbol corrected.<br>
Per FEC lane counter.<br>
Saturates on overflow.</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status1 Registers">Return to RX_X4_RS_FEC_Status1: RX X4 RS_FEC Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_3">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_low_3 - "RS_FEC FEC symbol error counter lower 16 bits of FEC lane 3"</a></b><br>
Address Offset = 32'h0000_c366<br>
Physical Address = 32'h0000_c366<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status1_A, `RS_FEC_fec_symb_err_cntr_low_3_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status1_A, 4'h0}, `RS_FEC_fec_symb_err_cntr_low_3_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>fec_symbol_error_counter_lower_3</td>
<td align=left>
Lower 16 bits of the FEC symbol error counter for FEC lane 3.<br>
Counts once for each 10-bit symbol corrected.<br>
Per FEC lane counter.</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status1 Registers">Return to RX_X4_RS_FEC_Status1: RX X4 RS_FEC Status 1 Registers Table</A><p>
<b><a NAME="RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_3">RX_X4_RS_FEC_Status1_RS_FEC_fec_symb_err_cntr_up_3 - "RS_FEC FEC symbol error counter upper 16 bits of FEC lane 3"</a></b><br>
Address Offset = 32'h0000_c367<br>
Physical Address = 32'h0000_c367<br>
Verilog CL45 Address = {`RX_X4_RS_FEC_Status1_A, `RS_FEC_fec_symb_err_cntr_up_3_Adr}<br>
Verilog CL22 Address = {`RX_X4_RS_FEC_Status1_A, 4'h0}, `RS_FEC_fec_symb_err_cntr_up_3_A<br>
Reset Value = 16'h0000<br>
Access = CR (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>CR</td>
<td align=left valign=top>fec_symbol_error_counter_upper_3</td>
<td align=left>
Upper 16 bits of the FEC symbol error counter for FEC lane 3.<br>
Counts once for each 10-bit symbol corrected.<br>
Per FEC lane counter.<br>
Saturates on overflow.</td></tr>
</table><p>
<A HREF="#RX_X4_RS_FEC_Status1 Registers">Return to RX_X4_RS_FEC_Status1: RX X4 RS_FEC Status 1 Registers Table</A><p>
