	component vga is
		port (
			clk_clk                 : in  std_logic                     := 'X';             -- clk
			end_p_end_p             : in  std_logic                     := 'X';             -- end_p
			face_select_face_select : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- face_select
			filter_mode_filter_mode : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- filter_mode
			in_data_in_data         : in  std_logic_vector(11 downto 0) := (others => 'X'); -- in_data
			mic_en_mic_en           : in  std_logic                     := 'X';             -- mic_en
			pitch_pitch             : in  std_logic_vector(15 downto 0) := (others => 'X'); -- pitch
			reset_reset_n           : in  std_logic                     := 'X';             -- reset_n
			start_p_start_p         : in  std_logic                     := 'X';             -- start_p
			vga_CLK                 : out std_logic;                                        -- CLK
			vga_HS                  : out std_logic;                                        -- HS
			vga_VS                  : out std_logic;                                        -- VS
			vga_BLANK               : out std_logic;                                        -- BLANK
			vga_SYNC                : out std_logic;                                        -- SYNC
			vga_R                   : out std_logic_vector(7 downto 0);                     -- R
			vga_G                   : out std_logic_vector(7 downto 0);                     -- G
			vga_B                   : out std_logic_vector(7 downto 0);                     -- B
			vga_face_0_reset_reset  : in  std_logic                     := 'X';             -- reset
			vga_ready_vga_ready     : out std_logic                                         -- vga_ready
		);
	end component vga;

