{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 16:06:29 2024 " "Info: Processing started: Fri Nov 22 16:06:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register mem2\[8\]\[6\] register dbus_out\[6\]~reg0 128.42 MHz 7.787 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 128.42 MHz between source register \"mem2\[8\]\[6\]\" and destination register \"dbus_out\[6\]~reg0\" (period= 7.787 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.579 ns + Longest register register " "Info: + Longest register to register delay is 7.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem2\[8\]\[6\] 1 REG LCFF_X34_Y18_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 1; REG Node = 'mem2\[8\]\[6\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem2[8][6] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.437 ns) 1.488 ns Selector2~125 2 COMB LCCOMB_X30_Y19_N30 1 " "Info: 2: + IC(1.051 ns) + CELL(0.437 ns) = 1.488 ns; Loc. = LCCOMB_X30_Y19_N30; Fanout = 1; COMB Node = 'Selector2~125'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { mem2[8][6] Selector2~125 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 1.878 ns Selector2~126 3 COMB LCCOMB_X30_Y19_N12 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 1.878 ns; Loc. = LCCOMB_X30_Y19_N12; Fanout = 1; COMB Node = 'Selector2~126'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Selector2~125 Selector2~126 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.150 ns) 3.241 ns Selector2~127 4 COMB LCCOMB_X35_Y16_N8 1 " "Info: 4: + IC(1.213 ns) + CELL(0.150 ns) = 3.241 ns; Loc. = LCCOMB_X35_Y16_N8; Fanout = 1; COMB Node = 'Selector2~127'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { Selector2~126 Selector2~127 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.150 ns) 4.447 ns Selector2~134 5 COMB LCCOMB_X35_Y23_N10 1 " "Info: 5: + IC(1.056 ns) + CELL(0.150 ns) = 4.447 ns; Loc. = LCCOMB_X35_Y23_N10; Fanout = 1; COMB Node = 'Selector2~134'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { Selector2~127 Selector2~134 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.150 ns) 5.498 ns Selector2~141 6 COMB LCCOMB_X29_Y23_N16 1 " "Info: 6: + IC(0.901 ns) + CELL(0.150 ns) = 5.498 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 1; COMB Node = 'Selector2~141'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { Selector2~134 Selector2~141 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.150 ns) 7.102 ns Selector2~142 7 COMB LCCOMB_X38_Y20_N30 1 " "Info: 7: + IC(1.454 ns) + CELL(0.150 ns) = 7.102 ns; Loc. = LCCOMB_X38_Y20_N30; Fanout = 1; COMB Node = 'Selector2~142'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { Selector2~141 Selector2~142 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 7.495 ns Selector2~169 8 COMB LCCOMB_X38_Y20_N8 1 " "Info: 8: + IC(0.243 ns) + CELL(0.150 ns) = 7.495 ns; Loc. = LCCOMB_X38_Y20_N8; Fanout = 1; COMB Node = 'Selector2~169'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Selector2~142 Selector2~169 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.579 ns dbus_out\[6\]~reg0 9 REG LCFF_X38_Y20_N9 1 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 7.579 ns; Loc. = LCFF_X38_Y20_N9; Fanout = 1; REG Node = 'dbus_out\[6\]~reg0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector2~169 dbus_out[6]~reg0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.421 ns ( 18.75 % ) " "Info: Total cell delay = 1.421 ns ( 18.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.158 ns ( 81.25 % ) " "Info: Total interconnect delay = 6.158 ns ( 81.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.579 ns" { mem2[8][6] Selector2~125 Selector2~126 Selector2~127 Selector2~134 Selector2~141 Selector2~142 Selector2~169 dbus_out[6]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.579 ns" { mem2[8][6] {} Selector2~125 {} Selector2~126 {} Selector2~127 {} Selector2~134 {} Selector2~141 {} Selector2~142 {} Selector2~169 {} dbus_out[6]~reg0 {} } { 0.000ns 1.051ns 0.240ns 1.213ns 1.056ns 0.901ns 1.454ns 0.243ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns dbus_out\[6\]~reg0 3 REG LCFF_X38_Y20_N9 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X38_Y20_N9; Fanout = 1; REG Node = 'dbus_out\[6\]~reg0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk_in~clkctrl dbus_out[6]~reg0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl dbus_out[6]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[6]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.668 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns mem2\[8\]\[6\] 3 REG LCFF_X34_Y18_N17 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 1; REG Node = 'mem2\[8\]\[6\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk_in~clkctrl mem2[8][6] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk_in clk_in~clkctrl mem2[8][6] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem2[8][6] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl dbus_out[6]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[6]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk_in clk_in~clkctrl mem2[8][6] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem2[8][6] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 78 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.579 ns" { mem2[8][6] Selector2~125 Selector2~126 Selector2~127 Selector2~134 Selector2~141 Selector2~142 Selector2~169 dbus_out[6]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.579 ns" { mem2[8][6] {} Selector2~125 {} Selector2~126 {} Selector2~127 {} Selector2~134 {} Selector2~141 {} Selector2~142 {} Selector2~169 {} dbus_out[6]~reg0 {} } { 0.000ns 1.051ns 0.240ns 1.213ns 1.056ns 0.901ns 1.454ns 0.243ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl dbus_out[6]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[6]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk_in clk_in~clkctrl mem2[8][6] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem2[8][6] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dbus_out\[3\]~reg0 abus_in\[6\] clk_in 13.631 ns register " "Info: tsu for register \"dbus_out\[3\]~reg0\" (data pin = \"abus_in\[6\]\", clock pin = \"clk_in\") is 13.631 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.340 ns + Longest pin register " "Info: + Longest pin to register delay is 16.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus_in\[6\] 1 PIN PIN_B16 21 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B16; Fanout = 21; PIN Node = 'abus_in\[6\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.994 ns) + CELL(0.275 ns) 7.119 ns dbus_out\[1\]~8 2 COMB LCCOMB_X33_Y16_N24 576 " "Info: 2: + IC(5.994 ns) + CELL(0.275 ns) = 7.119 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 576; COMB Node = 'dbus_out\[1\]~8'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.269 ns" { abus_in[6] dbus_out[1]~8 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.437 ns) 10.064 ns Selector5~145 3 COMB LCCOMB_X46_Y22_N6 1 " "Info: 3: + IC(2.508 ns) + CELL(0.437 ns) = 10.064 ns; Loc. = LCCOMB_X46_Y22_N6; Fanout = 1; COMB Node = 'Selector5~145'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.945 ns" { dbus_out[1]~8 Selector5~145 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.150 ns) 10.652 ns Selector5~146 4 COMB LCCOMB_X45_Y22_N30 1 " "Info: 4: + IC(0.438 ns) + CELL(0.150 ns) = 10.652 ns; Loc. = LCCOMB_X45_Y22_N30; Fanout = 1; COMB Node = 'Selector5~146'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { Selector5~145 Selector5~146 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(0.150 ns) 12.283 ns Selector5~147 5 COMB LCCOMB_X32_Y19_N18 1 " "Info: 5: + IC(1.481 ns) + CELL(0.150 ns) = 12.283 ns; Loc. = LCCOMB_X32_Y19_N18; Fanout = 1; COMB Node = 'Selector5~147'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { Selector5~146 Selector5~147 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.150 ns) 13.879 ns Selector5~148 6 COMB LCCOMB_X43_Y20_N6 1 " "Info: 6: + IC(1.446 ns) + CELL(0.150 ns) = 13.879 ns; Loc. = LCCOMB_X43_Y20_N6; Fanout = 1; COMB Node = 'Selector5~148'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Selector5~147 Selector5~148 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.150 ns) 15.179 ns Selector5~168 7 COMB LCCOMB_X32_Y20_N22 1 " "Info: 7: + IC(1.150 ns) + CELL(0.150 ns) = 15.179 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 1; COMB Node = 'Selector5~168'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Selector5~148 Selector5~168 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.150 ns) 16.256 ns Selector5~169 8 COMB LCCOMB_X37_Y20_N16 1 " "Info: 8: + IC(0.927 ns) + CELL(0.150 ns) = 16.256 ns; Loc. = LCCOMB_X37_Y20_N16; Fanout = 1; COMB Node = 'Selector5~169'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { Selector5~168 Selector5~169 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 16.340 ns dbus_out\[3\]~reg0 9 REG LCFF_X37_Y20_N17 1 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 16.340 ns; Loc. = LCFF_X37_Y20_N17; Fanout = 1; REG Node = 'dbus_out\[3\]~reg0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector5~169 dbus_out[3]~reg0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.396 ns ( 14.66 % ) " "Info: Total cell delay = 2.396 ns ( 14.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.944 ns ( 85.34 % ) " "Info: Total interconnect delay = 13.944 ns ( 85.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.340 ns" { abus_in[6] dbus_out[1]~8 Selector5~145 Selector5~146 Selector5~147 Selector5~148 Selector5~168 Selector5~169 dbus_out[3]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.340 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out[1]~8 {} Selector5~145 {} Selector5~146 {} Selector5~147 {} Selector5~148 {} Selector5~168 {} Selector5~169 {} dbus_out[3]~reg0 {} } { 0.000ns 0.000ns 5.994ns 2.508ns 0.438ns 1.481ns 1.446ns 1.150ns 0.927ns 0.000ns } { 0.000ns 0.850ns 0.275ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 78 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.673 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns dbus_out\[3\]~reg0 3 REG LCFF_X37_Y20_N17 1 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X37_Y20_N17; Fanout = 1; REG Node = 'dbus_out\[3\]~reg0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clk_in~clkctrl dbus_out[3]~reg0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk_in clk_in~clkctrl dbus_out[3]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[3]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.340 ns" { abus_in[6] dbus_out[1]~8 Selector5~145 Selector5~146 Selector5~147 Selector5~148 Selector5~168 Selector5~169 dbus_out[3]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.340 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out[1]~8 {} Selector5~145 {} Selector5~146 {} Selector5~147 {} Selector5~148 {} Selector5~168 {} Selector5~169 {} dbus_out[3]~reg0 {} } { 0.000ns 0.000ns 5.994ns 2.508ns 0.438ns 1.481ns 1.446ns 1.150ns 0.927ns 0.000ns } { 0.000ns 0.850ns 0.275ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk_in clk_in~clkctrl dbus_out[3]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[3]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dbus_out\[5\] dbus_out\[5\]~en 8.323 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dbus_out\[5\]\" through register \"dbus_out\[5\]~en\" is 8.323 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.664 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns dbus_out\[5\]~en 3 REG LCFF_X36_Y22_N5 1 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X36_Y22_N5; Fanout = 1; REG Node = 'dbus_out\[5\]~en'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clk_in~clkctrl dbus_out[5]~en } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl dbus_out[5]~en } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[5]~en {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.409 ns + Longest register pin " "Info: + Longest register to pin delay is 5.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dbus_out\[5\]~en 1 REG LCFF_X36_Y22_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y22_N5; Fanout = 1; REG Node = 'dbus_out\[5\]~en'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[5]~en } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.572 ns) + CELL(2.837 ns) 5.409 ns dbus_out\[5\] 2 PIN PIN_AC14 0 " "Info: 2: + IC(2.572 ns) + CELL(2.837 ns) = 5.409 ns; Loc. = PIN_AC14; Fanout = 0; PIN Node = 'dbus_out\[5\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.409 ns" { dbus_out[5]~en dbus_out[5] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 52.45 % ) " "Info: Total cell delay = 2.837 ns ( 52.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.572 ns ( 47.55 % ) " "Info: Total interconnect delay = 2.572 ns ( 47.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.409 ns" { dbus_out[5]~en dbus_out[5] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.409 ns" { dbus_out[5]~en {} dbus_out[5] {} } { 0.000ns 2.572ns } { 0.000ns 2.837ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl dbus_out[5]~en } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[5]~en {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.409 ns" { dbus_out[5]~en dbus_out[5] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.409 ns" { dbus_out[5]~en {} dbus_out[5] {} } { 0.000ns 2.572ns } { 0.000ns 2.837ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem0\[54\]\[0\] abus_in\[4\] clk_in -1.446 ns register " "Info: th for register \"mem0\[54\]\[0\]\" (data pin = \"abus_in\[4\]\", clock pin = \"clk_in\") is -1.446 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.671 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns mem0\[54\]\[0\] 3 REG LCFF_X42_Y23_N27 1 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X42_Y23_N27; Fanout = 1; REG Node = 'mem0\[54\]\[0\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk_in~clkctrl mem0[54][0] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_in clk_in~clkctrl mem0[54][0] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem0[54][0] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.383 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus_in\[4\] 1 PIN PIN_C13 23 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 23; PIN Node = 'abus_in\[4\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.275 ns) 2.962 ns Decoder0~0 2 COMB LCCOMB_X42_Y23_N16 12 " "Info: 2: + IC(1.708 ns) + CELL(0.275 ns) = 2.962 ns; Loc. = LCCOMB_X42_Y23_N16; Fanout = 12; COMB Node = 'Decoder0~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { abus_in[4] Decoder0~0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 3.494 ns mem0\[54\]\[5\]~76 3 COMB LCCOMB_X42_Y23_N6 8 " "Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 3.494 ns; Loc. = LCCOMB_X42_Y23_N6; Fanout = 8; COMB Node = 'mem0\[54\]\[5\]~76'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Decoder0~0 mem0[54][5]~76 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.660 ns) 4.383 ns mem0\[54\]\[0\] 4 REG LCFF_X42_Y23_N27 1 " "Info: 4: + IC(0.229 ns) + CELL(0.660 ns) = 4.383 ns; Loc. = LCFF_X42_Y23_N27; Fanout = 1; REG Node = 'mem0\[54\]\[0\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { mem0[54][5]~76 mem0[54][0] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.189 ns ( 49.94 % ) " "Info: Total cell delay = 2.189 ns ( 49.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.194 ns ( 50.06 % ) " "Info: Total interconnect delay = 2.194 ns ( 50.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.383 ns" { abus_in[4] Decoder0~0 mem0[54][5]~76 mem0[54][0] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.383 ns" { abus_in[4] {} abus_in[4]~combout {} Decoder0~0 {} mem0[54][5]~76 {} mem0[54][0] {} } { 0.000ns 0.000ns 1.708ns 0.257ns 0.229ns } { 0.000ns 0.979ns 0.275ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_in clk_in~clkctrl mem0[54][0] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem0[54][0] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.383 ns" { abus_in[4] Decoder0~0 mem0[54][5]~76 mem0[54][0] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.383 ns" { abus_in[4] {} abus_in[4]~combout {} Decoder0~0 {} mem0[54][5]~76 {} mem0[54][0] {} } { 0.000ns 0.000ns 1.708ns 0.257ns 0.229ns } { 0.000ns 0.979ns 0.275ns 0.275ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "89 " "Info: Peak virtual memory: 89 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 16:06:30 2024 " "Info: Processing ended: Fri Nov 22 16:06:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
