ARM GAS  /tmp/ccFifuH7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32e10x_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.dma_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	dma_deinit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	dma_deinit:
  27              	.LVL0:
  28              	.LFB119:
  29              		.file 1 "../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c"
   1:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
   2:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \file  gd32e10x_dma.c
   3:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief DMA driver
   4:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
   5:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \version 2017-12-26, V1.0.0, firmware for GD32E10x
   6:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
   7:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
   8:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*
   9:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     Copyright (c) 2017, GigaDevice Semiconductor Inc.
  10:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
  11:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     All rights reserved.
  12:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
  13:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     Redistribution and use in source and binary forms, with or without modification, 
  14:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** are permitted provided that the following conditions are met:
  15:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
  16:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  17:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****        list of conditions and the following disclaimer.
  18:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  19:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****        this list of conditions and the following disclaimer in the documentation 
  20:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****        and/or other materials provided with the distribution.
  21:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  22:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****        may be used to endorse or promote products derived from this software without 
  23:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****        specific prior written permission.
  24:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
  25:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  26:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  27:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  28:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  29:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
ARM GAS  /tmp/ccFifuH7.s 			page 2


  30:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  31:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  32:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  33:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  34:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** OF SUCH DAMAGE.
  35:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
  36:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
  37:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** #include "gd32e10x_dma.h"
  38:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** #include <stdio.h>
  39:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
  40:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** #define DMA_WRONG_HANDLE        while(1){}
  41:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
  42:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /* check whether peripheral matches channels or not */
  43:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx);
  44:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
  45:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
  46:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      deinitialize DMA a channel registers 
  47:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  48:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
  49:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel is deinitialized
  50:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
  51:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
  53:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
  54:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
  55:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_deinit(uint32_t dma_periph, dma_channel_enum channelx)
  56:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
  30              		.loc 1 56 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  57:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
  35              		.loc 1 57 5 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  58:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
  59:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
  61:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* disable the DMA channel */
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
  63:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* reset DMA channel registers */
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = DMA_CHCTL_RESET_VALUE;
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
  71:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      initialize the parameters of DMA struct with the default values
  73:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
  76:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_struct_para_init(dma_parameter_struct* init_struct)
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
ARM GAS  /tmp/ccFifuH7.s 			page 3


  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(NULL == init_struct){
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
  81:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
  82:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
  83:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* set the DMA struct with the default values */
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->periph_addr  = 0U;
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->periph_width = 0U; 
  86:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
  87:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->memory_addr  = 0U;
  88:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->memory_width = 0U;
  89:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->number       = 0U;
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
  94:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
  96:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      initialize DMA channel
  97:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  98:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
  99:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel is initialized
 100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA channel
 103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                   periph_addr: peripheral base address
 104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                   periph_width: DMA_PERIPHERAL_WIDTH_8BIT, DMA_PERIPHERAL_WIDTH_16BIT, DMA_PERIPHER
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE, DMA_PERIPH_INCREASE_DISABLE 
 106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                   memory_addr: memory base address
 107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT, DMA_MEMORY_WIDTH_16BIT, DMA_MEMORY_WIDTH_32B
 108:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE, DMA_MEMORY_INCREASE_DISABLE
 109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                   direction: DMA_PERIPHERAL_TO_MEMORY, DMA_MEMORY_TO_PERIPHERAL
 110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 111:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                   priority: DMA_PRIORITY_LOW, DMA_PRIORITY_MEDIUM, DMA_PRIORITY_HIGH, DMA_PRIORITY_
 112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_init(uint32_t dma_periph, dma_channel_enum channelx, dma_parameter_struct* init_struct)
 116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     uint32_t ctl;
 118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* configure peripheral base address */
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* configure memory base address */
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = init_struct->memory_addr;
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* configure the number of remaining data to be transferred */
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK);
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* configure peripheral transfer width,memory transfer width and priority */
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
ARM GAS  /tmp/ccFifuH7.s 			page 4


 136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* configure peripheral increasing mode */
 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc){
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }else{
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* configure memory increasing mode */
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc){
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }else{
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 151:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* configure the direction of data transfer */
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == init_struct->direction){
 154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }else{
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     } 
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      enable DMA circulation mode  
 162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 164:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 166:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none 
 169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 170:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_circulation_enable(uint32_t dma_periph, dma_channel_enum channelx)
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 180:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      disable DMA circulation mode  
 181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 182:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 187:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none 
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_circulation_disable(uint32_t dma_periph, dma_channel_enum channelx)
 190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
ARM GAS  /tmp/ccFifuH7.s 			page 5


 193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      enable memory to memory mode
 200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 207:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 208:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_memory_to_memory_enable(uint32_t dma_periph, dma_channel_enum channelx)
 209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 212:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 213:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_M2M;
 215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 217:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 218:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      disable memory to memory mode
 219:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 224:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_memory_to_memory_disable(uint32_t dma_periph, dma_channel_enum channelx)
 228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_M2M;
 234:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 237:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      enable DMA channel 
 238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 241:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 242:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 244:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none 
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_channel_enable(uint32_t dma_periph, dma_channel_enum channelx)
 247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 248:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
ARM GAS  /tmp/ccFifuH7.s 			page 6


 250:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CHEN;
 253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 254:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      disable DMA channel 
 257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 260:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none 
 264:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_channel_disable(uint32_t dma_periph, dma_channel_enum channelx)
 266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 270:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
 272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 273:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 275:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      set DMA peripheral base address  
 276:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 279:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 280:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  address: peripheral base address
 282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none 
 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_periph_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = address;
 292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 295:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      set DMA memory base address  
 296:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 297:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 301:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  address: memory base address
 302:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 303:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none 
 304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 305:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_memory_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 306:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
ARM GAS  /tmp/ccFifuH7.s 			page 7


 307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 309:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 310:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = address;
 312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 313:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 314:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 315:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      set the number of remaining data to be transferred by the DMA 
 316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 317:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 319:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 321:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        0x0000-0xFFFF
 323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none 
 325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 326:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number)
 327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 330:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (number & DMA_CHANNEL_CNT_MASK);
 333:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 335:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      get the number of remaining data to be transferred by the DMA  
 337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 338:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 339:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 341:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 342:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 343:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     uint32_t: the number of remaining data to be transferred by the DMA 
 344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 345:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** uint32_t dma_transfer_number_get(uint32_t dma_periph, dma_channel_enum channelx)
 346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     return (uint32_t)DMA_CHCNT(dma_periph, channelx);
 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 353:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 354:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      configure priority level of DMA channel 
 356:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 357:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 358:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 360:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 361:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  priority: priority level of this channel
 362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
ARM GAS  /tmp/ccFifuH7.s 			page 8


 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 365:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 366:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 367:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 368:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none 
 369:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 370:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_priority_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t priority)
 371:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 372:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     uint32_t ctl;
 373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 376:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 378:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* acquire DMA_CHxCTL register */
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 380:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 381:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl |= priority;
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 384:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 386:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 387:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      configure transfer data size of memory 
 388:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 390:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 391:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 392:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 393:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  mwidth: transfer data width of memory
 394:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 395:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data width of memory is 8-bit
 396:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data width of memory is 16-bit
 397:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data width of memory is 32-bit
 398:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 399:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 400:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 401:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_memory_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t mwidth)
 402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 403:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     uint32_t ctl;
 404:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 407:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 408:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 409:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* acquire DMA_CHxCTL register */
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 411:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 412:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl |= mwidth;
 414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 415:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 417:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 418:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      configure transfer data size of peripheral 
 419:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
ARM GAS  /tmp/ccFifuH7.s 			page 9


 421:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 422:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 423:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 424:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  pwidth: transfer data width of peripheral
 425:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 426:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data width of peripheral is 8-bit
 427:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data width of peripheral is 16-bit
 428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data width of peripheral is 32-bit
 429:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 432:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_periph_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t pwidth)
 433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 434:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     uint32_t ctl;
 435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 439:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 440:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* acquire DMA_CHxCTL register */
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 442:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl |= pwidth;
 445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 446:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 447:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 449:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      enable next address increasement algorithm of memory  
 450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 452:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 454:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 456:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 457:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_memory_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 462:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 463:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 465:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 466:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 467:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      disable next address increasement algorithm of memory  
 469:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 472:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 477:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_memory_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
ARM GAS  /tmp/ccFifuH7.s 			page 10


 478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 481:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 482:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 484:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 485:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 486:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 487:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      enable next address increasement algorithm of peripheral
 488:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 489:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 490:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 491:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 492:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 493:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 496:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_periph_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 498:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 500:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 506:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      disable next address increasement algorithm of peripheral 
 507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 508:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 509:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 510:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below: 
 511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 514:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_periph_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
 516:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 519:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 520:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 523:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      configure the direction of data transfer on the channel  
 526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel 
 529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  direction: specify the direction of data transfer
 532:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 533:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_PERIPHERAL_TO_MEMORY: read from peripheral and write to memory
 534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_MEMORY_TO_PERIPHERAL: read from memory and write to peripheral
ARM GAS  /tmp/ccFifuH7.s 			page 11


 535:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 537:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_transfer_direction_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t directi
 539:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 542:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 544:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == direction){
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 546:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     } else {
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 549:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      check DMA flag is set or not 
 553:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 554:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 555:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel to get flag
 556:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  flag: specify get which flag
 558:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 559:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 560:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 561:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 562:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 563:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 564:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     FlagStatus: SET or RESET
 565:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 566:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** FlagStatus dma_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 567:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 568:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     FlagStatus reval;
 569:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 570:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* check whether the flag is set or not */
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(RESET != (DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx))){
 572:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         reval = SET;
 573:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }else{
 574:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         reval = RESET;
 575:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 576:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 577:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     return reval;
 578:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 579:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 580:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      clear the flag of a DMA channel
 582:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 583:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel to clear flag
 585:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 586:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 587:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  flag: specify get which flag
 588:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 590:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 591:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
ARM GAS  /tmp/ccFifuH7.s 			page 12


 592:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 593:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 594:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 595:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 596:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 597:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 599:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 600:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 601:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 602:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      check DMA flag and interrupt enable bit is set or not 
 603:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 604:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 605:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel to get flag
 606:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 607:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  flag: specify get which flag
 609:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 610:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 613:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 614:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     FlagStatus: SET or RESET
 615:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 616:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** FlagStatus dma_interrupt_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 618:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 619:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 620:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     switch(flag){
 621:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         case DMA_INT_FLAG_FTF:
 622:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             /* check whether the full transfer finish interrupt flag is set and enabled */
 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 625:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 626:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         case DMA_INT_FLAG_HTF:
 627:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             /* check whether the half transfer finish interrupt flag is set and enabled */
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 631:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         case DMA_INT_FLAG_ERR:
 632:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             /* check whether the error interrupt flag is set and enabled */
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 635:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 636:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         default:
 637:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             DMA_WRONG_HANDLE
 638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         }
 639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 640:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* when the interrupt flag is set and enabled, return SET */
 641:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if((0U != interrupt_flag) && (0U != interrupt_enable)){
 642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         return SET;
 643:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }else{
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         return RESET;
 645:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 647:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 648:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
ARM GAS  /tmp/ccFifuH7.s 			page 13


 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      clear the interrupt flag of a DMA channel
 650:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 651:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 652:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel
 653:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 654:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 655:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  flag: specify get which flag
 656:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 657:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_INT_FLAG_G: global interrupt flag of channel
 658:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 659:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 660:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 661:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 662:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 664:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_interrupt_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 665:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 667:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 668:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 669:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 670:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      enable DMA interrupt
 671:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 672:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 673:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel 
 674:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 675:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 676:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  source: specify which interrupt to enbale
 677:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 one or more parameters can be selected which are shown as below
 678:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 679:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 680:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 681:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 682:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 683:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 684:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_interrupt_enable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 685:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 688:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 689:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= source;
 691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 692:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 693:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 694:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      disable DMA interrupt
 695:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 696:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 697:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel 
 698:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 700:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  source: specify which interrupt to disbale
 701:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 one or more parameters can be selected which are shown as below
 702:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 703:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 704:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 705:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
ARM GAS  /tmp/ccFifuH7.s 			page 14


 706:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     none
 707:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 708:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** void dma_interrupt_disable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 709:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 712:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~source;
 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 716:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 717:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** /*!
 718:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \brief      check whether peripheral matches channels or not
 719:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 720:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMAx(x=0,1)
 721:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[in]  channelx: specified DMA channel 
 722:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****                 only one parameter can be selected which is shown as below:
 723:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****       \arg        DMA_CHx(x=0..6)
 724:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \param[out] none
 725:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     \retval     ErrStatus: SUCCESS or ERROR
 726:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** */
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx)
  38              		.loc 1 727 18 view .LVU2
  39              	.LBB5:
 728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ErrStatus val = SUCCESS;
  40              		.loc 1 729 5 view .LVU3
 730:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(DMA1 == dma_periph){
  41              		.loc 1 731 5 view .LVU4
  42              		.loc 1 731 7 is_stmt 0 view .LVU5
  43 0000 0D4B     		ldr	r3, .L5
  44 0002 9842     		cmp	r0, r3
  45 0004 15D0     		beq	.L4
  46              	.LVL1:
  47              	.L2:
  48              		.loc 1 731 7 view .LVU6
  49              	.LBE5:
  50              	.LBE4:
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* reset DMA channel registers */
  51              		.loc 1 62 5 is_stmt 1 view .LVU7
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* reset DMA channel registers */
  52              		.loc 1 62 37 is_stmt 0 view .LVU8
  53 0006 4FEA810C 		lsl	ip, r1, #2
  54 000a 01EB8101 		add	r1, r1, r1, lsl #2
  55              	.LVL2:
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* reset DMA channel registers */
  56              		.loc 1 62 37 view .LVU9
  57 000e 00EB8103 		add	r3, r0, r1, lsl #2
  58 0012 9A68     		ldr	r2, [r3, #8]
  59 0014 22F00102 		bic	r2, r2, #1
  60 0018 9A60     		str	r2, [r3, #8]
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  61              		.loc 1 64 5 is_stmt 1 view .LVU10
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  62              		.loc 1 64 37 is_stmt 0 view .LVU11
  63 001a 0022     		movs	r2, #0
ARM GAS  /tmp/ccFifuH7.s 			page 15


  64 001c 9A60     		str	r2, [r3, #8]
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  65              		.loc 1 65 5 is_stmt 1 view .LVU12
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  66              		.loc 1 65 37 is_stmt 0 view .LVU13
  67 001e DA60     		str	r2, [r3, #12]
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  68              		.loc 1 66 5 is_stmt 1 view .LVU14
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  69              		.loc 1 66 39 is_stmt 0 view .LVU15
  70 0020 1A61     		str	r2, [r3, #16]
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  71              		.loc 1 67 5 is_stmt 1 view .LVU16
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  72              		.loc 1 67 39 is_stmt 0 view .LVU17
  73 0022 5A61     		str	r2, [r3, #20]
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
  74              		.loc 1 68 5 is_stmt 1 view .LVU18
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
  75              		.loc 1 68 26 is_stmt 0 view .LVU19
  76 0024 4268     		ldr	r2, [r0, #4]
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
  77              		.loc 1 68 29 view .LVU20
  78 0026 0F23     		movs	r3, #15
  79 0028 03FA0CF3 		lsl	r3, r3, ip
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
  80              		.loc 1 68 26 view .LVU21
  81 002c 1343     		orrs	r3, r3, r2
  82 002e 4360     		str	r3, [r0, #4]
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
  83              		.loc 1 69 1 view .LVU22
  84 0030 7047     		bx	lr
  85              	.LVL3:
  86              	.L4:
  87              	.LBB7:
  88              	.LBB6:
 732:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         if(channelx > DMA_CH4){
  89              		.loc 1 733 9 is_stmt 1 view .LVU23
 734:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 735:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         }
 736:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 737:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 738:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     return val;
  90              		.loc 1 738 5 view .LVU24
  91              		.loc 1 738 5 is_stmt 0 view .LVU25
  92              	.LBE6:
  93              	.LBE7:
  57:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
  94              		.loc 1 57 7 view .LVU26
  95 0032 0429     		cmp	r1, #4
  96 0034 E7D9     		bls	.L2
  97              	.L3:
  58:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
  98              		.loc 1 58 9 is_stmt 1 discriminator 1 view .LVU27
  58:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
  99              		.loc 1 58 9 discriminator 1 view .LVU28
ARM GAS  /tmp/ccFifuH7.s 			page 16


  58:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 100              		.loc 1 58 9 discriminator 1 view .LVU29
 101 0036 FEE7     		b	.L3
 102              	.L6:
 103              		.align	2
 104              	.L5:
 105 0038 00040240 		.word	1073873920
 106              		.cfi_endproc
 107              	.LFE119:
 109              		.section	.text.dma_struct_para_init,"ax",%progbits
 110              		.align	1
 111              		.global	dma_struct_para_init
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 115              		.fpu fpv4-sp-d16
 117              	dma_struct_para_init:
 118              	.LVL4:
 119              	.LFB120:
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(NULL == init_struct){
 120              		.loc 1 78 1 view -0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124              		@ link register save eliminated.
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 125              		.loc 1 79 5 view .LVU31
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 126              		.loc 1 79 7 is_stmt 0 view .LVU32
 127 0000 50B1     		cbz	r0, .L9
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->periph_width = 0U; 
 128              		.loc 1 84 5 is_stmt 1 view .LVU33
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->periph_width = 0U; 
 129              		.loc 1 84 31 is_stmt 0 view .LVU34
 130 0002 0022     		movs	r2, #0
 131 0004 0260     		str	r2, [r0]
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
 132              		.loc 1 85 5 is_stmt 1 view .LVU35
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
 133              		.loc 1 85 31 is_stmt 0 view .LVU36
 134 0006 4260     		str	r2, [r0, #4]
  86:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->memory_addr  = 0U;
 135              		.loc 1 86 5 is_stmt 1 view .LVU37
  86:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->memory_addr  = 0U;
 136              		.loc 1 86 31 is_stmt 0 view .LVU38
 137 0008 0276     		strb	r2, [r0, #24]
  87:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->memory_width = 0U;
 138              		.loc 1 87 5 is_stmt 1 view .LVU39
  87:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->memory_width = 0U;
 139              		.loc 1 87 31 is_stmt 0 view .LVU40
 140 000a 8260     		str	r2, [r0, #8]
  88:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
 141              		.loc 1 88 5 is_stmt 1 view .LVU41
  88:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
 142              		.loc 1 88 31 is_stmt 0 view .LVU42
 143 000c C260     		str	r2, [r0, #12]
  89:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->number       = 0U;
ARM GAS  /tmp/ccFifuH7.s 			page 17


 144              		.loc 1 89 5 is_stmt 1 view .LVU43
  89:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->number       = 0U;
 145              		.loc 1 89 31 is_stmt 0 view .LVU44
 146 000e 4276     		strb	r2, [r0, #25]
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
 147              		.loc 1 90 5 is_stmt 1 view .LVU45
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
 148              		.loc 1 90 31 is_stmt 0 view .LVU46
 149 0010 0261     		str	r2, [r0, #16]
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
 150              		.loc 1 91 5 is_stmt 1 view .LVU47
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
 151              		.loc 1 91 31 is_stmt 0 view .LVU48
 152 0012 8276     		strb	r2, [r0, #26]
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 153              		.loc 1 92 5 is_stmt 1 view .LVU49
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 154              		.loc 1 92 31 is_stmt 0 view .LVU50
 155 0014 4261     		str	r2, [r0, #20]
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 156              		.loc 1 93 1 view .LVU51
 157 0016 7047     		bx	lr
 158              	.L9:
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 159              		.loc 1 80 9 is_stmt 1 discriminator 1 view .LVU52
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 160              		.loc 1 80 9 discriminator 1 view .LVU53
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 161              		.loc 1 80 9 discriminator 1 view .LVU54
 162 0018 FEE7     		b	.L9
 163              		.cfi_endproc
 164              	.LFE120:
 166              		.section	.text.dma_init,"ax",%progbits
 167              		.align	1
 168              		.global	dma_init
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu fpv4-sp-d16
 174              	dma_init:
 175              	.LVL5:
 176              	.LFB121:
 116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     uint32_t ctl;
 177              		.loc 1 116 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 0
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181              		@ link register save eliminated.
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 182              		.loc 1 117 5 view .LVU56
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 183              		.loc 1 119 5 view .LVU57
 184              	.LBB10:
 185              	.LBI10:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 186              		.loc 1 727 18 view .LVU58
 187              	.LBB11:
ARM GAS  /tmp/ccFifuH7.s 			page 18


 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 188              		.loc 1 729 5 view .LVU59
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 189              		.loc 1 731 5 view .LVU60
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 190              		.loc 1 731 7 is_stmt 0 view .LVU61
 191 0000 1D4B     		ldr	r3, .L22
 192 0002 9842     		cmp	r0, r3
 193 0004 2FD0     		beq	.L21
 194              	.LVL6:
 195              	.L11:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 196              		.loc 1 731 7 view .LVU62
 197              	.LBE11:
 198              	.LBE10:
 116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     uint32_t ctl;
 199              		.loc 1 116 1 view .LVU63
 200 0006 10B4     		push	{r4}
 201              		.cfi_def_cfa_offset 4
 202              		.cfi_offset 4, -4
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 203              		.loc 1 124 5 is_stmt 1 view .LVU64
 204 0008 01EB8101 		add	r1, r1, r1, lsl #2
 205              	.LVL7:
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 206              		.loc 1 124 5 is_stmt 0 view .LVU65
 207 000c 00EB8103 		add	r3, r0, r1, lsl #2
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 208              		.loc 1 124 52 view .LVU66
 209 0010 1168     		ldr	r1, [r2]
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 210              		.loc 1 124 39 view .LVU67
 211 0012 1961     		str	r1, [r3, #16]
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 212              		.loc 1 127 5 is_stmt 1 view .LVU68
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 213              		.loc 1 127 52 is_stmt 0 view .LVU69
 214 0014 9168     		ldr	r1, [r2, #8]
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 215              		.loc 1 127 39 view .LVU70
 216 0016 5961     		str	r1, [r3, #20]
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 217              		.loc 1 130 5 is_stmt 1 view .LVU71
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 218              		.loc 1 130 60 is_stmt 0 view .LVU72
 219 0018 118A     		ldrh	r1, [r2, #16]
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 220              		.loc 1 130 37 view .LVU73
 221 001a D960     		str	r1, [r3, #12]
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 222              		.loc 1 133 5 is_stmt 1 view .LVU74
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 223              		.loc 1 133 9 is_stmt 0 view .LVU75
 224 001c 9868     		ldr	r0, [r3, #8]
 225              	.LVL8:
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 226              		.loc 1 134 5 is_stmt 1 view .LVU76
ARM GAS  /tmp/ccFifuH7.s 			page 19


 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 227              		.loc 1 134 9 is_stmt 0 view .LVU77
 228 001e 20F47C50 		bic	r0, r0, #16128
 229              	.LVL9:
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 230              		.loc 1 135 5 is_stmt 1 view .LVU78
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 231              		.loc 1 135 39 is_stmt 0 view .LVU79
 232 0022 5168     		ldr	r1, [r2, #4]
 233 0024 D468     		ldr	r4, [r2, #12]
 234 0026 2143     		orrs	r1, r1, r4
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 235              		.loc 1 135 67 view .LVU80
 236 0028 5469     		ldr	r4, [r2, #20]
 237 002a 2143     		orrs	r1, r1, r4
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 238              		.loc 1 135 9 view .LVU81
 239 002c 0143     		orrs	r1, r1, r0
 240              	.LVL10:
 136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 241              		.loc 1 136 5 is_stmt 1 view .LVU82
 136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 242              		.loc 1 136 37 is_stmt 0 view .LVU83
 243 002e 9960     		str	r1, [r3, #8]
 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 244              		.loc 1 139 5 is_stmt 1 view .LVU84
 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 245              		.loc 1 139 7 is_stmt 0 view .LVU85
 246 0030 117E     		ldrb	r1, [r2, #24]	@ zero_extendqisi2
 247              	.LVL11:
 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 248              		.loc 1 139 7 view .LVU86
 249 0032 0129     		cmp	r1, #1
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }else{
 250              		.loc 1 140 9 is_stmt 1 view .LVU87
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }else{
 251              		.loc 1 140 41 is_stmt 0 view .LVU88
 252 0034 9968     		ldr	r1, [r3, #8]
 253 0036 0CBF     		ite	eq
 254 0038 41F04001 		orreq	r1, r1, #64
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 255              		.loc 1 142 9 is_stmt 1 view .LVU89
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 256              		.loc 1 142 41 is_stmt 0 view .LVU90
 257 003c 21F04001 		bicne	r1, r1, #64
 258 0040 9960     		str	r1, [r3, #8]
 259              	.LVL12:
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 260              		.loc 1 146 5 is_stmt 1 view .LVU91
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 261              		.loc 1 146 7 is_stmt 0 view .LVU92
 262 0042 517E     		ldrb	r1, [r2, #25]	@ zero_extendqisi2
 263 0044 0129     		cmp	r1, #1
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }else{
 264              		.loc 1 147 9 is_stmt 1 view .LVU93
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }else{
 265              		.loc 1 147 41 is_stmt 0 view .LVU94
ARM GAS  /tmp/ccFifuH7.s 			page 20


 266 0046 9968     		ldr	r1, [r3, #8]
 267 0048 0CBF     		ite	eq
 268 004a 41F08001 		orreq	r1, r1, #128
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 269              		.loc 1 149 9 is_stmt 1 view .LVU95
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 270              		.loc 1 149 41 is_stmt 0 view .LVU96
 271 004e 21F08001 		bicne	r1, r1, #128
 272 0052 9960     		str	r1, [r3, #8]
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 273              		.loc 1 153 5 is_stmt 1 view .LVU97
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 274              		.loc 1 153 7 is_stmt 0 view .LVU98
 275 0054 927E     		ldrb	r2, [r2, #26]	@ zero_extendqisi2
 276              	.LVL13:
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 277              		.loc 1 153 7 view .LVU99
 278 0056 4AB9     		cbnz	r2, .L17
 154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }else{
 279              		.loc 1 154 9 is_stmt 1 view .LVU100
 154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }else{
 280              		.loc 1 154 41 is_stmt 0 view .LVU101
 281 0058 9A68     		ldr	r2, [r3, #8]
 282 005a 22F01002 		bic	r2, r2, #16
 283 005e 9A60     		str	r2, [r3, #8]
 284              	.L10:
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 285              		.loc 1 158 1 view .LVU102
 286 0060 5DF8044B 		ldr	r4, [sp], #4
 287              		.cfi_restore 4
 288              		.cfi_def_cfa_offset 0
 289 0064 7047     		bx	lr
 290              	.LVL14:
 291              	.L21:
 292              	.LBB13:
 293              	.LBB12:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 294              		.loc 1 733 9 is_stmt 1 view .LVU103
 295              		.loc 1 738 5 view .LVU104
 296              		.loc 1 738 5 is_stmt 0 view .LVU105
 297              	.LBE12:
 298              	.LBE13:
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 299              		.loc 1 119 7 view .LVU106
 300 0066 0429     		cmp	r1, #4
 301 0068 CDD9     		bls	.L11
 302              	.L12:
 120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 303              		.loc 1 120 9 is_stmt 1 discriminator 1 view .LVU107
 120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 304              		.loc 1 120 9 discriminator 1 view .LVU108
 120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 305              		.loc 1 120 9 discriminator 1 view .LVU109
 306 006a FEE7     		b	.L12
 307              	.LVL15:
 308              	.L17:
 309              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccFifuH7.s 			page 21


 310              		.cfi_offset 4, -4
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     } 
 311              		.loc 1 156 9 view .LVU110
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     } 
 312              		.loc 1 156 41 is_stmt 0 view .LVU111
 313 006c 9A68     		ldr	r2, [r3, #8]
 314 006e 42F01002 		orr	r2, r2, #16
 315 0072 9A60     		str	r2, [r3, #8]
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 316              		.loc 1 158 1 view .LVU112
 317 0074 F4E7     		b	.L10
 318              	.L23:
 319 0076 00BF     		.align	2
 320              	.L22:
 321 0078 00040240 		.word	1073873920
 322              		.cfi_endproc
 323              	.LFE121:
 325              		.section	.text.dma_circulation_enable,"ax",%progbits
 326              		.align	1
 327              		.global	dma_circulation_enable
 328              		.syntax unified
 329              		.thumb
 330              		.thumb_func
 331              		.fpu fpv4-sp-d16
 333              	dma_circulation_enable:
 334              	.LVL16:
 335              	.LFB122:
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 336              		.loc 1 171 1 is_stmt 1 view -0
 337              		.cfi_startproc
 338              		@ args = 0, pretend = 0, frame = 0
 339              		@ frame_needed = 0, uses_anonymous_args = 0
 340              		@ link register save eliminated.
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 341              		.loc 1 172 5 view .LVU114
 342              	.LBB16:
 343              	.LBI16:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 344              		.loc 1 727 18 view .LVU115
 345              	.LBB17:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 346              		.loc 1 729 5 view .LVU116
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 347              		.loc 1 731 5 view .LVU117
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 348              		.loc 1 731 7 is_stmt 0 view .LVU118
 349 0000 074B     		ldr	r3, .L28
 350 0002 9842     		cmp	r0, r3
 351 0004 08D0     		beq	.L27
 352              	.LVL17:
 353              	.L25:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 354              		.loc 1 731 7 view .LVU119
 355              	.LBE17:
 356              	.LBE16:
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 357              		.loc 1 176 5 is_stmt 1 view .LVU120
ARM GAS  /tmp/ccFifuH7.s 			page 22


 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 358              		.loc 1 176 37 is_stmt 0 view .LVU121
 359 0006 01EB8101 		add	r1, r1, r1, lsl #2
 360              	.LVL18:
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 361              		.loc 1 176 37 view .LVU122
 362 000a 8B00     		lsls	r3, r1, #2
 363 000c 0830     		adds	r0, r0, #8
 364              	.LVL19:
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 365              		.loc 1 176 37 view .LVU123
 366 000e 1A58     		ldr	r2, [r3, r0]
 367 0010 42F02002 		orr	r2, r2, #32
 368 0014 1A50     		str	r2, [r3, r0]
 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 369              		.loc 1 177 1 view .LVU124
 370 0016 7047     		bx	lr
 371              	.LVL20:
 372              	.L27:
 373              	.LBB19:
 374              	.LBB18:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 375              		.loc 1 733 9 is_stmt 1 view .LVU125
 376              		.loc 1 738 5 view .LVU126
 377              		.loc 1 738 5 is_stmt 0 view .LVU127
 378              	.LBE18:
 379              	.LBE19:
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 380              		.loc 1 172 7 view .LVU128
 381 0018 0429     		cmp	r1, #4
 382 001a F4D9     		bls	.L25
 383              	.L26:
 173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 384              		.loc 1 173 9 is_stmt 1 discriminator 1 view .LVU129
 173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 385              		.loc 1 173 9 discriminator 1 view .LVU130
 173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 386              		.loc 1 173 9 discriminator 1 view .LVU131
 387 001c FEE7     		b	.L26
 388              	.L29:
 389 001e 00BF     		.align	2
 390              	.L28:
 391 0020 00040240 		.word	1073873920
 392              		.cfi_endproc
 393              	.LFE122:
 395              		.section	.text.dma_circulation_disable,"ax",%progbits
 396              		.align	1
 397              		.global	dma_circulation_disable
 398              		.syntax unified
 399              		.thumb
 400              		.thumb_func
 401              		.fpu fpv4-sp-d16
 403              	dma_circulation_disable:
 404              	.LVL21:
 405              	.LFB123:
 190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 406              		.loc 1 190 1 view -0
ARM GAS  /tmp/ccFifuH7.s 			page 23


 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 0
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410              		@ link register save eliminated.
 191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 411              		.loc 1 191 5 view .LVU133
 412              	.LBB22:
 413              	.LBI22:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 414              		.loc 1 727 18 view .LVU134
 415              	.LBB23:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 416              		.loc 1 729 5 view .LVU135
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 417              		.loc 1 731 5 view .LVU136
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 418              		.loc 1 731 7 is_stmt 0 view .LVU137
 419 0000 074B     		ldr	r3, .L34
 420 0002 9842     		cmp	r0, r3
 421 0004 08D0     		beq	.L33
 422              	.LVL22:
 423              	.L31:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 424              		.loc 1 731 7 view .LVU138
 425              	.LBE23:
 426              	.LBE22:
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 427              		.loc 1 195 5 is_stmt 1 view .LVU139
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 428              		.loc 1 195 37 is_stmt 0 view .LVU140
 429 0006 01EB8101 		add	r1, r1, r1, lsl #2
 430              	.LVL23:
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 431              		.loc 1 195 37 view .LVU141
 432 000a 8B00     		lsls	r3, r1, #2
 433 000c 0830     		adds	r0, r0, #8
 434              	.LVL24:
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 435              		.loc 1 195 37 view .LVU142
 436 000e 1A58     		ldr	r2, [r3, r0]
 437 0010 22F02002 		bic	r2, r2, #32
 438 0014 1A50     		str	r2, [r3, r0]
 196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 439              		.loc 1 196 1 view .LVU143
 440 0016 7047     		bx	lr
 441              	.LVL25:
 442              	.L33:
 443              	.LBB25:
 444              	.LBB24:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 445              		.loc 1 733 9 is_stmt 1 view .LVU144
 446              		.loc 1 738 5 view .LVU145
 447              		.loc 1 738 5 is_stmt 0 view .LVU146
 448              	.LBE24:
 449              	.LBE25:
 191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 450              		.loc 1 191 7 view .LVU147
ARM GAS  /tmp/ccFifuH7.s 			page 24


 451 0018 0429     		cmp	r1, #4
 452 001a F4D9     		bls	.L31
 453              	.L32:
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 454              		.loc 1 192 9 is_stmt 1 discriminator 1 view .LVU148
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 455              		.loc 1 192 9 discriminator 1 view .LVU149
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 456              		.loc 1 192 9 discriminator 1 view .LVU150
 457 001c FEE7     		b	.L32
 458              	.L35:
 459 001e 00BF     		.align	2
 460              	.L34:
 461 0020 00040240 		.word	1073873920
 462              		.cfi_endproc
 463              	.LFE123:
 465              		.section	.text.dma_memory_to_memory_enable,"ax",%progbits
 466              		.align	1
 467              		.global	dma_memory_to_memory_enable
 468              		.syntax unified
 469              		.thumb
 470              		.thumb_func
 471              		.fpu fpv4-sp-d16
 473              	dma_memory_to_memory_enable:
 474              	.LVL26:
 475              	.LFB124:
 209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 476              		.loc 1 209 1 view -0
 477              		.cfi_startproc
 478              		@ args = 0, pretend = 0, frame = 0
 479              		@ frame_needed = 0, uses_anonymous_args = 0
 480              		@ link register save eliminated.
 210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 481              		.loc 1 210 5 view .LVU152
 482              	.LBB28:
 483              	.LBI28:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 484              		.loc 1 727 18 view .LVU153
 485              	.LBB29:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 486              		.loc 1 729 5 view .LVU154
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 487              		.loc 1 731 5 view .LVU155
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 488              		.loc 1 731 7 is_stmt 0 view .LVU156
 489 0000 074B     		ldr	r3, .L40
 490 0002 9842     		cmp	r0, r3
 491 0004 08D0     		beq	.L39
 492              	.LVL27:
 493              	.L37:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 494              		.loc 1 731 7 view .LVU157
 495              	.LBE29:
 496              	.LBE28:
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 497              		.loc 1 214 5 is_stmt 1 view .LVU158
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
ARM GAS  /tmp/ccFifuH7.s 			page 25


 498              		.loc 1 214 37 is_stmt 0 view .LVU159
 499 0006 01EB8101 		add	r1, r1, r1, lsl #2
 500              	.LVL28:
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 501              		.loc 1 214 37 view .LVU160
 502 000a 8B00     		lsls	r3, r1, #2
 503 000c 0830     		adds	r0, r0, #8
 504              	.LVL29:
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 505              		.loc 1 214 37 view .LVU161
 506 000e 1A58     		ldr	r2, [r3, r0]
 507 0010 42F48042 		orr	r2, r2, #16384
 508 0014 1A50     		str	r2, [r3, r0]
 215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 509              		.loc 1 215 1 view .LVU162
 510 0016 7047     		bx	lr
 511              	.LVL30:
 512              	.L39:
 513              	.LBB31:
 514              	.LBB30:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 515              		.loc 1 733 9 is_stmt 1 view .LVU163
 516              		.loc 1 738 5 view .LVU164
 517              		.loc 1 738 5 is_stmt 0 view .LVU165
 518              	.LBE30:
 519              	.LBE31:
 210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 520              		.loc 1 210 7 view .LVU166
 521 0018 0429     		cmp	r1, #4
 522 001a F4D9     		bls	.L37
 523              	.L38:
 211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 524              		.loc 1 211 9 is_stmt 1 discriminator 1 view .LVU167
 211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 525              		.loc 1 211 9 discriminator 1 view .LVU168
 211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 526              		.loc 1 211 9 discriminator 1 view .LVU169
 527 001c FEE7     		b	.L38
 528              	.L41:
 529 001e 00BF     		.align	2
 530              	.L40:
 531 0020 00040240 		.word	1073873920
 532              		.cfi_endproc
 533              	.LFE124:
 535              		.section	.text.dma_memory_to_memory_disable,"ax",%progbits
 536              		.align	1
 537              		.global	dma_memory_to_memory_disable
 538              		.syntax unified
 539              		.thumb
 540              		.thumb_func
 541              		.fpu fpv4-sp-d16
 543              	dma_memory_to_memory_disable:
 544              	.LVL31:
 545              	.LFB125:
 228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 546              		.loc 1 228 1 view -0
 547              		.cfi_startproc
ARM GAS  /tmp/ccFifuH7.s 			page 26


 548              		@ args = 0, pretend = 0, frame = 0
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 550              		@ link register save eliminated.
 229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 551              		.loc 1 229 5 view .LVU171
 552              	.LBB34:
 553              	.LBI34:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 554              		.loc 1 727 18 view .LVU172
 555              	.LBB35:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 556              		.loc 1 729 5 view .LVU173
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 557              		.loc 1 731 5 view .LVU174
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 558              		.loc 1 731 7 is_stmt 0 view .LVU175
 559 0000 074B     		ldr	r3, .L46
 560 0002 9842     		cmp	r0, r3
 561 0004 08D0     		beq	.L45
 562              	.LVL32:
 563              	.L43:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 564              		.loc 1 731 7 view .LVU176
 565              	.LBE35:
 566              	.LBE34:
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 567              		.loc 1 233 5 is_stmt 1 view .LVU177
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 568              		.loc 1 233 37 is_stmt 0 view .LVU178
 569 0006 01EB8101 		add	r1, r1, r1, lsl #2
 570              	.LVL33:
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 571              		.loc 1 233 37 view .LVU179
 572 000a 8B00     		lsls	r3, r1, #2
 573 000c 0830     		adds	r0, r0, #8
 574              	.LVL34:
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 575              		.loc 1 233 37 view .LVU180
 576 000e 1A58     		ldr	r2, [r3, r0]
 577 0010 22F48042 		bic	r2, r2, #16384
 578 0014 1A50     		str	r2, [r3, r0]
 234:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 579              		.loc 1 234 1 view .LVU181
 580 0016 7047     		bx	lr
 581              	.LVL35:
 582              	.L45:
 583              	.LBB37:
 584              	.LBB36:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 585              		.loc 1 733 9 is_stmt 1 view .LVU182
 586              		.loc 1 738 5 view .LVU183
 587              		.loc 1 738 5 is_stmt 0 view .LVU184
 588              	.LBE36:
 589              	.LBE37:
 229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 590              		.loc 1 229 7 view .LVU185
 591 0018 0429     		cmp	r1, #4
ARM GAS  /tmp/ccFifuH7.s 			page 27


 592 001a F4D9     		bls	.L43
 593              	.L44:
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 594              		.loc 1 230 9 is_stmt 1 discriminator 1 view .LVU186
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 595              		.loc 1 230 9 discriminator 1 view .LVU187
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 596              		.loc 1 230 9 discriminator 1 view .LVU188
 597 001c FEE7     		b	.L44
 598              	.L47:
 599 001e 00BF     		.align	2
 600              	.L46:
 601 0020 00040240 		.word	1073873920
 602              		.cfi_endproc
 603              	.LFE125:
 605              		.section	.text.dma_channel_enable,"ax",%progbits
 606              		.align	1
 607              		.global	dma_channel_enable
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 611              		.fpu fpv4-sp-d16
 613              	dma_channel_enable:
 614              	.LVL36:
 615              	.LFB126:
 247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 616              		.loc 1 247 1 view -0
 617              		.cfi_startproc
 618              		@ args = 0, pretend = 0, frame = 0
 619              		@ frame_needed = 0, uses_anonymous_args = 0
 620              		@ link register save eliminated.
 248:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 621              		.loc 1 248 5 view .LVU190
 622              	.LBB40:
 623              	.LBI40:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 624              		.loc 1 727 18 view .LVU191
 625              	.LBB41:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 626              		.loc 1 729 5 view .LVU192
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 627              		.loc 1 731 5 view .LVU193
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 628              		.loc 1 731 7 is_stmt 0 view .LVU194
 629 0000 074B     		ldr	r3, .L52
 630 0002 9842     		cmp	r0, r3
 631 0004 08D0     		beq	.L51
 632              	.LVL37:
 633              	.L49:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 634              		.loc 1 731 7 view .LVU195
 635              	.LBE41:
 636              	.LBE40:
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 637              		.loc 1 252 5 is_stmt 1 view .LVU196
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 638              		.loc 1 252 37 is_stmt 0 view .LVU197
ARM GAS  /tmp/ccFifuH7.s 			page 28


 639 0006 01EB8101 		add	r1, r1, r1, lsl #2
 640              	.LVL38:
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 641              		.loc 1 252 37 view .LVU198
 642 000a 8B00     		lsls	r3, r1, #2
 643 000c 0830     		adds	r0, r0, #8
 644              	.LVL39:
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 645              		.loc 1 252 37 view .LVU199
 646 000e 1A58     		ldr	r2, [r3, r0]
 647 0010 42F00102 		orr	r2, r2, #1
 648 0014 1A50     		str	r2, [r3, r0]
 253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 649              		.loc 1 253 1 view .LVU200
 650 0016 7047     		bx	lr
 651              	.LVL40:
 652              	.L51:
 653              	.LBB43:
 654              	.LBB42:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 655              		.loc 1 733 9 is_stmt 1 view .LVU201
 656              		.loc 1 738 5 view .LVU202
 657              		.loc 1 738 5 is_stmt 0 view .LVU203
 658              	.LBE42:
 659              	.LBE43:
 248:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 660              		.loc 1 248 7 view .LVU204
 661 0018 0429     		cmp	r1, #4
 662 001a F4D9     		bls	.L49
 663              	.L50:
 249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 664              		.loc 1 249 9 is_stmt 1 discriminator 1 view .LVU205
 249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 665              		.loc 1 249 9 discriminator 1 view .LVU206
 249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 666              		.loc 1 249 9 discriminator 1 view .LVU207
 667 001c FEE7     		b	.L50
 668              	.L53:
 669 001e 00BF     		.align	2
 670              	.L52:
 671 0020 00040240 		.word	1073873920
 672              		.cfi_endproc
 673              	.LFE126:
 675              		.section	.text.dma_channel_disable,"ax",%progbits
 676              		.align	1
 677              		.global	dma_channel_disable
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 681              		.fpu fpv4-sp-d16
 683              	dma_channel_disable:
 684              	.LVL41:
 685              	.LFB127:
 266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 686              		.loc 1 266 1 view -0
 687              		.cfi_startproc
 688              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccFifuH7.s 			page 29


 689              		@ frame_needed = 0, uses_anonymous_args = 0
 690              		@ link register save eliminated.
 267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 691              		.loc 1 267 5 view .LVU209
 692              	.LBB46:
 693              	.LBI46:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 694              		.loc 1 727 18 view .LVU210
 695              	.LBB47:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 696              		.loc 1 729 5 view .LVU211
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 697              		.loc 1 731 5 view .LVU212
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 698              		.loc 1 731 7 is_stmt 0 view .LVU213
 699 0000 074B     		ldr	r3, .L58
 700 0002 9842     		cmp	r0, r3
 701 0004 08D0     		beq	.L57
 702              	.LVL42:
 703              	.L55:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 704              		.loc 1 731 7 view .LVU214
 705              	.LBE47:
 706              	.LBE46:
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 707              		.loc 1 271 5 is_stmt 1 view .LVU215
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 708              		.loc 1 271 37 is_stmt 0 view .LVU216
 709 0006 01EB8101 		add	r1, r1, r1, lsl #2
 710              	.LVL43:
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 711              		.loc 1 271 37 view .LVU217
 712 000a 8B00     		lsls	r3, r1, #2
 713 000c 0830     		adds	r0, r0, #8
 714              	.LVL44:
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 715              		.loc 1 271 37 view .LVU218
 716 000e 1A58     		ldr	r2, [r3, r0]
 717 0010 22F00102 		bic	r2, r2, #1
 718 0014 1A50     		str	r2, [r3, r0]
 272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 719              		.loc 1 272 1 view .LVU219
 720 0016 7047     		bx	lr
 721              	.LVL45:
 722              	.L57:
 723              	.LBB49:
 724              	.LBB48:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 725              		.loc 1 733 9 is_stmt 1 view .LVU220
 726              		.loc 1 738 5 view .LVU221
 727              		.loc 1 738 5 is_stmt 0 view .LVU222
 728              	.LBE48:
 729              	.LBE49:
 267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 730              		.loc 1 267 7 view .LVU223
 731 0018 0429     		cmp	r1, #4
 732 001a F4D9     		bls	.L55
ARM GAS  /tmp/ccFifuH7.s 			page 30


 733              	.L56:
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 734              		.loc 1 268 9 is_stmt 1 discriminator 1 view .LVU224
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 735              		.loc 1 268 9 discriminator 1 view .LVU225
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 736              		.loc 1 268 9 discriminator 1 view .LVU226
 737 001c FEE7     		b	.L56
 738              	.L59:
 739 001e 00BF     		.align	2
 740              	.L58:
 741 0020 00040240 		.word	1073873920
 742              		.cfi_endproc
 743              	.LFE127:
 745              		.section	.text.dma_periph_address_config,"ax",%progbits
 746              		.align	1
 747              		.global	dma_periph_address_config
 748              		.syntax unified
 749              		.thumb
 750              		.thumb_func
 751              		.fpu fpv4-sp-d16
 753              	dma_periph_address_config:
 754              	.LVL46:
 755              	.LFB128:
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 756              		.loc 1 286 1 view -0
 757              		.cfi_startproc
 758              		@ args = 0, pretend = 0, frame = 0
 759              		@ frame_needed = 0, uses_anonymous_args = 0
 760              		@ link register save eliminated.
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 761              		.loc 1 287 5 view .LVU228
 762              	.LBB52:
 763              	.LBI52:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 764              		.loc 1 727 18 view .LVU229
 765              	.LBB53:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 766              		.loc 1 729 5 view .LVU230
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 767              		.loc 1 731 5 view .LVU231
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 768              		.loc 1 731 7 is_stmt 0 view .LVU232
 769 0000 054B     		ldr	r3, .L64
 770 0002 9842     		cmp	r0, r3
 771 0004 05D0     		beq	.L63
 772              	.LVL47:
 773              	.L61:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 774              		.loc 1 731 7 view .LVU233
 775              	.LBE53:
 776              	.LBE52:
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 777              		.loc 1 291 5 is_stmt 1 view .LVU234
 778 0006 01EB8101 		add	r1, r1, r1, lsl #2
 779              	.LVL48:
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
ARM GAS  /tmp/ccFifuH7.s 			page 31


 780              		.loc 1 291 5 is_stmt 0 view .LVU235
 781 000a 8B00     		lsls	r3, r1, #2
 782 000c 1030     		adds	r0, r0, #16
 783              	.LVL49:
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 784              		.loc 1 291 39 view .LVU236
 785 000e 1A50     		str	r2, [r3, r0]
 292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 786              		.loc 1 292 1 view .LVU237
 787 0010 7047     		bx	lr
 788              	.LVL50:
 789              	.L63:
 790              	.LBB55:
 791              	.LBB54:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 792              		.loc 1 733 9 is_stmt 1 view .LVU238
 793              		.loc 1 738 5 view .LVU239
 794              		.loc 1 738 5 is_stmt 0 view .LVU240
 795              	.LBE54:
 796              	.LBE55:
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 797              		.loc 1 287 7 view .LVU241
 798 0012 0429     		cmp	r1, #4
 799 0014 F7D9     		bls	.L61
 800              	.L62:
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 801              		.loc 1 288 9 is_stmt 1 discriminator 1 view .LVU242
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 802              		.loc 1 288 9 discriminator 1 view .LVU243
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 803              		.loc 1 288 9 discriminator 1 view .LVU244
 804 0016 FEE7     		b	.L62
 805              	.L65:
 806              		.align	2
 807              	.L64:
 808 0018 00040240 		.word	1073873920
 809              		.cfi_endproc
 810              	.LFE128:
 812              		.section	.text.dma_memory_address_config,"ax",%progbits
 813              		.align	1
 814              		.global	dma_memory_address_config
 815              		.syntax unified
 816              		.thumb
 817              		.thumb_func
 818              		.fpu fpv4-sp-d16
 820              	dma_memory_address_config:
 821              	.LVL51:
 822              	.LFB129:
 306:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 823              		.loc 1 306 1 view -0
 824              		.cfi_startproc
 825              		@ args = 0, pretend = 0, frame = 0
 826              		@ frame_needed = 0, uses_anonymous_args = 0
 827              		@ link register save eliminated.
 307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 828              		.loc 1 307 5 view .LVU246
 829              	.LBB58:
ARM GAS  /tmp/ccFifuH7.s 			page 32


 830              	.LBI58:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 831              		.loc 1 727 18 view .LVU247
 832              	.LBB59:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 833              		.loc 1 729 5 view .LVU248
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 834              		.loc 1 731 5 view .LVU249
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 835              		.loc 1 731 7 is_stmt 0 view .LVU250
 836 0000 054B     		ldr	r3, .L70
 837 0002 9842     		cmp	r0, r3
 838 0004 05D0     		beq	.L69
 839              	.LVL52:
 840              	.L67:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 841              		.loc 1 731 7 view .LVU251
 842              	.LBE59:
 843              	.LBE58:
 311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 844              		.loc 1 311 5 is_stmt 1 view .LVU252
 845 0006 01EB8101 		add	r1, r1, r1, lsl #2
 846              	.LVL53:
 311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 847              		.loc 1 311 5 is_stmt 0 view .LVU253
 848 000a 8B00     		lsls	r3, r1, #2
 849 000c 1430     		adds	r0, r0, #20
 850              	.LVL54:
 311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 851              		.loc 1 311 39 view .LVU254
 852 000e 1A50     		str	r2, [r3, r0]
 312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 853              		.loc 1 312 1 view .LVU255
 854 0010 7047     		bx	lr
 855              	.LVL55:
 856              	.L69:
 857              	.LBB61:
 858              	.LBB60:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 859              		.loc 1 733 9 is_stmt 1 view .LVU256
 860              		.loc 1 738 5 view .LVU257
 861              		.loc 1 738 5 is_stmt 0 view .LVU258
 862              	.LBE60:
 863              	.LBE61:
 307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 864              		.loc 1 307 7 view .LVU259
 865 0012 0429     		cmp	r1, #4
 866 0014 F7D9     		bls	.L67
 867              	.L68:
 308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 868              		.loc 1 308 9 is_stmt 1 discriminator 1 view .LVU260
 308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 869              		.loc 1 308 9 discriminator 1 view .LVU261
 308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 870              		.loc 1 308 9 discriminator 1 view .LVU262
 871 0016 FEE7     		b	.L68
 872              	.L71:
ARM GAS  /tmp/ccFifuH7.s 			page 33


 873              		.align	2
 874              	.L70:
 875 0018 00040240 		.word	1073873920
 876              		.cfi_endproc
 877              	.LFE129:
 879              		.section	.text.dma_transfer_number_config,"ax",%progbits
 880              		.align	1
 881              		.global	dma_transfer_number_config
 882              		.syntax unified
 883              		.thumb
 884              		.thumb_func
 885              		.fpu fpv4-sp-d16
 887              	dma_transfer_number_config:
 888              	.LVL56:
 889              	.LFB130:
 327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 890              		.loc 1 327 1 view -0
 891              		.cfi_startproc
 892              		@ args = 0, pretend = 0, frame = 0
 893              		@ frame_needed = 0, uses_anonymous_args = 0
 894              		@ link register save eliminated.
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 895              		.loc 1 328 5 view .LVU264
 896              	.LBB64:
 897              	.LBI64:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 898              		.loc 1 727 18 view .LVU265
 899              	.LBB65:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 900              		.loc 1 729 5 view .LVU266
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 901              		.loc 1 731 5 view .LVU267
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 902              		.loc 1 731 7 is_stmt 0 view .LVU268
 903 0000 064B     		ldr	r3, .L76
 904 0002 9842     		cmp	r0, r3
 905 0004 06D0     		beq	.L75
 906              	.LVL57:
 907              	.L73:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 908              		.loc 1 731 7 view .LVU269
 909              	.LBE65:
 910              	.LBE64:
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 911              		.loc 1 332 5 is_stmt 1 view .LVU270
 912 0006 01EB8101 		add	r1, r1, r1, lsl #2
 913              	.LVL58:
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 914              		.loc 1 332 5 is_stmt 0 view .LVU271
 915 000a 8B00     		lsls	r3, r1, #2
 916 000c 0C30     		adds	r0, r0, #12
 917              	.LVL59:
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 918              		.loc 1 332 47 view .LVU272
 919 000e 92B2     		uxth	r2, r2
 920              	.LVL60:
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
ARM GAS  /tmp/ccFifuH7.s 			page 34


 921              		.loc 1 332 37 view .LVU273
 922 0010 1A50     		str	r2, [r3, r0]
 333:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 923              		.loc 1 333 1 view .LVU274
 924 0012 7047     		bx	lr
 925              	.LVL61:
 926              	.L75:
 927              	.LBB67:
 928              	.LBB66:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 929              		.loc 1 733 9 is_stmt 1 view .LVU275
 930              		.loc 1 738 5 view .LVU276
 931              		.loc 1 738 5 is_stmt 0 view .LVU277
 932              	.LBE66:
 933              	.LBE67:
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 934              		.loc 1 328 7 view .LVU278
 935 0014 0429     		cmp	r1, #4
 936 0016 F6D9     		bls	.L73
 937              	.L74:
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 938              		.loc 1 329 9 is_stmt 1 discriminator 1 view .LVU279
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 939              		.loc 1 329 9 discriminator 1 view .LVU280
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 940              		.loc 1 329 9 discriminator 1 view .LVU281
 941 0018 FEE7     		b	.L74
 942              	.L77:
 943 001a 00BF     		.align	2
 944              	.L76:
 945 001c 00040240 		.word	1073873920
 946              		.cfi_endproc
 947              	.LFE130:
 949              		.section	.text.dma_transfer_number_get,"ax",%progbits
 950              		.align	1
 951              		.global	dma_transfer_number_get
 952              		.syntax unified
 953              		.thumb
 954              		.thumb_func
 955              		.fpu fpv4-sp-d16
 957              	dma_transfer_number_get:
 958              	.LVL62:
 959              	.LFB131:
 346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 960              		.loc 1 346 1 view -0
 961              		.cfi_startproc
 962              		@ args = 0, pretend = 0, frame = 0
 963              		@ frame_needed = 0, uses_anonymous_args = 0
 964              		@ link register save eliminated.
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 965              		.loc 1 347 5 view .LVU283
 966              	.LBB70:
 967              	.LBI70:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 968              		.loc 1 727 18 view .LVU284
 969              	.LBB71:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
ARM GAS  /tmp/ccFifuH7.s 			page 35


 970              		.loc 1 729 5 view .LVU285
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 971              		.loc 1 731 5 view .LVU286
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 972              		.loc 1 731 7 is_stmt 0 view .LVU287
 973 0000 054B     		ldr	r3, .L82
 974 0002 9842     		cmp	r0, r3
 975 0004 05D0     		beq	.L81
 976              	.LVL63:
 977              	.L79:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 978              		.loc 1 731 7 view .LVU288
 979              	.LBE71:
 980              	.LBE70:
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 981              		.loc 1 351 5 is_stmt 1 view .LVU289
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 982              		.loc 1 351 22 is_stmt 0 view .LVU290
 983 0006 01EB8101 		add	r1, r1, r1, lsl #2
 984              	.LVL64:
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 985              		.loc 1 351 22 view .LVU291
 986 000a 8B00     		lsls	r3, r1, #2
 987 000c 0C30     		adds	r0, r0, #12
 988              	.LVL65:
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 989              		.loc 1 351 12 view .LVU292
 990 000e 1858     		ldr	r0, [r3, r0]
 991              	.LVL66:
 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 992              		.loc 1 352 1 view .LVU293
 993 0010 7047     		bx	lr
 994              	.LVL67:
 995              	.L81:
 996              	.LBB73:
 997              	.LBB72:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 998              		.loc 1 733 9 is_stmt 1 view .LVU294
 999              		.loc 1 738 5 view .LVU295
 1000              		.loc 1 738 5 is_stmt 0 view .LVU296
 1001              	.LBE72:
 1002              	.LBE73:
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1003              		.loc 1 347 7 view .LVU297
 1004 0012 0429     		cmp	r1, #4
 1005 0014 F7D9     		bls	.L79
 1006              	.L80:
 348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1007              		.loc 1 348 9 is_stmt 1 discriminator 1 view .LVU298
 348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1008              		.loc 1 348 9 discriminator 1 view .LVU299
 348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1009              		.loc 1 348 9 discriminator 1 view .LVU300
 1010 0016 FEE7     		b	.L80
 1011              	.L83:
 1012              		.align	2
 1013              	.L82:
ARM GAS  /tmp/ccFifuH7.s 			page 36


 1014 0018 00040240 		.word	1073873920
 1015              		.cfi_endproc
 1016              	.LFE131:
 1018              		.section	.text.dma_priority_config,"ax",%progbits
 1019              		.align	1
 1020              		.global	dma_priority_config
 1021              		.syntax unified
 1022              		.thumb
 1023              		.thumb_func
 1024              		.fpu fpv4-sp-d16
 1026              	dma_priority_config:
 1027              	.LVL68:
 1028              	.LFB132:
 371:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     uint32_t ctl;
 1029              		.loc 1 371 1 view -0
 1030              		.cfi_startproc
 1031              		@ args = 0, pretend = 0, frame = 0
 1032              		@ frame_needed = 0, uses_anonymous_args = 0
 1033              		@ link register save eliminated.
 372:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1034              		.loc 1 372 5 view .LVU302
 374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1035              		.loc 1 374 5 view .LVU303
 1036              	.LBB76:
 1037              	.LBI76:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 1038              		.loc 1 727 18 view .LVU304
 1039              	.LBB77:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1040              		.loc 1 729 5 view .LVU305
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1041              		.loc 1 731 5 view .LVU306
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1042              		.loc 1 731 7 is_stmt 0 view .LVU307
 1043 0000 074B     		ldr	r3, .L88
 1044 0002 9842     		cmp	r0, r3
 1045 0004 09D0     		beq	.L87
 1046              	.LVL69:
 1047              	.L85:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1048              		.loc 1 731 7 view .LVU308
 1049              	.LBE77:
 1050              	.LBE76:
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 1051              		.loc 1 379 5 is_stmt 1 view .LVU309
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 1052              		.loc 1 379 11 is_stmt 0 view .LVU310
 1053 0006 01EB8101 		add	r1, r1, r1, lsl #2
 1054              	.LVL70:
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 1055              		.loc 1 379 11 view .LVU311
 1056 000a 8B00     		lsls	r3, r1, #2
 1057 000c 0830     		adds	r0, r0, #8
 1058              	.LVL71:
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 1059              		.loc 1 379 9 view .LVU312
 1060 000e 1958     		ldr	r1, [r3, r0]
ARM GAS  /tmp/ccFifuH7.s 			page 37


 1061              	.LVL72:
 381:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl |= priority;
 1062              		.loc 1 381 5 is_stmt 1 view .LVU313
 381:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl |= priority;
 1063              		.loc 1 381 9 is_stmt 0 view .LVU314
 1064 0010 21F44051 		bic	r1, r1, #12288
 1065              	.LVL73:
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1066              		.loc 1 382 5 is_stmt 1 view .LVU315
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1067              		.loc 1 382 9 is_stmt 0 view .LVU316
 1068 0014 0A43     		orrs	r2, r2, r1
 1069              	.LVL74:
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1070              		.loc 1 383 5 is_stmt 1 view .LVU317
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1071              		.loc 1 383 37 is_stmt 0 view .LVU318
 1072 0016 1A50     		str	r2, [r3, r0]
 384:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1073              		.loc 1 384 1 view .LVU319
 1074 0018 7047     		bx	lr
 1075              	.LVL75:
 1076              	.L87:
 1077              	.LBB79:
 1078              	.LBB78:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 1079              		.loc 1 733 9 is_stmt 1 view .LVU320
 1080              		.loc 1 738 5 view .LVU321
 1081              		.loc 1 738 5 is_stmt 0 view .LVU322
 1082              	.LBE78:
 1083              	.LBE79:
 374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1084              		.loc 1 374 7 view .LVU323
 1085 001a 0429     		cmp	r1, #4
 1086 001c F3D9     		bls	.L85
 1087              	.L86:
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1088              		.loc 1 375 9 is_stmt 1 discriminator 1 view .LVU324
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1089              		.loc 1 375 9 discriminator 1 view .LVU325
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1090              		.loc 1 375 9 discriminator 1 view .LVU326
 1091 001e FEE7     		b	.L86
 1092              	.L89:
 1093              		.align	2
 1094              	.L88:
 1095 0020 00040240 		.word	1073873920
 1096              		.cfi_endproc
 1097              	.LFE132:
 1099              		.section	.text.dma_memory_width_config,"ax",%progbits
 1100              		.align	1
 1101              		.global	dma_memory_width_config
 1102              		.syntax unified
 1103              		.thumb
 1104              		.thumb_func
 1105              		.fpu fpv4-sp-d16
 1107              	dma_memory_width_config:
ARM GAS  /tmp/ccFifuH7.s 			page 38


 1108              	.LVL76:
 1109              	.LFB133:
 402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     uint32_t ctl;
 1110              		.loc 1 402 1 view -0
 1111              		.cfi_startproc
 1112              		@ args = 0, pretend = 0, frame = 0
 1113              		@ frame_needed = 0, uses_anonymous_args = 0
 1114              		@ link register save eliminated.
 403:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1115              		.loc 1 403 5 view .LVU328
 405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1116              		.loc 1 405 5 view .LVU329
 1117              	.LBB82:
 1118              	.LBI82:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 1119              		.loc 1 727 18 view .LVU330
 1120              	.LBB83:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1121              		.loc 1 729 5 view .LVU331
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1122              		.loc 1 731 5 view .LVU332
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1123              		.loc 1 731 7 is_stmt 0 view .LVU333
 1124 0000 074B     		ldr	r3, .L94
 1125 0002 9842     		cmp	r0, r3
 1126 0004 09D0     		beq	.L93
 1127              	.LVL77:
 1128              	.L91:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1129              		.loc 1 731 7 view .LVU334
 1130              	.LBE83:
 1131              	.LBE82:
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 1132              		.loc 1 410 5 is_stmt 1 view .LVU335
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 1133              		.loc 1 410 11 is_stmt 0 view .LVU336
 1134 0006 01EB8101 		add	r1, r1, r1, lsl #2
 1135              	.LVL78:
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 1136              		.loc 1 410 11 view .LVU337
 1137 000a 8B00     		lsls	r3, r1, #2
 1138 000c 0830     		adds	r0, r0, #8
 1139              	.LVL79:
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 1140              		.loc 1 410 9 view .LVU338
 1141 000e 1958     		ldr	r1, [r3, r0]
 1142              	.LVL80:
 412:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl |= mwidth;
 1143              		.loc 1 412 5 is_stmt 1 view .LVU339
 412:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl |= mwidth;
 1144              		.loc 1 412 9 is_stmt 0 view .LVU340
 1145 0010 21F44061 		bic	r1, r1, #3072
 1146              	.LVL81:
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1147              		.loc 1 413 5 is_stmt 1 view .LVU341
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1148              		.loc 1 413 9 is_stmt 0 view .LVU342
ARM GAS  /tmp/ccFifuH7.s 			page 39


 1149 0014 0A43     		orrs	r2, r2, r1
 1150              	.LVL82:
 414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1151              		.loc 1 414 5 is_stmt 1 view .LVU343
 414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1152              		.loc 1 414 37 is_stmt 0 view .LVU344
 1153 0016 1A50     		str	r2, [r3, r0]
 415:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1154              		.loc 1 415 1 view .LVU345
 1155 0018 7047     		bx	lr
 1156              	.LVL83:
 1157              	.L93:
 1158              	.LBB85:
 1159              	.LBB84:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 1160              		.loc 1 733 9 is_stmt 1 view .LVU346
 1161              		.loc 1 738 5 view .LVU347
 1162              		.loc 1 738 5 is_stmt 0 view .LVU348
 1163              	.LBE84:
 1164              	.LBE85:
 405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1165              		.loc 1 405 7 view .LVU349
 1166 001a 0429     		cmp	r1, #4
 1167 001c F3D9     		bls	.L91
 1168              	.L92:
 406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1169              		.loc 1 406 9 is_stmt 1 discriminator 1 view .LVU350
 406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1170              		.loc 1 406 9 discriminator 1 view .LVU351
 406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1171              		.loc 1 406 9 discriminator 1 view .LVU352
 1172 001e FEE7     		b	.L92
 1173              	.L95:
 1174              		.align	2
 1175              	.L94:
 1176 0020 00040240 		.word	1073873920
 1177              		.cfi_endproc
 1178              	.LFE133:
 1180              		.section	.text.dma_periph_width_config,"ax",%progbits
 1181              		.align	1
 1182              		.global	dma_periph_width_config
 1183              		.syntax unified
 1184              		.thumb
 1185              		.thumb_func
 1186              		.fpu fpv4-sp-d16
 1188              	dma_periph_width_config:
 1189              	.LVL84:
 1190              	.LFB134:
 433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     uint32_t ctl;
 1191              		.loc 1 433 1 view -0
 1192              		.cfi_startproc
 1193              		@ args = 0, pretend = 0, frame = 0
 1194              		@ frame_needed = 0, uses_anonymous_args = 0
 1195              		@ link register save eliminated.
 434:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1196              		.loc 1 434 5 view .LVU354
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
ARM GAS  /tmp/ccFifuH7.s 			page 40


 1197              		.loc 1 436 5 view .LVU355
 1198              	.LBB88:
 1199              	.LBI88:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 1200              		.loc 1 727 18 view .LVU356
 1201              	.LBB89:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1202              		.loc 1 729 5 view .LVU357
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1203              		.loc 1 731 5 view .LVU358
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1204              		.loc 1 731 7 is_stmt 0 view .LVU359
 1205 0000 074B     		ldr	r3, .L100
 1206 0002 9842     		cmp	r0, r3
 1207 0004 09D0     		beq	.L99
 1208              	.LVL85:
 1209              	.L97:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1210              		.loc 1 731 7 view .LVU360
 1211              	.LBE89:
 1212              	.LBE88:
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 1213              		.loc 1 441 5 is_stmt 1 view .LVU361
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 1214              		.loc 1 441 11 is_stmt 0 view .LVU362
 1215 0006 01EB8101 		add	r1, r1, r1, lsl #2
 1216              	.LVL86:
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 1217              		.loc 1 441 11 view .LVU363
 1218 000a 8B00     		lsls	r3, r1, #2
 1219 000c 0830     		adds	r0, r0, #8
 1220              	.LVL87:
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     /* assign regiser */
 1221              		.loc 1 441 9 view .LVU364
 1222 000e 1958     		ldr	r1, [r3, r0]
 1223              	.LVL88:
 443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl |= pwidth;
 1224              		.loc 1 443 5 is_stmt 1 view .LVU365
 443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     ctl |= pwidth;
 1225              		.loc 1 443 9 is_stmt 0 view .LVU366
 1226 0010 21F44071 		bic	r1, r1, #768
 1227              	.LVL89:
 444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1228              		.loc 1 444 5 is_stmt 1 view .LVU367
 444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1229              		.loc 1 444 9 is_stmt 0 view .LVU368
 1230 0014 0A43     		orrs	r2, r2, r1
 1231              	.LVL90:
 445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1232              		.loc 1 445 5 is_stmt 1 view .LVU369
 445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1233              		.loc 1 445 37 is_stmt 0 view .LVU370
 1234 0016 1A50     		str	r2, [r3, r0]
 446:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1235              		.loc 1 446 1 view .LVU371
 1236 0018 7047     		bx	lr
 1237              	.LVL91:
ARM GAS  /tmp/ccFifuH7.s 			page 41


 1238              	.L99:
 1239              	.LBB91:
 1240              	.LBB90:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 1241              		.loc 1 733 9 is_stmt 1 view .LVU372
 1242              		.loc 1 738 5 view .LVU373
 1243              		.loc 1 738 5 is_stmt 0 view .LVU374
 1244              	.LBE90:
 1245              	.LBE91:
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1246              		.loc 1 436 7 view .LVU375
 1247 001a 0429     		cmp	r1, #4
 1248 001c F3D9     		bls	.L97
 1249              	.L98:
 437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1250              		.loc 1 437 9 is_stmt 1 discriminator 1 view .LVU376
 437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1251              		.loc 1 437 9 discriminator 1 view .LVU377
 437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1252              		.loc 1 437 9 discriminator 1 view .LVU378
 1253 001e FEE7     		b	.L98
 1254              	.L101:
 1255              		.align	2
 1256              	.L100:
 1257 0020 00040240 		.word	1073873920
 1258              		.cfi_endproc
 1259              	.LFE134:
 1261              		.section	.text.dma_memory_increase_enable,"ax",%progbits
 1262              		.align	1
 1263              		.global	dma_memory_increase_enable
 1264              		.syntax unified
 1265              		.thumb
 1266              		.thumb_func
 1267              		.fpu fpv4-sp-d16
 1269              	dma_memory_increase_enable:
 1270              	.LVL92:
 1271              	.LFB135:
 459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1272              		.loc 1 459 1 view -0
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 0
 1275              		@ frame_needed = 0, uses_anonymous_args = 0
 1276              		@ link register save eliminated.
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1277              		.loc 1 460 5 view .LVU380
 1278              	.LBB94:
 1279              	.LBI94:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 1280              		.loc 1 727 18 view .LVU381
 1281              	.LBB95:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1282              		.loc 1 729 5 view .LVU382
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1283              		.loc 1 731 5 view .LVU383
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1284              		.loc 1 731 7 is_stmt 0 view .LVU384
 1285 0000 074B     		ldr	r3, .L106
ARM GAS  /tmp/ccFifuH7.s 			page 42


 1286 0002 9842     		cmp	r0, r3
 1287 0004 08D0     		beq	.L105
 1288              	.LVL93:
 1289              	.L103:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1290              		.loc 1 731 7 view .LVU385
 1291              	.LBE95:
 1292              	.LBE94:
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1293              		.loc 1 464 5 is_stmt 1 view .LVU386
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1294              		.loc 1 464 37 is_stmt 0 view .LVU387
 1295 0006 01EB8101 		add	r1, r1, r1, lsl #2
 1296              	.LVL94:
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1297              		.loc 1 464 37 view .LVU388
 1298 000a 8B00     		lsls	r3, r1, #2
 1299 000c 0830     		adds	r0, r0, #8
 1300              	.LVL95:
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1301              		.loc 1 464 37 view .LVU389
 1302 000e 1A58     		ldr	r2, [r3, r0]
 1303 0010 42F08002 		orr	r2, r2, #128
 1304 0014 1A50     		str	r2, [r3, r0]
 465:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1305              		.loc 1 465 1 view .LVU390
 1306 0016 7047     		bx	lr
 1307              	.LVL96:
 1308              	.L105:
 1309              	.LBB97:
 1310              	.LBB96:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 1311              		.loc 1 733 9 is_stmt 1 view .LVU391
 1312              		.loc 1 738 5 view .LVU392
 1313              		.loc 1 738 5 is_stmt 0 view .LVU393
 1314              	.LBE96:
 1315              	.LBE97:
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1316              		.loc 1 460 7 view .LVU394
 1317 0018 0429     		cmp	r1, #4
 1318 001a F4D9     		bls	.L103
 1319              	.L104:
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1320              		.loc 1 461 9 is_stmt 1 discriminator 1 view .LVU395
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1321              		.loc 1 461 9 discriminator 1 view .LVU396
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1322              		.loc 1 461 9 discriminator 1 view .LVU397
 1323 001c FEE7     		b	.L104
 1324              	.L107:
 1325 001e 00BF     		.align	2
 1326              	.L106:
 1327 0020 00040240 		.word	1073873920
 1328              		.cfi_endproc
 1329              	.LFE135:
 1331              		.section	.text.dma_memory_increase_disable,"ax",%progbits
 1332              		.align	1
ARM GAS  /tmp/ccFifuH7.s 			page 43


 1333              		.global	dma_memory_increase_disable
 1334              		.syntax unified
 1335              		.thumb
 1336              		.thumb_func
 1337              		.fpu fpv4-sp-d16
 1339              	dma_memory_increase_disable:
 1340              	.LVL97:
 1341              	.LFB136:
 478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1342              		.loc 1 478 1 view -0
 1343              		.cfi_startproc
 1344              		@ args = 0, pretend = 0, frame = 0
 1345              		@ frame_needed = 0, uses_anonymous_args = 0
 1346              		@ link register save eliminated.
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1347              		.loc 1 479 5 view .LVU399
 1348              	.LBB100:
 1349              	.LBI100:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 1350              		.loc 1 727 18 view .LVU400
 1351              	.LBB101:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1352              		.loc 1 729 5 view .LVU401
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1353              		.loc 1 731 5 view .LVU402
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1354              		.loc 1 731 7 is_stmt 0 view .LVU403
 1355 0000 074B     		ldr	r3, .L112
 1356 0002 9842     		cmp	r0, r3
 1357 0004 08D0     		beq	.L111
 1358              	.LVL98:
 1359              	.L109:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1360              		.loc 1 731 7 view .LVU404
 1361              	.LBE101:
 1362              	.LBE100:
 483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1363              		.loc 1 483 5 is_stmt 1 view .LVU405
 483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1364              		.loc 1 483 37 is_stmt 0 view .LVU406
 1365 0006 01EB8101 		add	r1, r1, r1, lsl #2
 1366              	.LVL99:
 483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1367              		.loc 1 483 37 view .LVU407
 1368 000a 8B00     		lsls	r3, r1, #2
 1369 000c 0830     		adds	r0, r0, #8
 1370              	.LVL100:
 483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1371              		.loc 1 483 37 view .LVU408
 1372 000e 1A58     		ldr	r2, [r3, r0]
 1373 0010 22F08002 		bic	r2, r2, #128
 1374 0014 1A50     		str	r2, [r3, r0]
 484:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1375              		.loc 1 484 1 view .LVU409
 1376 0016 7047     		bx	lr
 1377              	.LVL101:
 1378              	.L111:
ARM GAS  /tmp/ccFifuH7.s 			page 44


 1379              	.LBB103:
 1380              	.LBB102:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 1381              		.loc 1 733 9 is_stmt 1 view .LVU410
 1382              		.loc 1 738 5 view .LVU411
 1383              		.loc 1 738 5 is_stmt 0 view .LVU412
 1384              	.LBE102:
 1385              	.LBE103:
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1386              		.loc 1 479 7 view .LVU413
 1387 0018 0429     		cmp	r1, #4
 1388 001a F4D9     		bls	.L109
 1389              	.L110:
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1390              		.loc 1 480 9 is_stmt 1 discriminator 1 view .LVU414
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1391              		.loc 1 480 9 discriminator 1 view .LVU415
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1392              		.loc 1 480 9 discriminator 1 view .LVU416
 1393 001c FEE7     		b	.L110
 1394              	.L113:
 1395 001e 00BF     		.align	2
 1396              	.L112:
 1397 0020 00040240 		.word	1073873920
 1398              		.cfi_endproc
 1399              	.LFE136:
 1401              		.section	.text.dma_periph_increase_enable,"ax",%progbits
 1402              		.align	1
 1403              		.global	dma_periph_increase_enable
 1404              		.syntax unified
 1405              		.thumb
 1406              		.thumb_func
 1407              		.fpu fpv4-sp-d16
 1409              	dma_periph_increase_enable:
 1410              	.LVL102:
 1411              	.LFB137:
 497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1412              		.loc 1 497 1 view -0
 1413              		.cfi_startproc
 1414              		@ args = 0, pretend = 0, frame = 0
 1415              		@ frame_needed = 0, uses_anonymous_args = 0
 1416              		@ link register save eliminated.
 498:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1417              		.loc 1 498 5 view .LVU418
 1418              	.LBB106:
 1419              	.LBI106:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 1420              		.loc 1 727 18 view .LVU419
 1421              	.LBB107:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1422              		.loc 1 729 5 view .LVU420
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1423              		.loc 1 731 5 view .LVU421
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1424              		.loc 1 731 7 is_stmt 0 view .LVU422
 1425 0000 074B     		ldr	r3, .L118
 1426 0002 9842     		cmp	r0, r3
ARM GAS  /tmp/ccFifuH7.s 			page 45


 1427 0004 08D0     		beq	.L117
 1428              	.LVL103:
 1429              	.L115:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1430              		.loc 1 731 7 view .LVU423
 1431              	.LBE107:
 1432              	.LBE106:
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1433              		.loc 1 502 5 is_stmt 1 view .LVU424
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1434              		.loc 1 502 37 is_stmt 0 view .LVU425
 1435 0006 01EB8101 		add	r1, r1, r1, lsl #2
 1436              	.LVL104:
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1437              		.loc 1 502 37 view .LVU426
 1438 000a 8B00     		lsls	r3, r1, #2
 1439 000c 0830     		adds	r0, r0, #8
 1440              	.LVL105:
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1441              		.loc 1 502 37 view .LVU427
 1442 000e 1A58     		ldr	r2, [r3, r0]
 1443 0010 42F04002 		orr	r2, r2, #64
 1444 0014 1A50     		str	r2, [r3, r0]
 503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1445              		.loc 1 503 1 view .LVU428
 1446 0016 7047     		bx	lr
 1447              	.LVL106:
 1448              	.L117:
 1449              	.LBB109:
 1450              	.LBB108:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 1451              		.loc 1 733 9 is_stmt 1 view .LVU429
 1452              		.loc 1 738 5 view .LVU430
 1453              		.loc 1 738 5 is_stmt 0 view .LVU431
 1454              	.LBE108:
 1455              	.LBE109:
 498:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1456              		.loc 1 498 7 view .LVU432
 1457 0018 0429     		cmp	r1, #4
 1458 001a F4D9     		bls	.L115
 1459              	.L116:
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1460              		.loc 1 499 9 is_stmt 1 discriminator 1 view .LVU433
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1461              		.loc 1 499 9 discriminator 1 view .LVU434
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1462              		.loc 1 499 9 discriminator 1 view .LVU435
 1463 001c FEE7     		b	.L116
 1464              	.L119:
 1465 001e 00BF     		.align	2
 1466              	.L118:
 1467 0020 00040240 		.word	1073873920
 1468              		.cfi_endproc
 1469              	.LFE137:
 1471              		.section	.text.dma_periph_increase_disable,"ax",%progbits
 1472              		.align	1
 1473              		.global	dma_periph_increase_disable
ARM GAS  /tmp/ccFifuH7.s 			page 46


 1474              		.syntax unified
 1475              		.thumb
 1476              		.thumb_func
 1477              		.fpu fpv4-sp-d16
 1479              	dma_periph_increase_disable:
 1480              	.LVL107:
 1481              	.LFB138:
 516:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1482              		.loc 1 516 1 view -0
 1483              		.cfi_startproc
 1484              		@ args = 0, pretend = 0, frame = 0
 1485              		@ frame_needed = 0, uses_anonymous_args = 0
 1486              		@ link register save eliminated.
 517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1487              		.loc 1 517 5 view .LVU437
 1488              	.LBB112:
 1489              	.LBI112:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 1490              		.loc 1 727 18 view .LVU438
 1491              	.LBB113:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1492              		.loc 1 729 5 view .LVU439
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1493              		.loc 1 731 5 view .LVU440
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1494              		.loc 1 731 7 is_stmt 0 view .LVU441
 1495 0000 074B     		ldr	r3, .L124
 1496 0002 9842     		cmp	r0, r3
 1497 0004 08D0     		beq	.L123
 1498              	.LVL108:
 1499              	.L121:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1500              		.loc 1 731 7 view .LVU442
 1501              	.LBE113:
 1502              	.LBE112:
 521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1503              		.loc 1 521 5 is_stmt 1 view .LVU443
 521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1504              		.loc 1 521 37 is_stmt 0 view .LVU444
 1505 0006 01EB8101 		add	r1, r1, r1, lsl #2
 1506              	.LVL109:
 521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1507              		.loc 1 521 37 view .LVU445
 1508 000a 8B00     		lsls	r3, r1, #2
 1509 000c 0830     		adds	r0, r0, #8
 1510              	.LVL110:
 521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1511              		.loc 1 521 37 view .LVU446
 1512 000e 1A58     		ldr	r2, [r3, r0]
 1513 0010 22F04002 		bic	r2, r2, #64
 1514 0014 1A50     		str	r2, [r3, r0]
 522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1515              		.loc 1 522 1 view .LVU447
 1516 0016 7047     		bx	lr
 1517              	.LVL111:
 1518              	.L123:
 1519              	.LBB115:
ARM GAS  /tmp/ccFifuH7.s 			page 47


 1520              	.LBB114:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 1521              		.loc 1 733 9 is_stmt 1 view .LVU448
 1522              		.loc 1 738 5 view .LVU449
 1523              		.loc 1 738 5 is_stmt 0 view .LVU450
 1524              	.LBE114:
 1525              	.LBE115:
 517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1526              		.loc 1 517 7 view .LVU451
 1527 0018 0429     		cmp	r1, #4
 1528 001a F4D9     		bls	.L121
 1529              	.L122:
 518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1530              		.loc 1 518 9 is_stmt 1 discriminator 1 view .LVU452
 518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1531              		.loc 1 518 9 discriminator 1 view .LVU453
 518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1532              		.loc 1 518 9 discriminator 1 view .LVU454
 1533 001c FEE7     		b	.L122
 1534              	.L125:
 1535 001e 00BF     		.align	2
 1536              	.L124:
 1537 0020 00040240 		.word	1073873920
 1538              		.cfi_endproc
 1539              	.LFE138:
 1541              		.section	.text.dma_transfer_direction_config,"ax",%progbits
 1542              		.align	1
 1543              		.global	dma_transfer_direction_config
 1544              		.syntax unified
 1545              		.thumb
 1546              		.thumb_func
 1547              		.fpu fpv4-sp-d16
 1549              	dma_transfer_direction_config:
 1550              	.LVL112:
 1551              	.LFB139:
 539:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1552              		.loc 1 539 1 view -0
 1553              		.cfi_startproc
 1554              		@ args = 0, pretend = 0, frame = 0
 1555              		@ frame_needed = 0, uses_anonymous_args = 0
 1556              		@ link register save eliminated.
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1557              		.loc 1 540 5 view .LVU456
 1558              	.LBB118:
 1559              	.LBI118:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 1560              		.loc 1 727 18 view .LVU457
 1561              	.LBB119:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1562              		.loc 1 729 5 view .LVU458
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1563              		.loc 1 731 5 view .LVU459
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1564              		.loc 1 731 7 is_stmt 0 view .LVU460
 1565 0000 0C4B     		ldr	r3, .L132
 1566 0002 9842     		cmp	r0, r3
 1567 0004 09D0     		beq	.L131
ARM GAS  /tmp/ccFifuH7.s 			page 48


 1568              	.LVL113:
 1569              	.L127:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1570              		.loc 1 731 7 view .LVU461
 1571              	.LBE119:
 1572              	.LBE118:
 544:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1573              		.loc 1 544 5 is_stmt 1 view .LVU462
 544:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1574              		.loc 1 544 7 is_stmt 0 view .LVU463
 1575 0006 5AB9     		cbnz	r2, .L129
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     } else {
 1576              		.loc 1 545 9 is_stmt 1 view .LVU464
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     } else {
 1577              		.loc 1 545 41 is_stmt 0 view .LVU465
 1578 0008 01EB8101 		add	r1, r1, r1, lsl #2
 1579              	.LVL114:
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     } else {
 1580              		.loc 1 545 41 view .LVU466
 1581 000c 8B00     		lsls	r3, r1, #2
 1582 000e 0830     		adds	r0, r0, #8
 1583              	.LVL115:
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     } else {
 1584              		.loc 1 545 41 view .LVU467
 1585 0010 1A58     		ldr	r2, [r3, r0]
 1586              	.LVL116:
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     } else {
 1587              		.loc 1 545 41 view .LVU468
 1588 0012 22F01002 		bic	r2, r2, #16
 1589 0016 1A50     		str	r2, [r3, r0]
 1590 0018 7047     		bx	lr
 1591              	.LVL117:
 1592              	.L131:
 1593              	.LBB121:
 1594              	.LBB120:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 1595              		.loc 1 733 9 is_stmt 1 view .LVU469
 1596              		.loc 1 738 5 view .LVU470
 1597              		.loc 1 738 5 is_stmt 0 view .LVU471
 1598              	.LBE120:
 1599              	.LBE121:
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1600              		.loc 1 540 7 view .LVU472
 1601 001a 0429     		cmp	r1, #4
 1602 001c F3D9     		bls	.L127
 1603              	.L128:
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1604              		.loc 1 541 9 is_stmt 1 discriminator 1 view .LVU473
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1605              		.loc 1 541 9 discriminator 1 view .LVU474
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1606              		.loc 1 541 9 discriminator 1 view .LVU475
 1607 001e FEE7     		b	.L128
 1608              	.L129:
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1609              		.loc 1 547 9 view .LVU476
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
ARM GAS  /tmp/ccFifuH7.s 			page 49


 1610              		.loc 1 547 41 is_stmt 0 view .LVU477
 1611 0020 01EB8101 		add	r1, r1, r1, lsl #2
 1612              	.LVL118:
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1613              		.loc 1 547 41 view .LVU478
 1614 0024 8B00     		lsls	r3, r1, #2
 1615 0026 0830     		adds	r0, r0, #8
 1616              	.LVL119:
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1617              		.loc 1 547 41 view .LVU479
 1618 0028 1A58     		ldr	r2, [r3, r0]
 1619              	.LVL120:
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1620              		.loc 1 547 41 view .LVU480
 1621 002a 42F01002 		orr	r2, r2, #16
 1622 002e 1A50     		str	r2, [r3, r0]
 549:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1623              		.loc 1 549 1 view .LVU481
 1624 0030 7047     		bx	lr
 1625              	.L133:
 1626 0032 00BF     		.align	2
 1627              	.L132:
 1628 0034 00040240 		.word	1073873920
 1629              		.cfi_endproc
 1630              	.LFE139:
 1632              		.section	.text.dma_flag_get,"ax",%progbits
 1633              		.align	1
 1634              		.global	dma_flag_get
 1635              		.syntax unified
 1636              		.thumb
 1637              		.thumb_func
 1638              		.fpu fpv4-sp-d16
 1640              	dma_flag_get:
 1641              	.LVL121:
 1642              	.LFB140:
 567:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     FlagStatus reval;
 1643              		.loc 1 567 1 is_stmt 1 view -0
 1644              		.cfi_startproc
 1645              		@ args = 0, pretend = 0, frame = 0
 1646              		@ frame_needed = 0, uses_anonymous_args = 0
 1647              		@ link register save eliminated.
 568:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1648              		.loc 1 568 5 view .LVU483
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         reval = SET;
 1649              		.loc 1 571 5 view .LVU484
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         reval = SET;
 1650              		.loc 1 571 18 is_stmt 0 view .LVU485
 1651 0000 0368     		ldr	r3, [r0]
 1652              	.LVL122:
 577:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1653              		.loc 1 577 5 is_stmt 1 view .LVU486
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         reval = SET;
 1654              		.loc 1 571 41 is_stmt 0 view .LVU487
 1655 0002 8900     		lsls	r1, r1, #2
 1656              	.LVL123:
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         reval = SET;
 1657              		.loc 1 571 41 view .LVU488
ARM GAS  /tmp/ccFifuH7.s 			page 50


 1658 0004 8A40     		lsls	r2, r2, r1
 1659              	.LVL124:
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         reval = SET;
 1660              		.loc 1 571 7 view .LVU489
 1661 0006 1A42     		tst	r2, r3
 578:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1662              		.loc 1 578 1 view .LVU490
 1663 0008 14BF     		ite	ne
 1664 000a 0120     		movne	r0, #1
 1665              	.LVL125:
 578:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1666              		.loc 1 578 1 view .LVU491
 1667 000c 0020     		moveq	r0, #0
 1668 000e 7047     		bx	lr
 1669              		.cfi_endproc
 1670              	.LFE140:
 1672              		.section	.text.dma_flag_clear,"ax",%progbits
 1673              		.align	1
 1674              		.global	dma_flag_clear
 1675              		.syntax unified
 1676              		.thumb
 1677              		.thumb_func
 1678              		.fpu fpv4-sp-d16
 1680              	dma_flag_clear:
 1681              	.LVL126:
 1682              	.LFB141:
 597:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1683              		.loc 1 597 1 is_stmt 1 view -0
 1684              		.cfi_startproc
 1685              		@ args = 0, pretend = 0, frame = 0
 1686              		@ frame_needed = 0, uses_anonymous_args = 0
 1687              		@ link register save eliminated.
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1688              		.loc 1 598 5 view .LVU493
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1689              		.loc 1 598 26 is_stmt 0 view .LVU494
 1690 0000 4368     		ldr	r3, [r0, #4]
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1691              		.loc 1 598 29 view .LVU495
 1692 0002 8900     		lsls	r1, r1, #2
 1693              	.LVL127:
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1694              		.loc 1 598 29 view .LVU496
 1695 0004 8A40     		lsls	r2, r2, r1
 1696              	.LVL128:
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1697              		.loc 1 598 26 view .LVU497
 1698 0006 1A43     		orrs	r2, r2, r3
 1699 0008 4260     		str	r2, [r0, #4]
 599:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1700              		.loc 1 599 1 view .LVU498
 1701 000a 7047     		bx	lr
 1702              		.cfi_endproc
 1703              	.LFE141:
 1705              		.section	.text.dma_interrupt_flag_get,"ax",%progbits
 1706              		.align	1
 1707              		.global	dma_interrupt_flag_get
ARM GAS  /tmp/ccFifuH7.s 			page 51


 1708              		.syntax unified
 1709              		.thumb
 1710              		.thumb_func
 1711              		.fpu fpv4-sp-d16
 1713              	dma_interrupt_flag_get:
 1714              	.LVL129:
 1715              	.LFB142:
 617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1716              		.loc 1 617 1 is_stmt 1 view -0
 1717              		.cfi_startproc
 1718              		@ args = 0, pretend = 0, frame = 0
 1719              		@ frame_needed = 0, uses_anonymous_args = 0
 1720              		@ link register save eliminated.
 617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1721              		.loc 1 617 1 is_stmt 0 view .LVU500
 1722 0000 10B4     		push	{r4}
 1723              		.cfi_def_cfa_offset 4
 1724              		.cfi_offset 4, -4
 618:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1725              		.loc 1 618 5 is_stmt 1 view .LVU501
 1726              	.LVL130:
 620:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         case DMA_INT_FLAG_FTF:
 1727              		.loc 1 620 5 view .LVU502
 1728 0002 042A     		cmp	r2, #4
 1729 0004 16D0     		beq	.L137
 1730 0006 082A     		cmp	r2, #8
 1731 0008 20D0     		beq	.L138
 1732 000a 022A     		cmp	r2, #2
 1733 000c 00D0     		beq	.L146
 1734              	.L139:
 637:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         }
 1735              		.loc 1 637 13 discriminator 1 view .LVU503
 637:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         }
 1736              		.loc 1 637 13 discriminator 1 view .LVU504
 637:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         }
 1737              		.loc 1 637 13 discriminator 1 view .LVU505
 1738 000e FEE7     		b	.L139
 1739              	.L146:
 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1740              		.loc 1 623 13 view .LVU506
 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1741              		.loc 1 623 30 is_stmt 0 view .LVU507
 1742 0010 0468     		ldr	r4, [r0]
 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1743              		.loc 1 623 53 view .LVU508
 1744 0012 8A00     		lsls	r2, r1, #2
 1745              	.LVL131:
 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1746              		.loc 1 623 53 view .LVU509
 1747 0014 0223     		movs	r3, #2
 1748 0016 9340     		lsls	r3, r3, r2
 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1749              		.loc 1 623 28 view .LVU510
 1750 0018 2340     		ands	r3, r3, r4
 1751              	.LVL132:
 624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 1752              		.loc 1 624 13 is_stmt 1 view .LVU511
ARM GAS  /tmp/ccFifuH7.s 			page 52


 624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 1753              		.loc 1 624 32 is_stmt 0 view .LVU512
 1754 001a 0A44     		add	r2, r2, r1
 1755 001c 00EB8200 		add	r0, r0, r2, lsl #2
 1756              	.LVL133:
 624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 1757              		.loc 1 624 32 view .LVU513
 1758 0020 8068     		ldr	r0, [r0, #8]
 624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 1759              		.loc 1 624 30 view .LVU514
 1760 0022 00F00200 		and	r0, r0, #2
 1761              	.LVL134:
 625:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         case DMA_INT_FLAG_HTF:
 1762              		.loc 1 625 13 is_stmt 1 view .LVU515
 1763              	.L140:
 641:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         return SET;
 1764              		.loc 1 641 5 view .LVU516
 641:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         return SET;
 1765              		.loc 1 641 7 is_stmt 0 view .LVU517
 1766 0026 EBB1     		cbz	r3, .L142
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1767              		.loc 1 644 16 discriminator 1 view .LVU518
 1768 0028 0038     		subs	r0, r0, #0
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1769              		.loc 1 644 16 discriminator 1 view .LVU519
 1770 002a 18BF     		it	ne
 1771 002c 0120     		movne	r0, #1
 1772              	.LVL135:
 1773              	.L141:
 646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1774              		.loc 1 646 1 view .LVU520
 1775 002e 5DF8044B 		ldr	r4, [sp], #4
 1776              		.cfi_remember_state
 1777              		.cfi_restore 4
 1778              		.cfi_def_cfa_offset 0
 1779 0032 7047     		bx	lr
 1780              	.LVL136:
 1781              	.L137:
 1782              		.cfi_restore_state
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1783              		.loc 1 628 13 is_stmt 1 view .LVU521
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1784              		.loc 1 628 30 is_stmt 0 view .LVU522
 1785 0034 0468     		ldr	r4, [r0]
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1786              		.loc 1 628 53 view .LVU523
 1787 0036 8A00     		lsls	r2, r1, #2
 1788              	.LVL137:
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1789              		.loc 1 628 53 view .LVU524
 1790 0038 0423     		movs	r3, #4
 1791 003a 9340     		lsls	r3, r3, r2
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1792              		.loc 1 628 28 view .LVU525
 1793 003c 2340     		ands	r3, r3, r4
 1794              	.LVL138:
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
ARM GAS  /tmp/ccFifuH7.s 			page 53


 1795              		.loc 1 629 13 is_stmt 1 view .LVU526
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 1796              		.loc 1 629 32 is_stmt 0 view .LVU527
 1797 003e 0A44     		add	r2, r2, r1
 1798 0040 00EB8200 		add	r0, r0, r2, lsl #2
 1799              	.LVL139:
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 1800              		.loc 1 629 32 view .LVU528
 1801 0044 8068     		ldr	r0, [r0, #8]
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 1802              		.loc 1 629 30 view .LVU529
 1803 0046 00F00400 		and	r0, r0, #4
 1804              	.LVL140:
 630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         case DMA_INT_FLAG_ERR:
 1805              		.loc 1 630 13 is_stmt 1 view .LVU530
 1806 004a ECE7     		b	.L140
 1807              	.LVL141:
 1808              	.L138:
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1809              		.loc 1 633 13 view .LVU531
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1810              		.loc 1 633 30 is_stmt 0 view .LVU532
 1811 004c 0468     		ldr	r4, [r0]
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1812              		.loc 1 633 53 view .LVU533
 1813 004e 8A00     		lsls	r2, r1, #2
 1814              	.LVL142:
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1815              		.loc 1 633 53 view .LVU534
 1816 0050 0823     		movs	r3, #8
 1817 0052 9340     		lsls	r3, r3, r2
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1818              		.loc 1 633 28 view .LVU535
 1819 0054 2340     		ands	r3, r3, r4
 1820              	.LVL143:
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 1821              		.loc 1 634 13 is_stmt 1 view .LVU536
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 1822              		.loc 1 634 32 is_stmt 0 view .LVU537
 1823 0056 0A44     		add	r2, r2, r1
 1824 0058 00EB8200 		add	r0, r0, r2, lsl #2
 1825              	.LVL144:
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 1826              		.loc 1 634 32 view .LVU538
 1827 005c 8068     		ldr	r0, [r0, #8]
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             break;
 1828              		.loc 1 634 30 view .LVU539
 1829 005e 00F00800 		and	r0, r0, #8
 1830              	.LVL145:
 635:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         default:
 1831              		.loc 1 635 13 is_stmt 1 view .LVU540
 1832 0062 E0E7     		b	.L140
 1833              	.L142:
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1834              		.loc 1 644 16 is_stmt 0 view .LVU541
 1835 0064 0020     		movs	r0, #0
 1836              	.LVL146:
ARM GAS  /tmp/ccFifuH7.s 			page 54


 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1837              		.loc 1 644 16 view .LVU542
 1838 0066 E2E7     		b	.L141
 1839              		.cfi_endproc
 1840              	.LFE142:
 1842              		.section	.text.dma_interrupt_flag_clear,"ax",%progbits
 1843              		.align	1
 1844              		.global	dma_interrupt_flag_clear
 1845              		.syntax unified
 1846              		.thumb
 1847              		.thumb_func
 1848              		.fpu fpv4-sp-d16
 1850              	dma_interrupt_flag_clear:
 1851              	.LVL147:
 1852              	.LFB143:
 665:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1853              		.loc 1 665 1 is_stmt 1 view -0
 1854              		.cfi_startproc
 1855              		@ args = 0, pretend = 0, frame = 0
 1856              		@ frame_needed = 0, uses_anonymous_args = 0
 1857              		@ link register save eliminated.
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1858              		.loc 1 666 5 view .LVU544
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1859              		.loc 1 666 26 is_stmt 0 view .LVU545
 1860 0000 4368     		ldr	r3, [r0, #4]
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1861              		.loc 1 666 29 view .LVU546
 1862 0002 8900     		lsls	r1, r1, #2
 1863              	.LVL148:
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1864              		.loc 1 666 29 view .LVU547
 1865 0004 8A40     		lsls	r2, r2, r1
 1866              	.LVL149:
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1867              		.loc 1 666 26 view .LVU548
 1868 0006 1A43     		orrs	r2, r2, r3
 1869 0008 4260     		str	r2, [r0, #4]
 667:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1870              		.loc 1 667 1 view .LVU549
 1871 000a 7047     		bx	lr
 1872              		.cfi_endproc
 1873              	.LFE143:
 1875              		.section	.text.dma_interrupt_enable,"ax",%progbits
 1876              		.align	1
 1877              		.global	dma_interrupt_enable
 1878              		.syntax unified
 1879              		.thumb
 1880              		.thumb_func
 1881              		.fpu fpv4-sp-d16
 1883              	dma_interrupt_enable:
 1884              	.LVL150:
 1885              	.LFB144:
 685:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1886              		.loc 1 685 1 is_stmt 1 view -0
 1887              		.cfi_startproc
 1888              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccFifuH7.s 			page 55


 1889              		@ frame_needed = 0, uses_anonymous_args = 0
 1890              		@ link register save eliminated.
 686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1891              		.loc 1 686 5 view .LVU551
 1892              	.LBB124:
 1893              	.LBI124:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 1894              		.loc 1 727 18 view .LVU552
 1895              	.LBB125:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1896              		.loc 1 729 5 view .LVU553
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1897              		.loc 1 731 5 view .LVU554
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1898              		.loc 1 731 7 is_stmt 0 view .LVU555
 1899 0000 064B     		ldr	r3, .L152
 1900 0002 9842     		cmp	r0, r3
 1901 0004 07D0     		beq	.L151
 1902              	.LVL151:
 1903              	.L149:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1904              		.loc 1 731 7 view .LVU556
 1905              	.LBE125:
 1906              	.LBE124:
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1907              		.loc 1 690 5 is_stmt 1 view .LVU557
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1908              		.loc 1 690 37 is_stmt 0 view .LVU558
 1909 0006 01EB8101 		add	r1, r1, r1, lsl #2
 1910              	.LVL152:
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1911              		.loc 1 690 37 view .LVU559
 1912 000a 8B00     		lsls	r3, r1, #2
 1913 000c 0830     		adds	r0, r0, #8
 1914              	.LVL153:
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1915              		.loc 1 690 37 view .LVU560
 1916 000e 1958     		ldr	r1, [r3, r0]
 1917 0010 0A43     		orrs	r2, r2, r1
 1918              	.LVL154:
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1919              		.loc 1 690 37 view .LVU561
 1920 0012 1A50     		str	r2, [r3, r0]
 691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1921              		.loc 1 691 1 view .LVU562
 1922 0014 7047     		bx	lr
 1923              	.LVL155:
 1924              	.L151:
 1925              	.LBB127:
 1926              	.LBB126:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 1927              		.loc 1 733 9 is_stmt 1 view .LVU563
 1928              		.loc 1 738 5 view .LVU564
 1929              		.loc 1 738 5 is_stmt 0 view .LVU565
 1930              	.LBE126:
 1931              	.LBE127:
 686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
ARM GAS  /tmp/ccFifuH7.s 			page 56


 1932              		.loc 1 686 7 view .LVU566
 1933 0016 0429     		cmp	r1, #4
 1934 0018 F5D9     		bls	.L149
 1935              	.L150:
 687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1936              		.loc 1 687 9 is_stmt 1 discriminator 1 view .LVU567
 687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1937              		.loc 1 687 9 discriminator 1 view .LVU568
 687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 1938              		.loc 1 687 9 discriminator 1 view .LVU569
 1939 001a FEE7     		b	.L150
 1940              	.L153:
 1941              		.align	2
 1942              	.L152:
 1943 001c 00040240 		.word	1073873920
 1944              		.cfi_endproc
 1945              	.LFE144:
 1947              		.section	.text.dma_interrupt_disable,"ax",%progbits
 1948              		.align	1
 1949              		.global	dma_interrupt_disable
 1950              		.syntax unified
 1951              		.thumb
 1952              		.thumb_func
 1953              		.fpu fpv4-sp-d16
 1955              	dma_interrupt_disable:
 1956              	.LVL156:
 1957              	.LFB145:
 709:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1958              		.loc 1 709 1 view -0
 1959              		.cfi_startproc
 1960              		@ args = 0, pretend = 0, frame = 0
 1961              		@ frame_needed = 0, uses_anonymous_args = 0
 1962              		@ link register save eliminated.
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 1963              		.loc 1 710 5 view .LVU571
 1964              	.LBB130:
 1965              	.LBI130:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** {
 1966              		.loc 1 727 18 view .LVU572
 1967              	.LBB131:
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     
 1968              		.loc 1 729 5 view .LVU573
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1969              		.loc 1 731 5 view .LVU574
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1970              		.loc 1 731 7 is_stmt 0 view .LVU575
 1971 0000 074B     		ldr	r3, .L158
 1972 0002 9842     		cmp	r0, r3
 1973 0004 08D0     		beq	.L157
 1974              	.LVL157:
 1975              	.L155:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1976              		.loc 1 731 7 view .LVU576
 1977              	.LBE131:
 1978              	.LBE130:
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1979              		.loc 1 714 5 is_stmt 1 view .LVU577
ARM GAS  /tmp/ccFifuH7.s 			page 57


 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1980              		.loc 1 714 37 is_stmt 0 view .LVU578
 1981 0006 01EB8101 		add	r1, r1, r1, lsl #2
 1982              	.LVL158:
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1983              		.loc 1 714 37 view .LVU579
 1984 000a 8B00     		lsls	r3, r1, #2
 1985 000c 0830     		adds	r0, r0, #8
 1986              	.LVL159:
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1987              		.loc 1 714 37 view .LVU580
 1988 000e 1958     		ldr	r1, [r3, r0]
 1989 0010 21EA0202 		bic	r2, r1, r2
 1990              	.LVL160:
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** }
 1991              		.loc 1 714 37 view .LVU581
 1992 0014 1A50     		str	r2, [r3, r0]
 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c **** 
 1993              		.loc 1 715 1 view .LVU582
 1994 0016 7047     		bx	lr
 1995              	.LVL161:
 1996              	.L157:
 1997              	.LBB133:
 1998              	.LBB132:
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****             val = ERROR;
 1999              		.loc 1 733 9 is_stmt 1 view .LVU583
 2000              		.loc 1 738 5 view .LVU584
 2001              		.loc 1 738 5 is_stmt 0 view .LVU585
 2002              	.LBE132:
 2003              	.LBE133:
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****         DMA_WRONG_HANDLE
 2004              		.loc 1 710 7 view .LVU586
 2005 0018 0429     		cmp	r1, #4
 2006 001a F4D9     		bls	.L155
 2007              	.L156:
 711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 2008              		.loc 1 711 9 is_stmt 1 discriminator 1 view .LVU587
 711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 2009              		.loc 1 711 9 discriminator 1 view .LVU588
 711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dma.c ****     }
 2010              		.loc 1 711 9 discriminator 1 view .LVU589
 2011 001c FEE7     		b	.L156
 2012              	.L159:
 2013 001e 00BF     		.align	2
 2014              	.L158:
 2015 0020 00040240 		.word	1073873920
 2016              		.cfi_endproc
 2017              	.LFE145:
 2019              		.text
 2020              	.Letext0:
 2021              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 2022              		.file 3 "../../../../Firmware/CMSIS/GD/GD32E10x/Include/gd32e10x.h"
 2023              		.file 4 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_dma.h"
ARM GAS  /tmp/ccFifuH7.s 			page 58


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32e10x_dma.c
     /tmp/ccFifuH7.s:18     .text.dma_deinit:0000000000000000 $t
     /tmp/ccFifuH7.s:26     .text.dma_deinit:0000000000000000 dma_deinit
     /tmp/ccFifuH7.s:105    .text.dma_deinit:0000000000000038 $d
     /tmp/ccFifuH7.s:110    .text.dma_struct_para_init:0000000000000000 $t
     /tmp/ccFifuH7.s:117    .text.dma_struct_para_init:0000000000000000 dma_struct_para_init
     /tmp/ccFifuH7.s:167    .text.dma_init:0000000000000000 $t
     /tmp/ccFifuH7.s:174    .text.dma_init:0000000000000000 dma_init
     /tmp/ccFifuH7.s:321    .text.dma_init:0000000000000078 $d
     /tmp/ccFifuH7.s:326    .text.dma_circulation_enable:0000000000000000 $t
     /tmp/ccFifuH7.s:333    .text.dma_circulation_enable:0000000000000000 dma_circulation_enable
     /tmp/ccFifuH7.s:391    .text.dma_circulation_enable:0000000000000020 $d
     /tmp/ccFifuH7.s:396    .text.dma_circulation_disable:0000000000000000 $t
     /tmp/ccFifuH7.s:403    .text.dma_circulation_disable:0000000000000000 dma_circulation_disable
     /tmp/ccFifuH7.s:461    .text.dma_circulation_disable:0000000000000020 $d
     /tmp/ccFifuH7.s:466    .text.dma_memory_to_memory_enable:0000000000000000 $t
     /tmp/ccFifuH7.s:473    .text.dma_memory_to_memory_enable:0000000000000000 dma_memory_to_memory_enable
     /tmp/ccFifuH7.s:531    .text.dma_memory_to_memory_enable:0000000000000020 $d
     /tmp/ccFifuH7.s:536    .text.dma_memory_to_memory_disable:0000000000000000 $t
     /tmp/ccFifuH7.s:543    .text.dma_memory_to_memory_disable:0000000000000000 dma_memory_to_memory_disable
     /tmp/ccFifuH7.s:601    .text.dma_memory_to_memory_disable:0000000000000020 $d
     /tmp/ccFifuH7.s:606    .text.dma_channel_enable:0000000000000000 $t
     /tmp/ccFifuH7.s:613    .text.dma_channel_enable:0000000000000000 dma_channel_enable
     /tmp/ccFifuH7.s:671    .text.dma_channel_enable:0000000000000020 $d
     /tmp/ccFifuH7.s:676    .text.dma_channel_disable:0000000000000000 $t
     /tmp/ccFifuH7.s:683    .text.dma_channel_disable:0000000000000000 dma_channel_disable
     /tmp/ccFifuH7.s:741    .text.dma_channel_disable:0000000000000020 $d
     /tmp/ccFifuH7.s:746    .text.dma_periph_address_config:0000000000000000 $t
     /tmp/ccFifuH7.s:753    .text.dma_periph_address_config:0000000000000000 dma_periph_address_config
     /tmp/ccFifuH7.s:808    .text.dma_periph_address_config:0000000000000018 $d
     /tmp/ccFifuH7.s:813    .text.dma_memory_address_config:0000000000000000 $t
     /tmp/ccFifuH7.s:820    .text.dma_memory_address_config:0000000000000000 dma_memory_address_config
     /tmp/ccFifuH7.s:875    .text.dma_memory_address_config:0000000000000018 $d
     /tmp/ccFifuH7.s:880    .text.dma_transfer_number_config:0000000000000000 $t
     /tmp/ccFifuH7.s:887    .text.dma_transfer_number_config:0000000000000000 dma_transfer_number_config
     /tmp/ccFifuH7.s:945    .text.dma_transfer_number_config:000000000000001c $d
     /tmp/ccFifuH7.s:950    .text.dma_transfer_number_get:0000000000000000 $t
     /tmp/ccFifuH7.s:957    .text.dma_transfer_number_get:0000000000000000 dma_transfer_number_get
     /tmp/ccFifuH7.s:1014   .text.dma_transfer_number_get:0000000000000018 $d
     /tmp/ccFifuH7.s:1019   .text.dma_priority_config:0000000000000000 $t
     /tmp/ccFifuH7.s:1026   .text.dma_priority_config:0000000000000000 dma_priority_config
     /tmp/ccFifuH7.s:1095   .text.dma_priority_config:0000000000000020 $d
     /tmp/ccFifuH7.s:1100   .text.dma_memory_width_config:0000000000000000 $t
     /tmp/ccFifuH7.s:1107   .text.dma_memory_width_config:0000000000000000 dma_memory_width_config
     /tmp/ccFifuH7.s:1176   .text.dma_memory_width_config:0000000000000020 $d
     /tmp/ccFifuH7.s:1181   .text.dma_periph_width_config:0000000000000000 $t
     /tmp/ccFifuH7.s:1188   .text.dma_periph_width_config:0000000000000000 dma_periph_width_config
     /tmp/ccFifuH7.s:1257   .text.dma_periph_width_config:0000000000000020 $d
     /tmp/ccFifuH7.s:1262   .text.dma_memory_increase_enable:0000000000000000 $t
     /tmp/ccFifuH7.s:1269   .text.dma_memory_increase_enable:0000000000000000 dma_memory_increase_enable
     /tmp/ccFifuH7.s:1327   .text.dma_memory_increase_enable:0000000000000020 $d
     /tmp/ccFifuH7.s:1332   .text.dma_memory_increase_disable:0000000000000000 $t
     /tmp/ccFifuH7.s:1339   .text.dma_memory_increase_disable:0000000000000000 dma_memory_increase_disable
     /tmp/ccFifuH7.s:1397   .text.dma_memory_increase_disable:0000000000000020 $d
     /tmp/ccFifuH7.s:1402   .text.dma_periph_increase_enable:0000000000000000 $t
     /tmp/ccFifuH7.s:1409   .text.dma_periph_increase_enable:0000000000000000 dma_periph_increase_enable
ARM GAS  /tmp/ccFifuH7.s 			page 59


     /tmp/ccFifuH7.s:1467   .text.dma_periph_increase_enable:0000000000000020 $d
     /tmp/ccFifuH7.s:1472   .text.dma_periph_increase_disable:0000000000000000 $t
     /tmp/ccFifuH7.s:1479   .text.dma_periph_increase_disable:0000000000000000 dma_periph_increase_disable
     /tmp/ccFifuH7.s:1537   .text.dma_periph_increase_disable:0000000000000020 $d
     /tmp/ccFifuH7.s:1542   .text.dma_transfer_direction_config:0000000000000000 $t
     /tmp/ccFifuH7.s:1549   .text.dma_transfer_direction_config:0000000000000000 dma_transfer_direction_config
     /tmp/ccFifuH7.s:1628   .text.dma_transfer_direction_config:0000000000000034 $d
     /tmp/ccFifuH7.s:1633   .text.dma_flag_get:0000000000000000 $t
     /tmp/ccFifuH7.s:1640   .text.dma_flag_get:0000000000000000 dma_flag_get
     /tmp/ccFifuH7.s:1673   .text.dma_flag_clear:0000000000000000 $t
     /tmp/ccFifuH7.s:1680   .text.dma_flag_clear:0000000000000000 dma_flag_clear
     /tmp/ccFifuH7.s:1706   .text.dma_interrupt_flag_get:0000000000000000 $t
     /tmp/ccFifuH7.s:1713   .text.dma_interrupt_flag_get:0000000000000000 dma_interrupt_flag_get
     /tmp/ccFifuH7.s:1843   .text.dma_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccFifuH7.s:1850   .text.dma_interrupt_flag_clear:0000000000000000 dma_interrupt_flag_clear
     /tmp/ccFifuH7.s:1876   .text.dma_interrupt_enable:0000000000000000 $t
     /tmp/ccFifuH7.s:1883   .text.dma_interrupt_enable:0000000000000000 dma_interrupt_enable
     /tmp/ccFifuH7.s:1943   .text.dma_interrupt_enable:000000000000001c $d
     /tmp/ccFifuH7.s:1948   .text.dma_interrupt_disable:0000000000000000 $t
     /tmp/ccFifuH7.s:1955   .text.dma_interrupt_disable:0000000000000000 dma_interrupt_disable
     /tmp/ccFifuH7.s:2015   .text.dma_interrupt_disable:0000000000000020 $d

NO UNDEFINED SYMBOLS
