#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue May  7 00:11:37 2024
# Process ID: 34076
# Current directory: C:/Users/Pato/Desktop/Universida/2024-1/SEP/SIN_RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11140 C:\Users\Pato\Desktop\Universida\2024-1\SEP\SIN_RAM\SIN_RAM.xpr
# Log file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/SIN_RAM/vivado.log
# Journal file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/SIN_RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Pato/Desktop/Universida/2024-1/SEP/SIN_RAM/SIN_RAM.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/SIN_RAM/SIN_RAM.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_bd_design "design_1"
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\SIN_RAM\SIN_RAM.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1063.117 ; gain = 0.000
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0 C:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo'.
set_property  ip_repo_paths  {c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/ip_repo/RAM_SENO_1.0'. The path is contained within another repository.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:RAM_SENO:1.0 RAM_SENO_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_traffic_gen:3.0 axi_traffic_gen_0
endgroup
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../IEE2463_P1/Extras/addr_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/data_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../IEE2463_P1/Extras/data_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/mask_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../IEE2463_P1/Extras/mask_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/ctrl_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../IEE2463_P1/Extras/ctrl_sin.coe'
set_property -dict [list CONFIG.C_ATG_SYSTEM_CMD_MAX_RETRY {2147483647} CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/data_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/addr_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/mask_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/ctrl_sin.coe} CONFIG.C_ATG_MODE {AXI4-Lite} CONFIG.C_ATG_SYSINIT_MODES {System_Test} CONFIG.C_ATG_MIF_DATA_DEPTH {256}] [get_bd_cells axi_traffic_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/data_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../IEE2463_P1/Extras/data_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../IEE2463_P1/Extras/addr_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/mask_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../IEE2463_P1/Extras/mask_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/ctrl_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../IEE2463_P1/Extras/ctrl_sin.coe'
set_property location {0.5 -81 -47} [get_bd_cells axi_traffic_gen_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/RAM_SENO_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins RAM_SENO_0/S00_AXI]
WARNING: [BD 41-1753] The name 'axi_traffic_gen_0_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/RAM_SENO_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/axi_traffic_gen_0/Reg1' at <0x44A0_0000 [ 64K ]>.
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {2 358 87} [get_bd_cells rst_clk_wiz_100M]
set_property location {3 751 320} [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_intf_nets axi_traffic_gen_0_axi_periph_M00_AXI] [get_bd_cells axi_traffic_gen_0_axi_periph]
connect_bd_intf_net [get_bd_intf_pins RAM_SENO_0/S00_AXI] [get_bd_intf_pins axi_traffic_gen_0/M_AXI_LITE_CH1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardRule 102-10] create_bd_port -dir I sys_clock -type clk
INFO: [BoardRule 102-5] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardRule 102-6] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [BoardRule 102-15] connect_bd_net /sys_clock /clk_wiz/clk_in1
INFO: [BoardRule 102-17] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
INFO: [BoardRule 102-10] create_bd_port -dir I reset_rtl -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
INFO: [BoardRule 102-15] connect_bd_net /reset_rtl /clk_wiz/reset
INFO: [BoardRule 102-19] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [BoardRule 102-1] Board automation did not generate location constraint for /clk_wiz/reset. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE0_WIDTH {8} CONFIG.C_NUM_OF_PROBES {1} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ila_0/clk]
set_property location {5.5 1415 120} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins RAM_SENO_0/sin_data] [get_bd_pins ila_0/probe0]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/RAM_SENO_0/enable

startgroup
make_bd_pins_external  [get_bd_cells RAM_SENO_0]
make_bd_intf_pins_external  [get_bd_cells RAM_SENO_0]
endgroup
set_property name enable [get_bd_ports enable_0]
set_property name clock [get_bd_ports sys_clock]
set_property name reset [get_bd_ports reset_rtl]
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {4 989 144} [get_bd_cells RAM_SENO_0]
set_property location {5 1197 100} [get_bd_cells ila_0]
set_property location {4 971 178} [get_bd_cells RAM_SENO_0]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\SIN_RAM\SIN_RAM.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/SIN_RAM/SIN_RAM.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {5 1196 139} [get_bd_cells ila_0]
regenerate_bd_layout -routing
set_property location {840 -37} [get_bd_ports enable]
set_property location {770 -2} [get_bd_ports enable]
set_property location {801 -31} [get_bd_ports enable]
save_bd_design
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\SIN_RAM\SIN_RAM.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/SIN_RAM/SIN_RAM.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  7 00:21:33 2024...
