
Sentry_uarm_2020_new_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a1c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  08006bcc  08006bcc  00016bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006df8  08006df8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006df8  08006df8  00016df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e00  08006e00  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e00  08006e00  00016e00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006e04  08006e04  00016e04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006e08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000414c  20000074  08006e7c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200041c0  08006e7c  000241c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b3b4  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003be4  00000000  00000000  0003b458  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013f0  00000000  00000000  0003f040  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001218  00000000  00000000  00040430  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026c0d  00000000  00000000  00041648  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000127d5  00000000  00000000  00068255  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e2908  00000000  00000000  0007aa2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015d332  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005844  00000000  00000000  0015d3b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006bb4 	.word	0x08006bb4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08006bb4 	.word	0x08006bb4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_uldivmod>:
 8000608:	b953      	cbnz	r3, 8000620 <__aeabi_uldivmod+0x18>
 800060a:	b94a      	cbnz	r2, 8000620 <__aeabi_uldivmod+0x18>
 800060c:	2900      	cmp	r1, #0
 800060e:	bf08      	it	eq
 8000610:	2800      	cmpeq	r0, #0
 8000612:	bf1c      	itt	ne
 8000614:	f04f 31ff 	movne.w	r1, #4294967295
 8000618:	f04f 30ff 	movne.w	r0, #4294967295
 800061c:	f000 b972 	b.w	8000904 <__aeabi_idiv0>
 8000620:	f1ad 0c08 	sub.w	ip, sp, #8
 8000624:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000628:	f000 f806 	bl	8000638 <__udivmoddi4>
 800062c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000630:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000634:	b004      	add	sp, #16
 8000636:	4770      	bx	lr

08000638 <__udivmoddi4>:
 8000638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800063c:	9e08      	ldr	r6, [sp, #32]
 800063e:	4604      	mov	r4, r0
 8000640:	4688      	mov	r8, r1
 8000642:	2b00      	cmp	r3, #0
 8000644:	d14b      	bne.n	80006de <__udivmoddi4+0xa6>
 8000646:	428a      	cmp	r2, r1
 8000648:	4615      	mov	r5, r2
 800064a:	d967      	bls.n	800071c <__udivmoddi4+0xe4>
 800064c:	fab2 f282 	clz	r2, r2
 8000650:	b14a      	cbz	r2, 8000666 <__udivmoddi4+0x2e>
 8000652:	f1c2 0720 	rsb	r7, r2, #32
 8000656:	fa01 f302 	lsl.w	r3, r1, r2
 800065a:	fa20 f707 	lsr.w	r7, r0, r7
 800065e:	4095      	lsls	r5, r2
 8000660:	ea47 0803 	orr.w	r8, r7, r3
 8000664:	4094      	lsls	r4, r2
 8000666:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800066a:	0c23      	lsrs	r3, r4, #16
 800066c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000670:	fa1f fc85 	uxth.w	ip, r5
 8000674:	fb0e 8817 	mls	r8, lr, r7, r8
 8000678:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800067c:	fb07 f10c 	mul.w	r1, r7, ip
 8000680:	4299      	cmp	r1, r3
 8000682:	d909      	bls.n	8000698 <__udivmoddi4+0x60>
 8000684:	18eb      	adds	r3, r5, r3
 8000686:	f107 30ff 	add.w	r0, r7, #4294967295
 800068a:	f080 811b 	bcs.w	80008c4 <__udivmoddi4+0x28c>
 800068e:	4299      	cmp	r1, r3
 8000690:	f240 8118 	bls.w	80008c4 <__udivmoddi4+0x28c>
 8000694:	3f02      	subs	r7, #2
 8000696:	442b      	add	r3, r5
 8000698:	1a5b      	subs	r3, r3, r1
 800069a:	b2a4      	uxth	r4, r4
 800069c:	fbb3 f0fe 	udiv	r0, r3, lr
 80006a0:	fb0e 3310 	mls	r3, lr, r0, r3
 80006a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006a8:	fb00 fc0c 	mul.w	ip, r0, ip
 80006ac:	45a4      	cmp	ip, r4
 80006ae:	d909      	bls.n	80006c4 <__udivmoddi4+0x8c>
 80006b0:	192c      	adds	r4, r5, r4
 80006b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80006b6:	f080 8107 	bcs.w	80008c8 <__udivmoddi4+0x290>
 80006ba:	45a4      	cmp	ip, r4
 80006bc:	f240 8104 	bls.w	80008c8 <__udivmoddi4+0x290>
 80006c0:	3802      	subs	r0, #2
 80006c2:	442c      	add	r4, r5
 80006c4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80006c8:	eba4 040c 	sub.w	r4, r4, ip
 80006cc:	2700      	movs	r7, #0
 80006ce:	b11e      	cbz	r6, 80006d8 <__udivmoddi4+0xa0>
 80006d0:	40d4      	lsrs	r4, r2
 80006d2:	2300      	movs	r3, #0
 80006d4:	e9c6 4300 	strd	r4, r3, [r6]
 80006d8:	4639      	mov	r1, r7
 80006da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006de:	428b      	cmp	r3, r1
 80006e0:	d909      	bls.n	80006f6 <__udivmoddi4+0xbe>
 80006e2:	2e00      	cmp	r6, #0
 80006e4:	f000 80eb 	beq.w	80008be <__udivmoddi4+0x286>
 80006e8:	2700      	movs	r7, #0
 80006ea:	e9c6 0100 	strd	r0, r1, [r6]
 80006ee:	4638      	mov	r0, r7
 80006f0:	4639      	mov	r1, r7
 80006f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006f6:	fab3 f783 	clz	r7, r3
 80006fa:	2f00      	cmp	r7, #0
 80006fc:	d147      	bne.n	800078e <__udivmoddi4+0x156>
 80006fe:	428b      	cmp	r3, r1
 8000700:	d302      	bcc.n	8000708 <__udivmoddi4+0xd0>
 8000702:	4282      	cmp	r2, r0
 8000704:	f200 80fa 	bhi.w	80008fc <__udivmoddi4+0x2c4>
 8000708:	1a84      	subs	r4, r0, r2
 800070a:	eb61 0303 	sbc.w	r3, r1, r3
 800070e:	2001      	movs	r0, #1
 8000710:	4698      	mov	r8, r3
 8000712:	2e00      	cmp	r6, #0
 8000714:	d0e0      	beq.n	80006d8 <__udivmoddi4+0xa0>
 8000716:	e9c6 4800 	strd	r4, r8, [r6]
 800071a:	e7dd      	b.n	80006d8 <__udivmoddi4+0xa0>
 800071c:	b902      	cbnz	r2, 8000720 <__udivmoddi4+0xe8>
 800071e:	deff      	udf	#255	; 0xff
 8000720:	fab2 f282 	clz	r2, r2
 8000724:	2a00      	cmp	r2, #0
 8000726:	f040 808f 	bne.w	8000848 <__udivmoddi4+0x210>
 800072a:	1b49      	subs	r1, r1, r5
 800072c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000730:	fa1f f885 	uxth.w	r8, r5
 8000734:	2701      	movs	r7, #1
 8000736:	fbb1 fcfe 	udiv	ip, r1, lr
 800073a:	0c23      	lsrs	r3, r4, #16
 800073c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000740:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000744:	fb08 f10c 	mul.w	r1, r8, ip
 8000748:	4299      	cmp	r1, r3
 800074a:	d907      	bls.n	800075c <__udivmoddi4+0x124>
 800074c:	18eb      	adds	r3, r5, r3
 800074e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000752:	d202      	bcs.n	800075a <__udivmoddi4+0x122>
 8000754:	4299      	cmp	r1, r3
 8000756:	f200 80cd 	bhi.w	80008f4 <__udivmoddi4+0x2bc>
 800075a:	4684      	mov	ip, r0
 800075c:	1a59      	subs	r1, r3, r1
 800075e:	b2a3      	uxth	r3, r4
 8000760:	fbb1 f0fe 	udiv	r0, r1, lr
 8000764:	fb0e 1410 	mls	r4, lr, r0, r1
 8000768:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800076c:	fb08 f800 	mul.w	r8, r8, r0
 8000770:	45a0      	cmp	r8, r4
 8000772:	d907      	bls.n	8000784 <__udivmoddi4+0x14c>
 8000774:	192c      	adds	r4, r5, r4
 8000776:	f100 33ff 	add.w	r3, r0, #4294967295
 800077a:	d202      	bcs.n	8000782 <__udivmoddi4+0x14a>
 800077c:	45a0      	cmp	r8, r4
 800077e:	f200 80b6 	bhi.w	80008ee <__udivmoddi4+0x2b6>
 8000782:	4618      	mov	r0, r3
 8000784:	eba4 0408 	sub.w	r4, r4, r8
 8000788:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800078c:	e79f      	b.n	80006ce <__udivmoddi4+0x96>
 800078e:	f1c7 0c20 	rsb	ip, r7, #32
 8000792:	40bb      	lsls	r3, r7
 8000794:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000798:	ea4e 0e03 	orr.w	lr, lr, r3
 800079c:	fa01 f407 	lsl.w	r4, r1, r7
 80007a0:	fa20 f50c 	lsr.w	r5, r0, ip
 80007a4:	fa21 f30c 	lsr.w	r3, r1, ip
 80007a8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80007ac:	4325      	orrs	r5, r4
 80007ae:	fbb3 f9f8 	udiv	r9, r3, r8
 80007b2:	0c2c      	lsrs	r4, r5, #16
 80007b4:	fb08 3319 	mls	r3, r8, r9, r3
 80007b8:	fa1f fa8e 	uxth.w	sl, lr
 80007bc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80007c0:	fb09 f40a 	mul.w	r4, r9, sl
 80007c4:	429c      	cmp	r4, r3
 80007c6:	fa02 f207 	lsl.w	r2, r2, r7
 80007ca:	fa00 f107 	lsl.w	r1, r0, r7
 80007ce:	d90b      	bls.n	80007e8 <__udivmoddi4+0x1b0>
 80007d0:	eb1e 0303 	adds.w	r3, lr, r3
 80007d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80007d8:	f080 8087 	bcs.w	80008ea <__udivmoddi4+0x2b2>
 80007dc:	429c      	cmp	r4, r3
 80007de:	f240 8084 	bls.w	80008ea <__udivmoddi4+0x2b2>
 80007e2:	f1a9 0902 	sub.w	r9, r9, #2
 80007e6:	4473      	add	r3, lr
 80007e8:	1b1b      	subs	r3, r3, r4
 80007ea:	b2ad      	uxth	r5, r5
 80007ec:	fbb3 f0f8 	udiv	r0, r3, r8
 80007f0:	fb08 3310 	mls	r3, r8, r0, r3
 80007f4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80007f8:	fb00 fa0a 	mul.w	sl, r0, sl
 80007fc:	45a2      	cmp	sl, r4
 80007fe:	d908      	bls.n	8000812 <__udivmoddi4+0x1da>
 8000800:	eb1e 0404 	adds.w	r4, lr, r4
 8000804:	f100 33ff 	add.w	r3, r0, #4294967295
 8000808:	d26b      	bcs.n	80008e2 <__udivmoddi4+0x2aa>
 800080a:	45a2      	cmp	sl, r4
 800080c:	d969      	bls.n	80008e2 <__udivmoddi4+0x2aa>
 800080e:	3802      	subs	r0, #2
 8000810:	4474      	add	r4, lr
 8000812:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000816:	fba0 8902 	umull	r8, r9, r0, r2
 800081a:	eba4 040a 	sub.w	r4, r4, sl
 800081e:	454c      	cmp	r4, r9
 8000820:	46c2      	mov	sl, r8
 8000822:	464b      	mov	r3, r9
 8000824:	d354      	bcc.n	80008d0 <__udivmoddi4+0x298>
 8000826:	d051      	beq.n	80008cc <__udivmoddi4+0x294>
 8000828:	2e00      	cmp	r6, #0
 800082a:	d069      	beq.n	8000900 <__udivmoddi4+0x2c8>
 800082c:	ebb1 050a 	subs.w	r5, r1, sl
 8000830:	eb64 0403 	sbc.w	r4, r4, r3
 8000834:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000838:	40fd      	lsrs	r5, r7
 800083a:	40fc      	lsrs	r4, r7
 800083c:	ea4c 0505 	orr.w	r5, ip, r5
 8000840:	e9c6 5400 	strd	r5, r4, [r6]
 8000844:	2700      	movs	r7, #0
 8000846:	e747      	b.n	80006d8 <__udivmoddi4+0xa0>
 8000848:	f1c2 0320 	rsb	r3, r2, #32
 800084c:	fa20 f703 	lsr.w	r7, r0, r3
 8000850:	4095      	lsls	r5, r2
 8000852:	fa01 f002 	lsl.w	r0, r1, r2
 8000856:	fa21 f303 	lsr.w	r3, r1, r3
 800085a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800085e:	4338      	orrs	r0, r7
 8000860:	0c01      	lsrs	r1, r0, #16
 8000862:	fbb3 f7fe 	udiv	r7, r3, lr
 8000866:	fa1f f885 	uxth.w	r8, r5
 800086a:	fb0e 3317 	mls	r3, lr, r7, r3
 800086e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000872:	fb07 f308 	mul.w	r3, r7, r8
 8000876:	428b      	cmp	r3, r1
 8000878:	fa04 f402 	lsl.w	r4, r4, r2
 800087c:	d907      	bls.n	800088e <__udivmoddi4+0x256>
 800087e:	1869      	adds	r1, r5, r1
 8000880:	f107 3cff 	add.w	ip, r7, #4294967295
 8000884:	d22f      	bcs.n	80008e6 <__udivmoddi4+0x2ae>
 8000886:	428b      	cmp	r3, r1
 8000888:	d92d      	bls.n	80008e6 <__udivmoddi4+0x2ae>
 800088a:	3f02      	subs	r7, #2
 800088c:	4429      	add	r1, r5
 800088e:	1acb      	subs	r3, r1, r3
 8000890:	b281      	uxth	r1, r0
 8000892:	fbb3 f0fe 	udiv	r0, r3, lr
 8000896:	fb0e 3310 	mls	r3, lr, r0, r3
 800089a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800089e:	fb00 f308 	mul.w	r3, r0, r8
 80008a2:	428b      	cmp	r3, r1
 80008a4:	d907      	bls.n	80008b6 <__udivmoddi4+0x27e>
 80008a6:	1869      	adds	r1, r5, r1
 80008a8:	f100 3cff 	add.w	ip, r0, #4294967295
 80008ac:	d217      	bcs.n	80008de <__udivmoddi4+0x2a6>
 80008ae:	428b      	cmp	r3, r1
 80008b0:	d915      	bls.n	80008de <__udivmoddi4+0x2a6>
 80008b2:	3802      	subs	r0, #2
 80008b4:	4429      	add	r1, r5
 80008b6:	1ac9      	subs	r1, r1, r3
 80008b8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80008bc:	e73b      	b.n	8000736 <__udivmoddi4+0xfe>
 80008be:	4637      	mov	r7, r6
 80008c0:	4630      	mov	r0, r6
 80008c2:	e709      	b.n	80006d8 <__udivmoddi4+0xa0>
 80008c4:	4607      	mov	r7, r0
 80008c6:	e6e7      	b.n	8000698 <__udivmoddi4+0x60>
 80008c8:	4618      	mov	r0, r3
 80008ca:	e6fb      	b.n	80006c4 <__udivmoddi4+0x8c>
 80008cc:	4541      	cmp	r1, r8
 80008ce:	d2ab      	bcs.n	8000828 <__udivmoddi4+0x1f0>
 80008d0:	ebb8 0a02 	subs.w	sl, r8, r2
 80008d4:	eb69 020e 	sbc.w	r2, r9, lr
 80008d8:	3801      	subs	r0, #1
 80008da:	4613      	mov	r3, r2
 80008dc:	e7a4      	b.n	8000828 <__udivmoddi4+0x1f0>
 80008de:	4660      	mov	r0, ip
 80008e0:	e7e9      	b.n	80008b6 <__udivmoddi4+0x27e>
 80008e2:	4618      	mov	r0, r3
 80008e4:	e795      	b.n	8000812 <__udivmoddi4+0x1da>
 80008e6:	4667      	mov	r7, ip
 80008e8:	e7d1      	b.n	800088e <__udivmoddi4+0x256>
 80008ea:	4681      	mov	r9, r0
 80008ec:	e77c      	b.n	80007e8 <__udivmoddi4+0x1b0>
 80008ee:	3802      	subs	r0, #2
 80008f0:	442c      	add	r4, r5
 80008f2:	e747      	b.n	8000784 <__udivmoddi4+0x14c>
 80008f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80008f8:	442b      	add	r3, r5
 80008fa:	e72f      	b.n	800075c <__udivmoddi4+0x124>
 80008fc:	4638      	mov	r0, r7
 80008fe:	e708      	b.n	8000712 <__udivmoddi4+0xda>
 8000900:	4637      	mov	r7, r6
 8000902:	e6e9      	b.n	80006d8 <__udivmoddi4+0xa0>

08000904 <__aeabi_idiv0>:
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop

08000908 <Chassis_Task_Func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Chassis_Task_Func */
void Chassis_Task_Func(void const * argument)
{
 8000908:	b590      	push	{r4, r7, lr}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN Chassis_Task_Func */
	//buzzer_play_mario(200);
  /* Infinite loop */
  double i=0;
 8000910:	f04f 0300 	mov.w	r3, #0
 8000914:	f04f 0400 	mov.w	r4, #0
 8000918:	e9c7 3402 	strd	r3, r4, [r7, #8]
  for(;;)
  {
	printf("\nWelcome to RM-EE\n");
 800091c:	4810      	ldr	r0, [pc, #64]	; (8000960 <Chassis_Task_Func+0x58>)
 800091e:	f005 fa75 	bl	8005e0c <puts>
	printf("Hello, the current time is %.2F",i);
 8000922:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000926:	480f      	ldr	r0, [pc, #60]	; (8000964 <Chassis_Task_Func+0x5c>)
 8000928:	f005 f9fc 	bl	8005d24 <iprintf>
	i+=0.1;
 800092c:	a30a      	add	r3, pc, #40	; (adr r3, 8000958 <Chassis_Task_Func+0x50>)
 800092e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000932:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000936:	f7ff fcb1 	bl	800029c <__adddf3>
 800093a:	4603      	mov	r3, r0
 800093c:	460c      	mov	r4, r1
 800093e:	e9c7 3402 	strd	r3, r4, [r7, #8]
    osDelay(500);
 8000942:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000946:	f004 f806 	bl	8004956 <osDelay>
    osDelay(1);
 800094a:	2001      	movs	r0, #1
 800094c:	f004 f803 	bl	8004956 <osDelay>
  {
 8000950:	e7e4      	b.n	800091c <Chassis_Task_Func+0x14>
 8000952:	bf00      	nop
 8000954:	f3af 8000 	nop.w
 8000958:	9999999a 	.word	0x9999999a
 800095c:	3fb99999 	.word	0x3fb99999
 8000960:	08006bcc 	.word	0x08006bcc
 8000964:	08006be0 	.word	0x08006be0

08000968 <Gimbal_Task_Function>:


uint8_t can_rx_buffer[8];

void Gimbal_Task_Function(void const * argument)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
	//buzzer_play_chromatic(100);

	//buzzer_play_mario(200);
	//int16_t message=7500;

	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000970:	2102      	movs	r1, #2
 8000972:	4808      	ldr	r0, [pc, #32]	; (8000994 <Gimbal_Task_Function+0x2c>)
 8000974:	f001 fb85 	bl	8002082 <HAL_CAN_ActivateNotification>
	//can_filter_enable(&hcan1);

  for(;;)
  {
	  HAL_GPIO_TogglePin(LD_C_GPIO_Port, LD_C_Pin);
 8000978:	2140      	movs	r1, #64	; 0x40
 800097a:	4807      	ldr	r0, [pc, #28]	; (8000998 <Gimbal_Task_Function+0x30>)
 800097c:	f002 f875 	bl	8002a6a <HAL_GPIO_TogglePin>
	  CAN_Send_Gimbal(3000,0);
 8000980:	2100      	movs	r1, #0
 8000982:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000986:	f000 f809 	bl	800099c <CAN_Send_Gimbal>



	  //osDelay(500);
	  osDelay(3);
 800098a:	2003      	movs	r0, #3
 800098c:	f003 ffe3 	bl	8004956 <osDelay>
	  HAL_GPIO_TogglePin(LD_C_GPIO_Port, LD_C_Pin);
 8000990:	e7f2      	b.n	8000978 <Gimbal_Task_Function+0x10>
 8000992:	bf00      	nop
 8000994:	200040c4 	.word	0x200040c4
 8000998:	40021800 	.word	0x40021800

0800099c <CAN_Send_Gimbal>:
  }
  /* USER CODE END Gimbal_Task_Function */
}

void CAN_Send_Gimbal(int16_t yaw_raw, int16_t pitch_raw)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	4603      	mov	r3, r0
 80009a4:	460a      	mov	r2, r1
 80009a6:	80fb      	strh	r3, [r7, #6]
 80009a8:	4613      	mov	r3, r2
 80009aa:	80bb      	strh	r3, [r7, #4]
    uint32_t send_mail_box;
    chassis_tx_message.StdId = 0x200;  // 3508
 80009ac:	4b1c      	ldr	r3, [pc, #112]	; (8000a20 <CAN_Send_Gimbal+0x84>)
 80009ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009b2:	601a      	str	r2, [r3, #0]
	//chassis_tx_message.StdId = 0x1FF;  // gimbal
    chassis_tx_message.IDE = CAN_ID_STD;
 80009b4:	4b1a      	ldr	r3, [pc, #104]	; (8000a20 <CAN_Send_Gimbal+0x84>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	609a      	str	r2, [r3, #8]
    chassis_tx_message.RTR = CAN_RTR_DATA;
 80009ba:	4b19      	ldr	r3, [pc, #100]	; (8000a20 <CAN_Send_Gimbal+0x84>)
 80009bc:	2200      	movs	r2, #0
 80009be:	60da      	str	r2, [r3, #12]
    chassis_tx_message.DLC = 0x08;
 80009c0:	4b17      	ldr	r3, [pc, #92]	; (8000a20 <CAN_Send_Gimbal+0x84>)
 80009c2:	2208      	movs	r2, #8
 80009c4:	611a      	str	r2, [r3, #16]
    chassis_can_send_data[0] = yaw_raw >> 8;
 80009c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009ca:	121b      	asrs	r3, r3, #8
 80009cc:	b21b      	sxth	r3, r3
 80009ce:	b2da      	uxtb	r2, r3
 80009d0:	4b14      	ldr	r3, [pc, #80]	; (8000a24 <CAN_Send_Gimbal+0x88>)
 80009d2:	701a      	strb	r2, [r3, #0]
    chassis_can_send_data[1] = yaw_raw;
 80009d4:	88fb      	ldrh	r3, [r7, #6]
 80009d6:	b2da      	uxtb	r2, r3
 80009d8:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <CAN_Send_Gimbal+0x88>)
 80009da:	705a      	strb	r2, [r3, #1]
    chassis_can_send_data[2] = pitch_raw >> 8;
 80009dc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80009e0:	121b      	asrs	r3, r3, #8
 80009e2:	b21b      	sxth	r3, r3
 80009e4:	b2da      	uxtb	r2, r3
 80009e6:	4b0f      	ldr	r3, [pc, #60]	; (8000a24 <CAN_Send_Gimbal+0x88>)
 80009e8:	709a      	strb	r2, [r3, #2]
    chassis_can_send_data[3] = pitch_raw;
 80009ea:	88bb      	ldrh	r3, [r7, #4]
 80009ec:	b2da      	uxtb	r2, r3
 80009ee:	4b0d      	ldr	r3, [pc, #52]	; (8000a24 <CAN_Send_Gimbal+0x88>)
 80009f0:	70da      	strb	r2, [r3, #3]
    chassis_can_send_data[4] = 0;
 80009f2:	4b0c      	ldr	r3, [pc, #48]	; (8000a24 <CAN_Send_Gimbal+0x88>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	711a      	strb	r2, [r3, #4]
    chassis_can_send_data[5] = 0;
 80009f8:	4b0a      	ldr	r3, [pc, #40]	; (8000a24 <CAN_Send_Gimbal+0x88>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	715a      	strb	r2, [r3, #5]
    chassis_can_send_data[6] = 0;
 80009fe:	4b09      	ldr	r3, [pc, #36]	; (8000a24 <CAN_Send_Gimbal+0x88>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	719a      	strb	r2, [r3, #6]
    chassis_can_send_data[7] = 0;
 8000a04:	4b07      	ldr	r3, [pc, #28]	; (8000a24 <CAN_Send_Gimbal+0x88>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	71da      	strb	r2, [r3, #7]


    HAL_CAN_AddTxMessage(&hcan1, &chassis_tx_message, chassis_can_send_data, &send_mail_box);
 8000a0a:	f107 030c 	add.w	r3, r7, #12
 8000a0e:	4a05      	ldr	r2, [pc, #20]	; (8000a24 <CAN_Send_Gimbal+0x88>)
 8000a10:	4903      	ldr	r1, [pc, #12]	; (8000a20 <CAN_Send_Gimbal+0x84>)
 8000a12:	4805      	ldr	r0, [pc, #20]	; (8000a28 <CAN_Send_Gimbal+0x8c>)
 8000a14:	f001 f948 	bl	8001ca8 <HAL_CAN_AddTxMessage>
//    else{
//    	buzzer_play_c1(100);
//    	buzzer_play_d1(100);
//    	buzzer_play_e1(100);
//    }
}
 8000a18:	bf00      	nop
 8000a1a:	3710      	adds	r7, #16
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000098 	.word	0x20000098
 8000a24:	20000090 	.word	0x20000090
 8000a28:	200040c4 	.word	0x200040c4

08000a2c <can_filter_enable>:

void can_filter_enable(CAN_HandleTypeDef* hcan){
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b08c      	sub	sp, #48	; 0x30
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef CAN_FilterConfigStructure;

	CAN_FilterConfigStructure.FilterIdHigh = 0x0000;
 8000a34:	2300      	movs	r3, #0
 8000a36:	60bb      	str	r3, [r7, #8]
	CAN_FilterConfigStructure.FilterIdLow = 0x0000;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	60fb      	str	r3, [r7, #12]
	CAN_FilterConfigStructure.FilterMaskIdHigh = 0x0000;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	613b      	str	r3, [r7, #16]
	CAN_FilterConfigStructure.FilterMaskIdLow = 0x0000;
 8000a40:	2300      	movs	r3, #0
 8000a42:	617b      	str	r3, [r7, #20]
	CAN_FilterConfigStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000a44:	2300      	movs	r3, #0
 8000a46:	61bb      	str	r3, [r7, #24]
	CAN_FilterConfigStructure.FilterMode = CAN_FILTERMODE_IDMASK;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	623b      	str	r3, [r7, #32]
	CAN_FilterConfigStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_FilterConfigStructure.FilterActivation = ENABLE;
 8000a50:	2301      	movs	r3, #1
 8000a52:	62bb      	str	r3, [r7, #40]	; 0x28
	CAN_FilterConfigStructure.SlaveStartFilterBank = 27;
 8000a54:	231b      	movs	r3, #27
 8000a56:	62fb      	str	r3, [r7, #44]	; 0x2c

	CAN_FilterConfigStructure.FilterBank = 0;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	61fb      	str	r3, [r7, #28]

	HAL_CAN_ConfigFilter(hcan, &CAN_FilterConfigStructure);
 8000a5c:	f107 0308 	add.w	r3, r7, #8
 8000a60:	4619      	mov	r1, r3
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f000 fffc 	bl	8001a60 <HAL_CAN_ConfigFilter>
}
 8000a68:	bf00      	nop
 8000a6a:	3730      	adds	r7, #48	; 0x30
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <can_filter_disable>:



void can_filter_disable(CAN_HandleTypeDef* hcan){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b08c      	sub	sp, #48	; 0x30
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef CAN_FilterConfigStructure;

	CAN_FilterConfigStructure.FilterIdHigh = 0x0000;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	60bb      	str	r3, [r7, #8]
	CAN_FilterConfigStructure.FilterIdLow = 0x0000;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60fb      	str	r3, [r7, #12]
	CAN_FilterConfigStructure.FilterMaskIdHigh = 0x0000;
 8000a80:	2300      	movs	r3, #0
 8000a82:	613b      	str	r3, [r7, #16]
	CAN_FilterConfigStructure.FilterMaskIdLow = 0x0000;
 8000a84:	2300      	movs	r3, #0
 8000a86:	617b      	str	r3, [r7, #20]
	CAN_FilterConfigStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	61bb      	str	r3, [r7, #24]
	CAN_FilterConfigStructure.FilterMode = CAN_FILTERMODE_IDMASK;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	623b      	str	r3, [r7, #32]
	CAN_FilterConfigStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 8000a90:	2301      	movs	r3, #1
 8000a92:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_FilterConfigStructure.FilterActivation = DISABLE;
 8000a94:	2300      	movs	r3, #0
 8000a96:	62bb      	str	r3, [r7, #40]	; 0x28
	CAN_FilterConfigStructure.SlaveStartFilterBank = 27;
 8000a98:	231b      	movs	r3, #27
 8000a9a:	62fb      	str	r3, [r7, #44]	; 0x2c

	CAN_FilterConfigStructure.FilterBank = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61fb      	str	r3, [r7, #28]

	HAL_CAN_ConfigFilter(hcan, &CAN_FilterConfigStructure);
 8000aa0:	f107 0308 	add.w	r3, r7, #8
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	6878      	ldr	r0, [r7, #4]
 8000aa8:	f000 ffda 	bl	8001a60 <HAL_CAN_ConfigFilter>
}
 8000aac:	bf00      	nop
 8000aae:	3730      	adds	r7, #48	; 0x30
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <HAL_CAN_RxFifo0MsgPendingCallback>:

//This function activates whenever the RxFifo receives a message persumably? But it doesnt seem to work right now
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b08a      	sub	sp, #40	; 0x28
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rx_header;
	rx_header.StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[CAN_RX_FIFO0].RIR) >> CAN_TI0R_STID_Pos;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 8000ac4:	0d5b      	lsrs	r3, r3, #21
 8000ac6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000aca:	60fb      	str	r3, [r7, #12]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, can_rx_buffer);
 8000acc:	f107 020c 	add.w	r2, r7, #12
 8000ad0:	4b04      	ldr	r3, [pc, #16]	; (8000ae4 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	6878      	ldr	r0, [r7, #4]
 8000ad6:	f001 f9c2 	bl	8001e5e <HAL_CAN_GetRxMessage>
	//HAL_GPIO_TogglePin(LED_Red_GPIO_Port,LED_Red_Pin);
	//HAL_Delay(1000);
}
 8000ada:	bf00      	nop
 8000adc:	3728      	adds	r7, #40	; 0x28
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	2000412c 	.word	0x2000412c

08000ae8 <HAL_GPIO_EXTI_Callback>:

//This function occurs whenever an EXTI line is called, the EXTI needs to be setup in the ioc file, and button pin is setup as interrupt (EXTI2) right now, and hence, whenver the white button is pressed, this function below is activated
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b086      	sub	sp, #24
 8000aec:	af02      	add	r7, sp, #8
 8000aee:	4603      	mov	r3, r0
 8000af0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == Button_Pin){
 8000af2:	88fb      	ldrh	r3, [r7, #6]
 8000af4:	2b04      	cmp	r3, #4
 8000af6:	d12b      	bne.n	8000b50 <HAL_GPIO_EXTI_Callback+0x68>
		//can_filter_enable(&hcan1);
		can_filter_enable(&hcan1);
 8000af8:	4817      	ldr	r0, [pc, #92]	; (8000b58 <HAL_GPIO_EXTI_Callback+0x70>)
 8000afa:	f7ff ff97 	bl	8000a2c <can_filter_enable>
		uint8_t motorStatus[8];
		memcpy(motorStatus, can_rx_buffer,8);
 8000afe:	4a17      	ldr	r2, [pc, #92]	; (8000b5c <HAL_GPIO_EXTI_Callback+0x74>)
 8000b00:	f107 0308 	add.w	r3, r7, #8
 8000b04:	6810      	ldr	r0, [r2, #0]
 8000b06:	6851      	ldr	r1, [r2, #4]
 8000b08:	c303      	stmia	r3!, {r0, r1}
	             "ID           %d\r\n"
	             "Angle        %d\r\n"
	             "Current      %d\r\n"
	             "Speed        %d\r\n"
	             "Temperature  %u\r\n"
	             "=================================\r\n\r\n",1,(int16_t)(motorStatus[0] << 8 | motorStatus[1]),(int16_t)(motorStatus[2] << 8 | motorStatus[3]),(int16_t)(motorStatus[4] << 8 | motorStatus[5]),(int16_t)(motorStatus[6]));
 8000b0a:	7a3b      	ldrb	r3, [r7, #8]
 8000b0c:	021b      	lsls	r3, r3, #8
 8000b0e:	b21a      	sxth	r2, r3
 8000b10:	7a7b      	ldrb	r3, [r7, #9]
 8000b12:	b21b      	sxth	r3, r3
 8000b14:	4313      	orrs	r3, r2
 8000b16:	b21b      	sxth	r3, r3
		printf("\n======== 6020 DATA REPORT ========\r\n"
 8000b18:	4619      	mov	r1, r3
	             "=================================\r\n\r\n",1,(int16_t)(motorStatus[0] << 8 | motorStatus[1]),(int16_t)(motorStatus[2] << 8 | motorStatus[3]),(int16_t)(motorStatus[4] << 8 | motorStatus[5]),(int16_t)(motorStatus[6]));
 8000b1a:	7abb      	ldrb	r3, [r7, #10]
 8000b1c:	021b      	lsls	r3, r3, #8
 8000b1e:	b21a      	sxth	r2, r3
 8000b20:	7afb      	ldrb	r3, [r7, #11]
 8000b22:	b21b      	sxth	r3, r3
 8000b24:	4313      	orrs	r3, r2
 8000b26:	b21b      	sxth	r3, r3
		printf("\n======== 6020 DATA REPORT ========\r\n"
 8000b28:	4618      	mov	r0, r3
	             "=================================\r\n\r\n",1,(int16_t)(motorStatus[0] << 8 | motorStatus[1]),(int16_t)(motorStatus[2] << 8 | motorStatus[3]),(int16_t)(motorStatus[4] << 8 | motorStatus[5]),(int16_t)(motorStatus[6]));
 8000b2a:	7b3b      	ldrb	r3, [r7, #12]
 8000b2c:	021b      	lsls	r3, r3, #8
 8000b2e:	b21a      	sxth	r2, r3
 8000b30:	7b7b      	ldrb	r3, [r7, #13]
 8000b32:	b21b      	sxth	r3, r3
 8000b34:	4313      	orrs	r3, r2
 8000b36:	b21b      	sxth	r3, r3
 8000b38:	7bba      	ldrb	r2, [r7, #14]
		printf("\n======== 6020 DATA REPORT ========\r\n"
 8000b3a:	9201      	str	r2, [sp, #4]
 8000b3c:	9300      	str	r3, [sp, #0]
 8000b3e:	4603      	mov	r3, r0
 8000b40:	460a      	mov	r2, r1
 8000b42:	2101      	movs	r1, #1
 8000b44:	4806      	ldr	r0, [pc, #24]	; (8000b60 <HAL_GPIO_EXTI_Callback+0x78>)
 8000b46:	f005 f8ed 	bl	8005d24 <iprintf>

		//Adding HAL_Delay would stop the entire code!
		//HAL_Delay(5000);

		can_filter_disable(&hcan1);
 8000b4a:	4803      	ldr	r0, [pc, #12]	; (8000b58 <HAL_GPIO_EXTI_Callback+0x70>)
 8000b4c:	f7ff ff90 	bl	8000a70 <can_filter_disable>


	}
}
 8000b50:	bf00      	nop
 8000b52:	3710      	adds	r7, #16
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	200040c4 	.word	0x200040c4
 8000b5c:	2000412c 	.word	0x2000412c
 8000b60:	08006c00 	.word	0x08006c00

08000b64 <Shoot_Task_Func>:
 */
#include "Shoot_App.h"
void shoot_init(void);

void Shoot_Task_Func(void const * argument)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  shoot_init();
 8000b6c:	f000 f81c 	bl	8000ba8 <shoot_init>
  for(;;)
  {
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,1500);
 8000b70:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <Shoot_Task_Func+0x3c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8000b78:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,1500);
 8000b7a:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <Shoot_Task_Func+0x3c>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8000b82:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_GPIO_TogglePin(LD_A_GPIO_Port,LD_A_Pin);
 8000b84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b88:	4806      	ldr	r0, [pc, #24]	; (8000ba4 <Shoot_Task_Func+0x40>)
 8000b8a:	f001 ff6e 	bl	8002a6a <HAL_GPIO_TogglePin>
    osDelay(500);
 8000b8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b92:	f003 fee0 	bl	8004956 <osDelay>
    osDelay(1);
 8000b96:	2001      	movs	r0, #1
 8000b98:	f003 fedd 	bl	8004956 <osDelay>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,1500);
 8000b9c:	e7e8      	b.n	8000b70 <Shoot_Task_Func+0xc>
 8000b9e:	bf00      	nop
 8000ba0:	2000405c 	.word	0x2000405c
 8000ba4:	40021800 	.word	0x40021800

08000ba8 <shoot_init>:
  }
  /* USER CODE END 5 */
}

void shoot_init(void){
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8000bac:	2100      	movs	r1, #0
 8000bae:	4812      	ldr	r0, [pc, #72]	; (8000bf8 <shoot_init+0x50>)
 8000bb0:	f002 fc80 	bl	80034b4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8000bb4:	2108      	movs	r1, #8
 8000bb6:	4810      	ldr	r0, [pc, #64]	; (8000bf8 <shoot_init+0x50>)
 8000bb8:	f002 fc7c 	bl	80034b4 <HAL_TIM_PWM_Start>

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,2000);
 8000bbc:	4b0e      	ldr	r3, [pc, #56]	; (8000bf8 <shoot_init+0x50>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000bc4:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,2000);
 8000bc6:	4b0c      	ldr	r3, [pc, #48]	; (8000bf8 <shoot_init+0x50>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000bce:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(2000);
 8000bd0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000bd4:	f003 febf 	bl	8004956 <osDelay>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,1000);
 8000bd8:	4b07      	ldr	r3, [pc, #28]	; (8000bf8 <shoot_init+0x50>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000be0:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,1000);
 8000be2:	4b05      	ldr	r3, [pc, #20]	; (8000bf8 <shoot_init+0x50>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000bea:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(1750);
 8000bec:	f240 60d6 	movw	r0, #1750	; 0x6d6
 8000bf0:	f003 feb1 	bl	8004956 <osDelay>

}
 8000bf4:	bf00      	nop
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	2000405c 	.word	0x2000405c

08000bfc <buzzer_init>:
 *      Use HAL_Delay instead of OS_delay if you want to use it before free RTOS kicks in
 */

#include "buzzer.h"

void buzzer_init(void){
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8000c00:	2100      	movs	r1, #0
 8000c02:	4802      	ldr	r0, [pc, #8]	; (8000c0c <buzzer_init+0x10>)
 8000c04:	f002 fc56 	bl	80034b4 <HAL_TIM_PWM_Start>

}
 8000c08:	bf00      	nop
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	200040ec 	.word	0x200040ec

08000c10 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8000c14:	4b17      	ldr	r3, [pc, #92]	; (8000c74 <MX_CAN1_Init+0x64>)
 8000c16:	4a18      	ldr	r2, [pc, #96]	; (8000c78 <MX_CAN1_Init+0x68>)
 8000c18:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8000c1a:	4b16      	ldr	r3, [pc, #88]	; (8000c74 <MX_CAN1_Init+0x64>)
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000c20:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <MX_CAN1_Init+0x64>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000c26:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <MX_CAN1_Init+0x64>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000c2c:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <MX_CAN1_Init+0x64>)
 8000c2e:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8000c32:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000c34:	4b0f      	ldr	r3, [pc, #60]	; (8000c74 <MX_CAN1_Init+0x64>)
 8000c36:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000c3a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000c3c:	4b0d      	ldr	r3, [pc, #52]	; (8000c74 <MX_CAN1_Init+0x64>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8000c42:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <MX_CAN1_Init+0x64>)
 8000c44:	2201      	movs	r2, #1
 8000c46:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 8000c48:	4b0a      	ldr	r3, [pc, #40]	; (8000c74 <MX_CAN1_Init+0x64>)
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8000c4e:	4b09      	ldr	r3, [pc, #36]	; (8000c74 <MX_CAN1_Init+0x64>)
 8000c50:	2201      	movs	r2, #1
 8000c52:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000c54:	4b07      	ldr	r3, [pc, #28]	; (8000c74 <MX_CAN1_Init+0x64>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8000c5a:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <MX_CAN1_Init+0x64>)
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000c60:	4804      	ldr	r0, [pc, #16]	; (8000c74 <MX_CAN1_Init+0x64>)
 8000c62:	f000 fe01 	bl	8001868 <HAL_CAN_Init>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000c6c:	f000 fa46 	bl	80010fc <Error_Handler>
  }

}
 8000c70:	bf00      	nop
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	200040c4 	.word	0x200040c4
 8000c78:	40006400 	.word	0x40006400

08000c7c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b08a      	sub	sp, #40	; 0x28
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c84:	f107 0314 	add.w	r3, r7, #20
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	60da      	str	r2, [r3, #12]
 8000c92:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a21      	ldr	r2, [pc, #132]	; (8000d20 <HAL_CAN_MspInit+0xa4>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d13b      	bne.n	8000d16 <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	613b      	str	r3, [r7, #16]
 8000ca2:	4b20      	ldr	r3, [pc, #128]	; (8000d24 <HAL_CAN_MspInit+0xa8>)
 8000ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca6:	4a1f      	ldr	r2, [pc, #124]	; (8000d24 <HAL_CAN_MspInit+0xa8>)
 8000ca8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000cac:	6413      	str	r3, [r2, #64]	; 0x40
 8000cae:	4b1d      	ldr	r3, [pc, #116]	; (8000d24 <HAL_CAN_MspInit+0xa8>)
 8000cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cba:	2300      	movs	r3, #0
 8000cbc:	60fb      	str	r3, [r7, #12]
 8000cbe:	4b19      	ldr	r3, [pc, #100]	; (8000d24 <HAL_CAN_MspInit+0xa8>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	4a18      	ldr	r2, [pc, #96]	; (8000d24 <HAL_CAN_MspInit+0xa8>)
 8000cc4:	f043 0308 	orr.w	r3, r3, #8
 8000cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cca:	4b16      	ldr	r3, [pc, #88]	; (8000d24 <HAL_CAN_MspInit+0xa8>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	f003 0308 	and.w	r3, r3, #8
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000cd6:	2303      	movs	r3, #3
 8000cd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce2:	2303      	movs	r3, #3
 8000ce4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000ce6:	2309      	movs	r3, #9
 8000ce8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cea:	f107 0314 	add.w	r3, r7, #20
 8000cee:	4619      	mov	r1, r3
 8000cf0:	480d      	ldr	r0, [pc, #52]	; (8000d28 <HAL_CAN_MspInit+0xac>)
 8000cf2:	f001 fcf7 	bl	80026e4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	2105      	movs	r1, #5
 8000cfa:	2013      	movs	r0, #19
 8000cfc:	f001 fcc8 	bl	8002690 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000d00:	2013      	movs	r0, #19
 8000d02:	f001 fce1 	bl	80026c8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8000d06:	2200      	movs	r2, #0
 8000d08:	2105      	movs	r1, #5
 8000d0a:	2014      	movs	r0, #20
 8000d0c:	f001 fcc0 	bl	8002690 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000d10:	2014      	movs	r0, #20
 8000d12:	f001 fcd9 	bl	80026c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000d16:	bf00      	nop
 8000d18:	3728      	adds	r7, #40	; 0x28
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	40006400 	.word	0x40006400
 8000d24:	40023800 	.word	0x40023800
 8000d28:	40020c00 	.word	0x40020c00

08000d2c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b085      	sub	sp, #20
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	60f8      	str	r0, [r7, #12]
 8000d34:	60b9      	str	r1, [r7, #8]
 8000d36:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	4a07      	ldr	r2, [pc, #28]	; (8000d58 <vApplicationGetIdleTaskMemory+0x2c>)
 8000d3c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d3e:	68bb      	ldr	r3, [r7, #8]
 8000d40:	4a06      	ldr	r2, [pc, #24]	; (8000d5c <vApplicationGetIdleTaskMemory+0x30>)
 8000d42:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2280      	movs	r2, #128	; 0x80
 8000d48:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000d4a:	bf00      	nop
 8000d4c:	3714      	adds	r7, #20
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	200000b0 	.word	0x200000b0
 8000d5c:	20000104 	.word	0x20000104

08000d60 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d60:	b5b0      	push	{r4, r5, r7, lr}
 8000d62:	b0a0      	sub	sp, #128	; 0x80
 8000d64:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8000d66:	4b24      	ldr	r3, [pc, #144]	; (8000df8 <MX_FREERTOS_Init+0x98>)
 8000d68:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000d6c:	461d      	mov	r5, r3
 8000d6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d72:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d76:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000d7a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4618      	mov	r0, r3
 8000d82:	f003 fd9c 	bl	80048be <osThreadCreate>
 8000d86:	4602      	mov	r2, r0
 8000d88:	4b1c      	ldr	r3, [pc, #112]	; (8000dfc <MX_FREERTOS_Init+0x9c>)
 8000d8a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  	osThreadDef(ChassisTask, Chassis_Task_Func, osPriorityNormal, 0, 128);
 8000d8c:	4b1c      	ldr	r3, [pc, #112]	; (8000e00 <MX_FREERTOS_Init+0xa0>)
 8000d8e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000d92:	461d      	mov	r5, r3
 8000d94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d98:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d9c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    ChassisTaskHandle = osThreadCreate(osThread(ChassisTask), NULL);
 8000da0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000da4:	2100      	movs	r1, #0
 8000da6:	4618      	mov	r0, r3
 8000da8:	f003 fd89 	bl	80048be <osThreadCreate>
 8000dac:	67f8      	str	r0, [r7, #124]	; 0x7c

    osThreadDef(GimbalTask, Gimbal_Task_Function, osPriorityNormal, 0, 128);
 8000dae:	4b15      	ldr	r3, [pc, #84]	; (8000e04 <MX_FREERTOS_Init+0xa4>)
 8000db0:	f107 0420 	add.w	r4, r7, #32
 8000db4:	461d      	mov	r5, r3
 8000db6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000db8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dbe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    GimbalTaskHandle = osThreadCreate(osThread(GimbalTask), NULL);
 8000dc2:	f107 0320 	add.w	r3, r7, #32
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f003 fd78 	bl	80048be <osThreadCreate>
 8000dce:	67b8      	str	r0, [r7, #120]	; 0x78

    osThreadDef(ShootTask, Shoot_Task_Func, osPriorityNormal, 0, 128);
 8000dd0:	4b0d      	ldr	r3, [pc, #52]	; (8000e08 <MX_FREERTOS_Init+0xa8>)
 8000dd2:	1d3c      	adds	r4, r7, #4
 8000dd4:	461d      	mov	r5, r3
 8000dd6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dda:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dde:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    ShootTaskHandle = osThreadCreate(osThread(ShootTask), NULL);
 8000de2:	1d3b      	adds	r3, r7, #4
 8000de4:	2100      	movs	r1, #0
 8000de6:	4618      	mov	r0, r3
 8000de8:	f003 fd69 	bl	80048be <osThreadCreate>
 8000dec:	6778      	str	r0, [r7, #116]	; 0x74
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000dee:	bf00      	nop
 8000df0:	3780      	adds	r7, #128	; 0x80
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bdb0      	pop	{r4, r5, r7, pc}
 8000df6:	bf00      	nop
 8000df8:	08006cac 	.word	0x08006cac
 8000dfc:	20004134 	.word	0x20004134
 8000e00:	08006cd4 	.word	0x08006cd4
 8000e04:	08006cfc 	.word	0x08006cfc
 8000e08:	08006d24 	.word	0x08006d24

08000e0c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000e14:	2001      	movs	r0, #1
 8000e16:	f003 fd9e 	bl	8004956 <osDelay>
 8000e1a:	e7fb      	b.n	8000e14 <StartDefaultTask+0x8>

08000e1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b08c      	sub	sp, #48	; 0x30
 8000e20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e22:	f107 031c 	add.w	r3, r7, #28
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
 8000e2a:	605a      	str	r2, [r3, #4]
 8000e2c:	609a      	str	r2, [r3, #8]
 8000e2e:	60da      	str	r2, [r3, #12]
 8000e30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	61bb      	str	r3, [r7, #24]
 8000e36:	4b5e      	ldr	r3, [pc, #376]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3a:	4a5d      	ldr	r2, [pc, #372]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000e3c:	f043 0301 	orr.w	r3, r3, #1
 8000e40:	6313      	str	r3, [r2, #48]	; 0x30
 8000e42:	4b5b      	ldr	r3, [pc, #364]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e46:	f003 0301 	and.w	r3, r3, #1
 8000e4a:	61bb      	str	r3, [r7, #24]
 8000e4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	617b      	str	r3, [r7, #20]
 8000e52:	4b57      	ldr	r3, [pc, #348]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e56:	4a56      	ldr	r2, [pc, #344]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000e58:	f043 0308 	orr.w	r3, r3, #8
 8000e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e5e:	4b54      	ldr	r3, [pc, #336]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e62:	f003 0308 	and.w	r3, r3, #8
 8000e66:	617b      	str	r3, [r7, #20]
 8000e68:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	613b      	str	r3, [r7, #16]
 8000e6e:	4b50      	ldr	r3, [pc, #320]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	4a4f      	ldr	r2, [pc, #316]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000e74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e78:	6313      	str	r3, [r2, #48]	; 0x30
 8000e7a:	4b4d      	ldr	r3, [pc, #308]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e82:	613b      	str	r3, [r7, #16]
 8000e84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
 8000e8a:	4b49      	ldr	r3, [pc, #292]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	4a48      	ldr	r2, [pc, #288]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000e90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e94:	6313      	str	r3, [r2, #48]	; 0x30
 8000e96:	4b46      	ldr	r3, [pc, #280]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	60bb      	str	r3, [r7, #8]
 8000ea6:	4b42      	ldr	r3, [pc, #264]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eaa:	4a41      	ldr	r2, [pc, #260]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000eac:	f043 0302 	orr.w	r3, r3, #2
 8000eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000eb2:	4b3f      	ldr	r3, [pc, #252]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb6:	f003 0302 	and.w	r3, r3, #2
 8000eba:	60bb      	str	r3, [r7, #8]
 8000ebc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	607b      	str	r3, [r7, #4]
 8000ec2:	4b3b      	ldr	r3, [pc, #236]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec6:	4a3a      	ldr	r2, [pc, #232]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000ec8:	f043 0310 	orr.w	r3, r3, #16
 8000ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ece:	4b38      	ldr	r3, [pc, #224]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed2:	f003 0310 	and.w	r3, r3, #16
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	603b      	str	r3, [r7, #0]
 8000ede:	4b34      	ldr	r3, [pc, #208]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee2:	4a33      	ldr	r2, [pc, #204]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000ee4:	f043 0320 	orr.w	r3, r3, #32
 8000ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eea:	4b31      	ldr	r3, [pc, #196]	; (8000fb0 <MX_GPIO_Init+0x194>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eee:	f003 0320 	and.w	r3, r3, #32
 8000ef2:	603b      	str	r3, [r7, #0]
 8000ef4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_A_Pin|LD_B_Pin|LD_C_Pin|LD_D_Pin, GPIO_PIN_SET);
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8000efc:	482d      	ldr	r0, [pc, #180]	; (8000fb4 <MX_GPIO_Init+0x198>)
 8000efe:	f001 fd9b 	bl	8002a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_E_Pin|LD_F_Pin|LD_G_Pin|LD_H_Pin, GPIO_PIN_RESET);
 8000f02:	2200      	movs	r2, #0
 8000f04:	211e      	movs	r1, #30
 8000f06:	482b      	ldr	r0, [pc, #172]	; (8000fb4 <MX_GPIO_Init+0x198>)
 8000f08:	f001 fd96 	bl	8002a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_RESET);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f12:	4829      	ldr	r0, [pc, #164]	; (8000fb8 <MX_GPIO_Init+0x19c>)
 8000f14:	f001 fd90 	bl	8002a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f1e:	4827      	ldr	r0, [pc, #156]	; (8000fbc <MX_GPIO_Init+0x1a0>)
 8000f20:	f001 fd8a 	bl	8002a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_A_Pin|LD_B_Pin|LD_C_Pin|LD_D_Pin
 8000f24:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 8000f28:	61fb      	str	r3, [r7, #28]
                          |LD_E_Pin|LD_F_Pin|LD_G_Pin|LD_H_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2300      	movs	r3, #0
 8000f34:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f36:	f107 031c 	add.w	r3, r7, #28
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	481d      	ldr	r0, [pc, #116]	; (8000fb4 <MX_GPIO_Init+0x198>)
 8000f3e:	f001 fbd1 	bl	80026e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 8000f42:	2304      	movs	r3, #4
 8000f44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f46:	4b1e      	ldr	r3, [pc, #120]	; (8000fc0 <MX_GPIO_Init+0x1a4>)
 8000f48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8000f4e:	f107 031c 	add.w	r3, r7, #28
 8000f52:	4619      	mov	r1, r3
 8000f54:	481b      	ldr	r0, [pc, #108]	; (8000fc4 <MX_GPIO_Init+0x1a8>)
 8000f56:	f001 fbc5 	bl	80026e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Red_Pin;
 8000f5a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f60:	2301      	movs	r3, #1
 8000f62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_Red_GPIO_Port, &GPIO_InitStruct);
 8000f6c:	f107 031c 	add.w	r3, r7, #28
 8000f70:	4619      	mov	r1, r3
 8000f72:	4811      	ldr	r0, [pc, #68]	; (8000fb8 <MX_GPIO_Init+0x19c>)
 8000f74:	f001 fbb6 	bl	80026e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Green_Pin;
 8000f78:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f86:	2300      	movs	r3, #0
 8000f88:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_Green_GPIO_Port, &GPIO_InitStruct);
 8000f8a:	f107 031c 	add.w	r3, r7, #28
 8000f8e:	4619      	mov	r1, r3
 8000f90:	480a      	ldr	r0, [pc, #40]	; (8000fbc <MX_GPIO_Init+0x1a0>)
 8000f92:	f001 fba7 	bl	80026e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2105      	movs	r1, #5
 8000f9a:	2008      	movs	r0, #8
 8000f9c:	f001 fb78 	bl	8002690 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000fa0:	2008      	movs	r0, #8
 8000fa2:	f001 fb91 	bl	80026c8 <HAL_NVIC_EnableIRQ>

}
 8000fa6:	bf00      	nop
 8000fa8:	3730      	adds	r7, #48	; 0x30
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	40023800 	.word	0x40023800
 8000fb4:	40021800 	.word	0x40021800
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	40021400 	.word	0x40021400
 8000fc0:	10110000 	.word	0x10110000
 8000fc4:	40020400 	.word	0x40020400

08000fc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fcc:	f000 fc0a 	bl	80017e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fd0:	f000 f816 	bl	8001000 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fd4:	f7ff ff22 	bl	8000e1c <MX_GPIO_Init>
  MX_CAN1_Init();
 8000fd8:	f7ff fe1a 	bl	8000c10 <MX_CAN1_Init>
  MX_TIM4_Init();
 8000fdc:	f000 fa0e 	bl	80013fc <MX_TIM4_Init>
  MX_TIM12_Init();
 8000fe0:	f000 fa72 	bl	80014c8 <MX_TIM12_Init>
  MX_UART7_Init();
 8000fe4:	f000 fb62 	bl	80016ac <MX_UART7_Init>
  /* USER CODE BEGIN 2 */

  buzzer_init();
 8000fe8:	f7ff fe08 	bl	8000bfc <buzzer_init>
  HAL_CAN_Start(&hcan1);
 8000fec:	4803      	ldr	r0, [pc, #12]	; (8000ffc <main+0x34>)
 8000fee:	f000 fe17 	bl	8001c20 <HAL_CAN_Start>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8000ff2:	f7ff feb5 	bl	8000d60 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000ff6:	f003 fc5b 	bl	80048b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ffa:	e7fe      	b.n	8000ffa <main+0x32>
 8000ffc:	200040c4 	.word	0x200040c4

08001000 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b094      	sub	sp, #80	; 0x50
 8001004:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001006:	f107 0320 	add.w	r3, r7, #32
 800100a:	2230      	movs	r2, #48	; 0x30
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f004 fe80 	bl	8005d14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001014:	f107 030c 	add.w	r3, r7, #12
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
 8001022:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001024:	2300      	movs	r3, #0
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	4b29      	ldr	r3, [pc, #164]	; (80010d0 <SystemClock_Config+0xd0>)
 800102a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102c:	4a28      	ldr	r2, [pc, #160]	; (80010d0 <SystemClock_Config+0xd0>)
 800102e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001032:	6413      	str	r3, [r2, #64]	; 0x40
 8001034:	4b26      	ldr	r3, [pc, #152]	; (80010d0 <SystemClock_Config+0xd0>)
 8001036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001038:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800103c:	60bb      	str	r3, [r7, #8]
 800103e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001040:	2300      	movs	r3, #0
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	4b23      	ldr	r3, [pc, #140]	; (80010d4 <SystemClock_Config+0xd4>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800104c:	4a21      	ldr	r2, [pc, #132]	; (80010d4 <SystemClock_Config+0xd4>)
 800104e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001052:	6013      	str	r3, [r2, #0]
 8001054:	4b1f      	ldr	r3, [pc, #124]	; (80010d4 <SystemClock_Config+0xd4>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800105c:	607b      	str	r3, [r7, #4]
 800105e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001060:	2301      	movs	r3, #1
 8001062:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001064:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001068:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800106a:	2302      	movs	r3, #2
 800106c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800106e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001072:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001074:	2306      	movs	r3, #6
 8001076:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001078:	23a8      	movs	r3, #168	; 0xa8
 800107a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800107c:	2302      	movs	r3, #2
 800107e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001080:	2304      	movs	r3, #4
 8001082:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001084:	f107 0320 	add.w	r3, r7, #32
 8001088:	4618      	mov	r0, r3
 800108a:	f001 fd21 	bl	8002ad0 <HAL_RCC_OscConfig>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001094:	f000 f832 	bl	80010fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001098:	230f      	movs	r3, #15
 800109a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800109c:	2302      	movs	r3, #2
 800109e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80010a0:	2380      	movs	r3, #128	; 0x80
 80010a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010b0:	f107 030c 	add.w	r3, r7, #12
 80010b4:	2102      	movs	r1, #2
 80010b6:	4618      	mov	r0, r3
 80010b8:	f001 ff7a 	bl	8002fb0 <HAL_RCC_ClockConfig>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80010c2:	f000 f81b 	bl	80010fc <Error_Handler>
  }
}
 80010c6:	bf00      	nop
 80010c8:	3750      	adds	r7, #80	; 0x50
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40023800 	.word	0x40023800
 80010d4:	40007000 	.word	0x40007000

080010d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a04      	ldr	r2, [pc, #16]	; (80010f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d101      	bne.n	80010ee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80010ea:	f000 fb9d 	bl	8001828 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40000c00 	.word	0x40000c00

080010fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001100:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001102:	e7fe      	b.n	8001102 <Error_Handler+0x6>

08001104 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	4b12      	ldr	r3, [pc, #72]	; (8001158 <HAL_MspInit+0x54>)
 8001110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001112:	4a11      	ldr	r2, [pc, #68]	; (8001158 <HAL_MspInit+0x54>)
 8001114:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001118:	6453      	str	r3, [r2, #68]	; 0x44
 800111a:	4b0f      	ldr	r3, [pc, #60]	; (8001158 <HAL_MspInit+0x54>)
 800111c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800111e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	603b      	str	r3, [r7, #0]
 800112a:	4b0b      	ldr	r3, [pc, #44]	; (8001158 <HAL_MspInit+0x54>)
 800112c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112e:	4a0a      	ldr	r2, [pc, #40]	; (8001158 <HAL_MspInit+0x54>)
 8001130:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001134:	6413      	str	r3, [r2, #64]	; 0x40
 8001136:	4b08      	ldr	r3, [pc, #32]	; (8001158 <HAL_MspInit+0x54>)
 8001138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800113e:	603b      	str	r3, [r7, #0]
 8001140:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001142:	2200      	movs	r2, #0
 8001144:	210f      	movs	r1, #15
 8001146:	f06f 0001 	mvn.w	r0, #1
 800114a:	f001 faa1 	bl	8002690 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40023800 	.word	0x40023800

0800115c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08c      	sub	sp, #48	; 0x30
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001164:	2300      	movs	r3, #0
 8001166:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0);
 800116c:	2200      	movs	r2, #0
 800116e:	6879      	ldr	r1, [r7, #4]
 8001170:	2032      	movs	r0, #50	; 0x32
 8001172:	f001 fa8d 	bl	8002690 <HAL_NVIC_SetPriority>

  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001176:	2032      	movs	r0, #50	; 0x32
 8001178:	f001 faa6 	bl	80026c8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	4b1f      	ldr	r3, [pc, #124]	; (8001200 <HAL_InitTick+0xa4>)
 8001182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001184:	4a1e      	ldr	r2, [pc, #120]	; (8001200 <HAL_InitTick+0xa4>)
 8001186:	f043 0308 	orr.w	r3, r3, #8
 800118a:	6413      	str	r3, [r2, #64]	; 0x40
 800118c:	4b1c      	ldr	r3, [pc, #112]	; (8001200 <HAL_InitTick+0xa4>)
 800118e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001190:	f003 0308 	and.w	r3, r3, #8
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001198:	f107 0210 	add.w	r2, r7, #16
 800119c:	f107 0314 	add.w	r3, r7, #20
 80011a0:	4611      	mov	r1, r2
 80011a2:	4618      	mov	r0, r3
 80011a4:	f002 f8d0 	bl	8003348 <HAL_RCC_GetClockConfig>

  /* Compute TIM5 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80011a8:	f002 f8a6 	bl	80032f8 <HAL_RCC_GetPCLK1Freq>
 80011ac:	4603      	mov	r3, r0
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011b4:	4a13      	ldr	r2, [pc, #76]	; (8001204 <HAL_InitTick+0xa8>)
 80011b6:	fba2 2303 	umull	r2, r3, r2, r3
 80011ba:	0c9b      	lsrs	r3, r3, #18
 80011bc:	3b01      	subs	r3, #1
 80011be:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80011c0:	4b11      	ldr	r3, [pc, #68]	; (8001208 <HAL_InitTick+0xac>)
 80011c2:	4a12      	ldr	r2, [pc, #72]	; (800120c <HAL_InitTick+0xb0>)
 80011c4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 80011c6:	4b10      	ldr	r3, [pc, #64]	; (8001208 <HAL_InitTick+0xac>)
 80011c8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80011cc:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80011ce:	4a0e      	ldr	r2, [pc, #56]	; (8001208 <HAL_InitTick+0xac>)
 80011d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011d2:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80011d4:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <HAL_InitTick+0xac>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011da:	4b0b      	ldr	r3, [pc, #44]	; (8001208 <HAL_InitTick+0xac>)
 80011dc:	2200      	movs	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 80011e0:	4809      	ldr	r0, [pc, #36]	; (8001208 <HAL_InitTick+0xac>)
 80011e2:	f002 f8e3 	bl	80033ac <HAL_TIM_Base_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d104      	bne.n	80011f6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 80011ec:	4806      	ldr	r0, [pc, #24]	; (8001208 <HAL_InitTick+0xac>)
 80011ee:	f002 f912 	bl	8003416 <HAL_TIM_Base_Start_IT>
 80011f2:	4603      	mov	r3, r0
 80011f4:	e000      	b.n	80011f8 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3730      	adds	r7, #48	; 0x30
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40023800 	.word	0x40023800
 8001204:	431bde83 	.word	0x431bde83
 8001208:	20004138 	.word	0x20004138
 800120c:	40000c00 	.word	0x40000c00

08001210 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001214:	e7fe      	b.n	8001214 <NMI_Handler+0x4>

08001216 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001216:	b480      	push	{r7}
 8001218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800121a:	e7fe      	b.n	800121a <HardFault_Handler+0x4>

0800121c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001220:	e7fe      	b.n	8001220 <MemManage_Handler+0x4>

08001222 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001222:	b480      	push	{r7}
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001226:	e7fe      	b.n	8001226 <BusFault_Handler+0x4>

08001228 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800122c:	e7fe      	b.n	800122c <UsageFault_Handler+0x4>

0800122e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800122e:	b480      	push	{r7}
 8001230:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001232:	bf00      	nop
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001240:	2004      	movs	r0, #4
 8001242:	f001 fc2d 	bl	8002aa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
	...

0800124c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001250:	4802      	ldr	r0, [pc, #8]	; (800125c <CAN1_TX_IRQHandler+0x10>)
 8001252:	f000 ff3c 	bl	80020ce <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200040c4 	.word	0x200040c4

08001260 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001264:	4802      	ldr	r0, [pc, #8]	; (8001270 <CAN1_RX0_IRQHandler+0x10>)
 8001266:	f000 ff32 	bl	80020ce <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200040c4 	.word	0x200040c4

08001274 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001278:	4802      	ldr	r0, [pc, #8]	; (8001284 <TIM5_IRQHandler+0x10>)
 800127a:	f002 f959 	bl	8003530 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20004138 	.word	0x20004138

08001288 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	60b9      	str	r1, [r7, #8]
 8001292:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001294:	2300      	movs	r3, #0
 8001296:	617b      	str	r3, [r7, #20]
 8001298:	e00a      	b.n	80012b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800129a:	f3af 8000 	nop.w
 800129e:	4601      	mov	r1, r0
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	1c5a      	adds	r2, r3, #1
 80012a4:	60ba      	str	r2, [r7, #8]
 80012a6:	b2ca      	uxtb	r2, r1
 80012a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	3301      	adds	r3, #1
 80012ae:	617b      	str	r3, [r7, #20]
 80012b0:	697a      	ldr	r2, [r7, #20]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	dbf0      	blt.n	800129a <_read+0x12>
	}

return len;
 80012b8:	687b      	ldr	r3, [r7, #4]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b086      	sub	sp, #24
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	60f8      	str	r0, [r7, #12]
 80012ca:	60b9      	str	r1, [r7, #8]
 80012cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	e009      	b.n	80012e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	1c5a      	adds	r2, r3, #1
 80012d8:	60ba      	str	r2, [r7, #8]
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	4618      	mov	r0, r3
 80012de:	f000 f9d3 	bl	8001688 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	3301      	adds	r3, #1
 80012e6:	617b      	str	r3, [r7, #20]
 80012e8:	697a      	ldr	r2, [r7, #20]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	dbf1      	blt.n	80012d4 <_write+0x12>
	}
	return len;
 80012f0:	687b      	ldr	r3, [r7, #4]
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3718      	adds	r7, #24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <_close>:

int _close(int file)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b083      	sub	sp, #12
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
	return -1;
 8001302:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001306:	4618      	mov	r0, r3
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001312:	b480      	push	{r7}
 8001314:	b083      	sub	sp, #12
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
 800131a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001322:	605a      	str	r2, [r3, #4]
	return 0;
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <_isatty>:

int _isatty(int file)
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
	return 1;
 800133a:	2301      	movs	r3, #1
}
 800133c:	4618      	mov	r0, r3
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
	return 0;
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3714      	adds	r7, #20
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
	...

08001364 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800136c:	4a14      	ldr	r2, [pc, #80]	; (80013c0 <_sbrk+0x5c>)
 800136e:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <_sbrk+0x60>)
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001378:	4b13      	ldr	r3, [pc, #76]	; (80013c8 <_sbrk+0x64>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d102      	bne.n	8001386 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001380:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <_sbrk+0x64>)
 8001382:	4a12      	ldr	r2, [pc, #72]	; (80013cc <_sbrk+0x68>)
 8001384:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001386:	4b10      	ldr	r3, [pc, #64]	; (80013c8 <_sbrk+0x64>)
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4413      	add	r3, r2
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	429a      	cmp	r2, r3
 8001392:	d207      	bcs.n	80013a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001394:	f004 fc94 	bl	8005cc0 <__errno>
 8001398:	4602      	mov	r2, r0
 800139a:	230c      	movs	r3, #12
 800139c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800139e:	f04f 33ff 	mov.w	r3, #4294967295
 80013a2:	e009      	b.n	80013b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013a4:	4b08      	ldr	r3, [pc, #32]	; (80013c8 <_sbrk+0x64>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013aa:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <_sbrk+0x64>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4413      	add	r3, r2
 80013b2:	4a05      	ldr	r2, [pc, #20]	; (80013c8 <_sbrk+0x64>)
 80013b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013b6:	68fb      	ldr	r3, [r7, #12]
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3718      	adds	r7, #24
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20030000 	.word	0x20030000
 80013c4:	00000400 	.word	0x00000400
 80013c8:	20000304 	.word	0x20000304
 80013cc:	200041c0 	.word	0x200041c0

080013d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013d4:	4b08      	ldr	r3, [pc, #32]	; (80013f8 <SystemInit+0x28>)
 80013d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013da:	4a07      	ldr	r2, [pc, #28]	; (80013f8 <SystemInit+0x28>)
 80013dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80013e4:	4b04      	ldr	r3, [pc, #16]	; (80013f8 <SystemInit+0x28>)
 80013e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013ea:	609a      	str	r2, [r3, #8]
#endif
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <MX_TIM4_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim12;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08a      	sub	sp, #40	; 0x28
 8001400:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001402:	f107 0320 	add.w	r3, r7, #32
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
 8001414:	609a      	str	r2, [r3, #8]
 8001416:	60da      	str	r2, [r3, #12]
 8001418:	611a      	str	r2, [r3, #16]
 800141a:	615a      	str	r2, [r3, #20]
 800141c:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 800141e:	4b28      	ldr	r3, [pc, #160]	; (80014c0 <MX_TIM4_Init+0xc4>)
 8001420:	4a28      	ldr	r2, [pc, #160]	; (80014c4 <MX_TIM4_Init+0xc8>)
 8001422:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8001424:	4b26      	ldr	r3, [pc, #152]	; (80014c0 <MX_TIM4_Init+0xc4>)
 8001426:	2253      	movs	r2, #83	; 0x53
 8001428:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142a:	4b25      	ldr	r3, [pc, #148]	; (80014c0 <MX_TIM4_Init+0xc4>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8001430:	4b23      	ldr	r3, [pc, #140]	; (80014c0 <MX_TIM4_Init+0xc4>)
 8001432:	f242 720f 	movw	r2, #9999	; 0x270f
 8001436:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001438:	4b21      	ldr	r3, [pc, #132]	; (80014c0 <MX_TIM4_Init+0xc4>)
 800143a:	2200      	movs	r2, #0
 800143c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800143e:	4b20      	ldr	r3, [pc, #128]	; (80014c0 <MX_TIM4_Init+0xc4>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001444:	481e      	ldr	r0, [pc, #120]	; (80014c0 <MX_TIM4_Init+0xc4>)
 8001446:	f002 f80a 	bl	800345e <HAL_TIM_PWM_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001450:	f7ff fe54 	bl	80010fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001454:	2300      	movs	r3, #0
 8001456:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800145c:	f107 0320 	add.w	r3, r7, #32
 8001460:	4619      	mov	r1, r3
 8001462:	4817      	ldr	r0, [pc, #92]	; (80014c0 <MX_TIM4_Init+0xc4>)
 8001464:	f002 fcd0 	bl	8003e08 <HAL_TIMEx_MasterConfigSynchronization>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800146e:	f7ff fe45 	bl	80010fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001472:	2360      	movs	r3, #96	; 0x60
 8001474:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 8001476:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800147a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800147c:	2300      	movs	r3, #0
 800147e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001480:	2300      	movs	r3, #0
 8001482:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	2200      	movs	r2, #0
 8001488:	4619      	mov	r1, r3
 800148a:	480d      	ldr	r0, [pc, #52]	; (80014c0 <MX_TIM4_Init+0xc4>)
 800148c:	f002 f958 	bl	8003740 <HAL_TIM_PWM_ConfigChannel>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001496:	f7ff fe31 	bl	80010fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800149a:	1d3b      	adds	r3, r7, #4
 800149c:	2208      	movs	r2, #8
 800149e:	4619      	mov	r1, r3
 80014a0:	4807      	ldr	r0, [pc, #28]	; (80014c0 <MX_TIM4_Init+0xc4>)
 80014a2:	f002 f94d 	bl	8003740 <HAL_TIM_PWM_ConfigChannel>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80014ac:	f7ff fe26 	bl	80010fc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 80014b0:	4803      	ldr	r0, [pc, #12]	; (80014c0 <MX_TIM4_Init+0xc4>)
 80014b2:	f000 f887 	bl	80015c4 <HAL_TIM_MspPostInit>

}
 80014b6:	bf00      	nop
 80014b8:	3728      	adds	r7, #40	; 0x28
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	2000405c 	.word	0x2000405c
 80014c4:	40000800 	.word	0x40000800

080014c8 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b088      	sub	sp, #32
 80014cc:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014ce:	1d3b      	adds	r3, r7, #4
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
 80014dc:	615a      	str	r2, [r3, #20]
 80014de:	619a      	str	r2, [r3, #24]

  htim12.Instance = TIM12;
 80014e0:	4b1a      	ldr	r3, [pc, #104]	; (800154c <MX_TIM12_Init+0x84>)
 80014e2:	4a1b      	ldr	r2, [pc, #108]	; (8001550 <MX_TIM12_Init+0x88>)
 80014e4:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 35;
 80014e6:	4b19      	ldr	r3, [pc, #100]	; (800154c <MX_TIM12_Init+0x84>)
 80014e8:	2223      	movs	r2, #35	; 0x23
 80014ea:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ec:	4b17      	ldr	r3, [pc, #92]	; (800154c <MX_TIM12_Init+0x84>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 10000-1;
 80014f2:	4b16      	ldr	r3, [pc, #88]	; (800154c <MX_TIM12_Init+0x84>)
 80014f4:	f242 720f 	movw	r2, #9999	; 0x270f
 80014f8:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014fa:	4b14      	ldr	r3, [pc, #80]	; (800154c <MX_TIM12_Init+0x84>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001500:	4b12      	ldr	r3, [pc, #72]	; (800154c <MX_TIM12_Init+0x84>)
 8001502:	2200      	movs	r2, #0
 8001504:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001506:	4811      	ldr	r0, [pc, #68]	; (800154c <MX_TIM12_Init+0x84>)
 8001508:	f001 ffa9 	bl	800345e <HAL_TIM_PWM_Init>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8001512:	f7ff fdf3 	bl	80010fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001516:	2360      	movs	r3, #96	; 0x60
 8001518:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800151a:	2300      	movs	r3, #0
 800151c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001522:	2300      	movs	r3, #0
 8001524:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001526:	1d3b      	adds	r3, r7, #4
 8001528:	2200      	movs	r2, #0
 800152a:	4619      	mov	r1, r3
 800152c:	4807      	ldr	r0, [pc, #28]	; (800154c <MX_TIM12_Init+0x84>)
 800152e:	f002 f907 	bl	8003740 <HAL_TIM_PWM_ConfigChannel>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8001538:	f7ff fde0 	bl	80010fc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
 800153c:	4803      	ldr	r0, [pc, #12]	; (800154c <MX_TIM12_Init+0x84>)
 800153e:	f000 f841 	bl	80015c4 <HAL_TIM_MspPostInit>

}
 8001542:	bf00      	nop
 8001544:	3720      	adds	r7, #32
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	200040ec 	.word	0x200040ec
 8001550:	40001800 	.word	0x40001800

08001554 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a15      	ldr	r2, [pc, #84]	; (80015b8 <HAL_TIM_PWM_MspInit+0x64>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d10e      	bne.n	8001584 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	4b14      	ldr	r3, [pc, #80]	; (80015bc <HAL_TIM_PWM_MspInit+0x68>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156e:	4a13      	ldr	r2, [pc, #76]	; (80015bc <HAL_TIM_PWM_MspInit+0x68>)
 8001570:	f043 0304 	orr.w	r3, r3, #4
 8001574:	6413      	str	r3, [r2, #64]	; 0x40
 8001576:	4b11      	ldr	r3, [pc, #68]	; (80015bc <HAL_TIM_PWM_MspInit+0x68>)
 8001578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157a:	f003 0304 	and.w	r3, r3, #4
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8001582:	e012      	b.n	80015aa <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM12)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a0d      	ldr	r2, [pc, #52]	; (80015c0 <HAL_TIM_PWM_MspInit+0x6c>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d10d      	bne.n	80015aa <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	60bb      	str	r3, [r7, #8]
 8001592:	4b0a      	ldr	r3, [pc, #40]	; (80015bc <HAL_TIM_PWM_MspInit+0x68>)
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	4a09      	ldr	r2, [pc, #36]	; (80015bc <HAL_TIM_PWM_MspInit+0x68>)
 8001598:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800159c:	6413      	str	r3, [r2, #64]	; 0x40
 800159e:	4b07      	ldr	r3, [pc, #28]	; (80015bc <HAL_TIM_PWM_MspInit+0x68>)
 80015a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015a6:	60bb      	str	r3, [r7, #8]
 80015a8:	68bb      	ldr	r3, [r7, #8]
}
 80015aa:	bf00      	nop
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	40000800 	.word	0x40000800
 80015bc:	40023800 	.word	0x40023800
 80015c0:	40001800 	.word	0x40001800

080015c4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08a      	sub	sp, #40	; 0x28
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015cc:	f107 0314 	add.w	r3, r7, #20
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
 80015da:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a24      	ldr	r2, [pc, #144]	; (8001674 <HAL_TIM_MspPostInit+0xb0>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d11f      	bne.n	8001626 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	613b      	str	r3, [r7, #16]
 80015ea:	4b23      	ldr	r3, [pc, #140]	; (8001678 <HAL_TIM_MspPostInit+0xb4>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	4a22      	ldr	r2, [pc, #136]	; (8001678 <HAL_TIM_MspPostInit+0xb4>)
 80015f0:	f043 0308 	orr.w	r3, r3, #8
 80015f4:	6313      	str	r3, [r2, #48]	; 0x30
 80015f6:	4b20      	ldr	r3, [pc, #128]	; (8001678 <HAL_TIM_MspPostInit+0xb4>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	f003 0308 	and.w	r3, r3, #8
 80015fe:	613b      	str	r3, [r7, #16]
 8001600:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_12;
 8001602:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8001606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001608:	2302      	movs	r3, #2
 800160a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001610:	2300      	movs	r3, #0
 8001612:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001614:	2302      	movs	r3, #2
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001618:	f107 0314 	add.w	r3, r7, #20
 800161c:	4619      	mov	r1, r3
 800161e:	4817      	ldr	r0, [pc, #92]	; (800167c <HAL_TIM_MspPostInit+0xb8>)
 8001620:	f001 f860 	bl	80026e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8001624:	e022      	b.n	800166c <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM12)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a15      	ldr	r2, [pc, #84]	; (8001680 <HAL_TIM_MspPostInit+0xbc>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d11d      	bne.n	800166c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001630:	2300      	movs	r3, #0
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	4b10      	ldr	r3, [pc, #64]	; (8001678 <HAL_TIM_MspPostInit+0xb4>)
 8001636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001638:	4a0f      	ldr	r2, [pc, #60]	; (8001678 <HAL_TIM_MspPostInit+0xb4>)
 800163a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800163e:	6313      	str	r3, [r2, #48]	; 0x30
 8001640:	4b0d      	ldr	r3, [pc, #52]	; (8001678 <HAL_TIM_MspPostInit+0xb4>)
 8001642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001644:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800164c:	2340      	movs	r3, #64	; 0x40
 800164e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001650:	2302      	movs	r3, #2
 8001652:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001658:	2300      	movs	r3, #0
 800165a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800165c:	2309      	movs	r3, #9
 800165e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	4619      	mov	r1, r3
 8001666:	4807      	ldr	r0, [pc, #28]	; (8001684 <HAL_TIM_MspPostInit+0xc0>)
 8001668:	f001 f83c 	bl	80026e4 <HAL_GPIO_Init>
}
 800166c:	bf00      	nop
 800166e:	3728      	adds	r7, #40	; 0x28
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40000800 	.word	0x40000800
 8001678:	40023800 	.word	0x40023800
 800167c:	40020c00 	.word	0x40020c00
 8001680:	40001800 	.word	0x40001800
 8001684:	40021c00 	.word	0x40021c00

08001688 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart7, (uint8_t *)&ch, 1, 0xFFFF);
 8001690:	1d39      	adds	r1, r7, #4
 8001692:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001696:	2201      	movs	r2, #1
 8001698:	4803      	ldr	r0, [pc, #12]	; (80016a8 <__io_putchar+0x20>)
 800169a:	f002 fc92 	bl	8003fc2 <HAL_UART_Transmit>

  return ch;
 800169e:	687b      	ldr	r3, [r7, #4]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20004178 	.word	0x20004178

080016ac <MX_UART7_Init>:

UART_HandleTypeDef huart7;

/* UART7 init function */
void MX_UART7_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 80016b0:	4b11      	ldr	r3, [pc, #68]	; (80016f8 <MX_UART7_Init+0x4c>)
 80016b2:	4a12      	ldr	r2, [pc, #72]	; (80016fc <MX_UART7_Init+0x50>)
 80016b4:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 80016b6:	4b10      	ldr	r3, [pc, #64]	; (80016f8 <MX_UART7_Init+0x4c>)
 80016b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016bc:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80016be:	4b0e      	ldr	r3, [pc, #56]	; (80016f8 <MX_UART7_Init+0x4c>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80016c4:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <MX_UART7_Init+0x4c>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80016ca:	4b0b      	ldr	r3, [pc, #44]	; (80016f8 <MX_UART7_Init+0x4c>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80016d0:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <MX_UART7_Init+0x4c>)
 80016d2:	220c      	movs	r2, #12
 80016d4:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016d6:	4b08      	ldr	r3, [pc, #32]	; (80016f8 <MX_UART7_Init+0x4c>)
 80016d8:	2200      	movs	r2, #0
 80016da:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80016dc:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <MX_UART7_Init+0x4c>)
 80016de:	2200      	movs	r2, #0
 80016e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80016e2:	4805      	ldr	r0, [pc, #20]	; (80016f8 <MX_UART7_Init+0x4c>)
 80016e4:	f002 fc20 	bl	8003f28 <HAL_UART_Init>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_UART7_Init+0x46>
  {
    Error_Handler();
 80016ee:	f7ff fd05 	bl	80010fc <Error_Handler>
  }

}
 80016f2:	bf00      	nop
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20004178 	.word	0x20004178
 80016fc:	40007800 	.word	0x40007800

08001700 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b08a      	sub	sp, #40	; 0x28
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a19      	ldr	r2, [pc, #100]	; (8001784 <HAL_UART_MspInit+0x84>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d12c      	bne.n	800177c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	613b      	str	r3, [r7, #16]
 8001726:	4b18      	ldr	r3, [pc, #96]	; (8001788 <HAL_UART_MspInit+0x88>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172a:	4a17      	ldr	r2, [pc, #92]	; (8001788 <HAL_UART_MspInit+0x88>)
 800172c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001730:	6413      	str	r3, [r2, #64]	; 0x40
 8001732:	4b15      	ldr	r3, [pc, #84]	; (8001788 <HAL_UART_MspInit+0x88>)
 8001734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001736:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	4b11      	ldr	r3, [pc, #68]	; (8001788 <HAL_UART_MspInit+0x88>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	4a10      	ldr	r2, [pc, #64]	; (8001788 <HAL_UART_MspInit+0x88>)
 8001748:	f043 0310 	orr.w	r3, r3, #16
 800174c:	6313      	str	r3, [r2, #48]	; 0x30
 800174e:	4b0e      	ldr	r3, [pc, #56]	; (8001788 <HAL_UART_MspInit+0x88>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	f003 0310 	and.w	r3, r3, #16
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
    /**UART7 GPIO Configuration
    PE8     ------> UART7_TX
    PE7     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 800175a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800175e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001760:	2302      	movs	r3, #2
 8001762:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001764:	2301      	movs	r3, #1
 8001766:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001768:	2303      	movs	r3, #3
 800176a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 800176c:	2308      	movs	r3, #8
 800176e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	4619      	mov	r1, r3
 8001776:	4805      	ldr	r0, [pc, #20]	; (800178c <HAL_UART_MspInit+0x8c>)
 8001778:	f000 ffb4 	bl	80026e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
}
 800177c:	bf00      	nop
 800177e:	3728      	adds	r7, #40	; 0x28
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	40007800 	.word	0x40007800
 8001788:	40023800 	.word	0x40023800
 800178c:	40021000 	.word	0x40021000

08001790 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001790:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017c8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001794:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001796:	e003      	b.n	80017a0 <LoopCopyDataInit>

08001798 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001798:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800179a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800179c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800179e:	3104      	adds	r1, #4

080017a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80017a0:	480b      	ldr	r0, [pc, #44]	; (80017d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80017a2:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80017a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80017a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80017a8:	d3f6      	bcc.n	8001798 <CopyDataInit>
  ldr  r2, =_sbss
 80017aa:	4a0b      	ldr	r2, [pc, #44]	; (80017d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80017ac:	e002      	b.n	80017b4 <LoopFillZerobss>

080017ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80017ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80017b0:	f842 3b04 	str.w	r3, [r2], #4

080017b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80017b4:	4b09      	ldr	r3, [pc, #36]	; (80017dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80017b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80017b8:	d3f9      	bcc.n	80017ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80017ba:	f7ff fe09 	bl	80013d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017be:	f004 fa85 	bl	8005ccc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017c2:	f7ff fc01 	bl	8000fc8 <main>
  bx  lr    
 80017c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017c8:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80017cc:	08006e08 	.word	0x08006e08
  ldr  r0, =_sdata
 80017d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80017d4:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 80017d8:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 80017dc:	200041c0 	.word	0x200041c0

080017e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017e0:	e7fe      	b.n	80017e0 <ADC_IRQHandler>
	...

080017e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017e8:	4b0e      	ldr	r3, [pc, #56]	; (8001824 <HAL_Init+0x40>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a0d      	ldr	r2, [pc, #52]	; (8001824 <HAL_Init+0x40>)
 80017ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017f4:	4b0b      	ldr	r3, [pc, #44]	; (8001824 <HAL_Init+0x40>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a0a      	ldr	r2, [pc, #40]	; (8001824 <HAL_Init+0x40>)
 80017fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001800:	4b08      	ldr	r3, [pc, #32]	; (8001824 <HAL_Init+0x40>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a07      	ldr	r2, [pc, #28]	; (8001824 <HAL_Init+0x40>)
 8001806:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800180a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800180c:	2003      	movs	r0, #3
 800180e:	f000 ff34 	bl	800267a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001812:	2000      	movs	r0, #0
 8001814:	f7ff fca2 	bl	800115c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001818:	f7ff fc74 	bl	8001104 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40023c00 	.word	0x40023c00

08001828 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800182c:	4b06      	ldr	r3, [pc, #24]	; (8001848 <HAL_IncTick+0x20>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	461a      	mov	r2, r3
 8001832:	4b06      	ldr	r3, [pc, #24]	; (800184c <HAL_IncTick+0x24>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4413      	add	r3, r2
 8001838:	4a04      	ldr	r2, [pc, #16]	; (800184c <HAL_IncTick+0x24>)
 800183a:	6013      	str	r3, [r2, #0]
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	20000008 	.word	0x20000008
 800184c:	200041b8 	.word	0x200041b8

08001850 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  return uwTick;
 8001854:	4b03      	ldr	r3, [pc, #12]	; (8001864 <HAL_GetTick+0x14>)
 8001856:	681b      	ldr	r3, [r3, #0]
}
 8001858:	4618      	mov	r0, r3
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	200041b8 	.word	0x200041b8

08001868 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d101      	bne.n	800187a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e0ed      	b.n	8001a56 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001880:	b2db      	uxtb	r3, r3
 8001882:	2b00      	cmp	r3, #0
 8001884:	d102      	bne.n	800188c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f7ff f9f8 	bl	8000c7c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f022 0202 	bic.w	r2, r2, #2
 800189a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800189c:	f7ff ffd8 	bl	8001850 <HAL_GetTick>
 80018a0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80018a2:	e012      	b.n	80018ca <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80018a4:	f7ff ffd4 	bl	8001850 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b0a      	cmp	r3, #10
 80018b0:	d90b      	bls.n	80018ca <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2205      	movs	r2, #5
 80018c2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e0c5      	b.n	8001a56 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f003 0302 	and.w	r3, r3, #2
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d1e5      	bne.n	80018a4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f042 0201 	orr.w	r2, r2, #1
 80018e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80018e8:	f7ff ffb2 	bl	8001850 <HAL_GetTick>
 80018ec:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80018ee:	e012      	b.n	8001916 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80018f0:	f7ff ffae 	bl	8001850 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b0a      	cmp	r3, #10
 80018fc:	d90b      	bls.n	8001916 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001902:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2205      	movs	r2, #5
 800190e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e09f      	b.n	8001a56 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f003 0301 	and.w	r3, r3, #1
 8001920:	2b00      	cmp	r3, #0
 8001922:	d0e5      	beq.n	80018f0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	7e1b      	ldrb	r3, [r3, #24]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d108      	bne.n	800193e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	e007      	b.n	800194e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800194c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	7e5b      	ldrb	r3, [r3, #25]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d108      	bne.n	8001968 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	e007      	b.n	8001978 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001976:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	7e9b      	ldrb	r3, [r3, #26]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d108      	bne.n	8001992 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f042 0220 	orr.w	r2, r2, #32
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	e007      	b.n	80019a2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f022 0220 	bic.w	r2, r2, #32
 80019a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	7edb      	ldrb	r3, [r3, #27]
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d108      	bne.n	80019bc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f022 0210 	bic.w	r2, r2, #16
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	e007      	b.n	80019cc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f042 0210 	orr.w	r2, r2, #16
 80019ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	7f1b      	ldrb	r3, [r3, #28]
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d108      	bne.n	80019e6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f042 0208 	orr.w	r2, r2, #8
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	e007      	b.n	80019f6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f022 0208 	bic.w	r2, r2, #8
 80019f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	7f5b      	ldrb	r3, [r3, #29]
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d108      	bne.n	8001a10 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f042 0204 	orr.w	r2, r2, #4
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	e007      	b.n	8001a20 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 0204 	bic.w	r2, r2, #4
 8001a1e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	431a      	orrs	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	691b      	ldr	r3, [r3, #16]
 8001a2e:	431a      	orrs	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	695b      	ldr	r3, [r3, #20]
 8001a34:	ea42 0103 	orr.w	r1, r2, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	1e5a      	subs	r2, r3, #1
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	430a      	orrs	r2, r1
 8001a44:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2201      	movs	r2, #1
 8001a50:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
	...

08001a60 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b087      	sub	sp, #28
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a76:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001a78:	7cfb      	ldrb	r3, [r7, #19]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d003      	beq.n	8001a86 <HAL_CAN_ConfigFilter+0x26>
 8001a7e:	7cfb      	ldrb	r3, [r7, #19]
 8001a80:	2b02      	cmp	r3, #2
 8001a82:	f040 80be 	bne.w	8001c02 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001a86:	4b65      	ldr	r3, [pc, #404]	; (8001c1c <HAL_CAN_ConfigFilter+0x1bc>)
 8001a88:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001a90:	f043 0201 	orr.w	r2, r3, #1
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001aa0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab4:	021b      	lsls	r3, r3, #8
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	695b      	ldr	r3, [r3, #20]
 8001ac2:	f003 031f 	and.w	r3, r3, #31
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	43db      	mvns	r3, r3
 8001ad8:	401a      	ands	r2, r3
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	69db      	ldr	r3, [r3, #28]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d123      	bne.n	8001b30 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	43db      	mvns	r3, r3
 8001af2:	401a      	ands	r2, r3
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b06:	683a      	ldr	r2, [r7, #0]
 8001b08:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001b0a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	3248      	adds	r2, #72	; 0x48
 8001b10:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b24:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b26:	6979      	ldr	r1, [r7, #20]
 8001b28:	3348      	adds	r3, #72	; 0x48
 8001b2a:	00db      	lsls	r3, r3, #3
 8001b2c:	440b      	add	r3, r1
 8001b2e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	69db      	ldr	r3, [r3, #28]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d122      	bne.n	8001b7e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	431a      	orrs	r2, r3
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001b58:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	3248      	adds	r2, #72	; 0x48
 8001b5e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b72:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b74:	6979      	ldr	r1, [r7, #20]
 8001b76:	3348      	adds	r3, #72	; 0x48
 8001b78:	00db      	lsls	r3, r3, #3
 8001b7a:	440b      	add	r3, r1
 8001b7c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	699b      	ldr	r3, [r3, #24]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d109      	bne.n	8001b9a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	401a      	ands	r2, r3
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001b98:	e007      	b.n	8001baa <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	431a      	orrs	r2, r3
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	691b      	ldr	r3, [r3, #16]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d109      	bne.n	8001bc6 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	401a      	ands	r2, r3
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001bc4:	e007      	b.n	8001bd6 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	431a      	orrs	r2, r3
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	6a1b      	ldr	r3, [r3, #32]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d107      	bne.n	8001bee <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	431a      	orrs	r2, r3
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001bf4:	f023 0201 	bic.w	r2, r3, #1
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	e006      	b.n	8001c10 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c06:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
  }
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	371c      	adds	r7, #28
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	40006400 	.word	0x40006400

08001c20 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d12e      	bne.n	8001c92 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2202      	movs	r2, #2
 8001c38:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f022 0201 	bic.w	r2, r2, #1
 8001c4a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001c4c:	f7ff fe00 	bl	8001850 <HAL_GetTick>
 8001c50:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001c52:	e012      	b.n	8001c7a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c54:	f7ff fdfc 	bl	8001850 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b0a      	cmp	r3, #10
 8001c60:	d90b      	bls.n	8001c7a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c66:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2205      	movs	r2, #5
 8001c72:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e012      	b.n	8001ca0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f003 0301 	and.w	r3, r3, #1
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1e5      	bne.n	8001c54 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	e006      	b.n	8001ca0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c96:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
  }
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b089      	sub	sp, #36	; 0x24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
 8001cb4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cbc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001cc6:	7ffb      	ldrb	r3, [r7, #31]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d003      	beq.n	8001cd4 <HAL_CAN_AddTxMessage+0x2c>
 8001ccc:	7ffb      	ldrb	r3, [r7, #31]
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	f040 80b8 	bne.w	8001e44 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d10a      	bne.n	8001cf4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d105      	bne.n	8001cf4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001ce8:	69bb      	ldr	r3, [r7, #24]
 8001cea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	f000 80a0 	beq.w	8001e34 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	0e1b      	lsrs	r3, r3, #24
 8001cf8:	f003 0303 	and.w	r3, r3, #3
 8001cfc:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d907      	bls.n	8001d14 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d08:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e09e      	b.n	8001e52 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001d14:	2201      	movs	r2, #1
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	409a      	lsls	r2, r3
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10d      	bne.n	8001d42 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001d30:	68f9      	ldr	r1, [r7, #12]
 8001d32:	6809      	ldr	r1, [r1, #0]
 8001d34:	431a      	orrs	r2, r3
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	3318      	adds	r3, #24
 8001d3a:	011b      	lsls	r3, r3, #4
 8001d3c:	440b      	add	r3, r1
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	e00f      	b.n	8001d62 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d4c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d52:	68f9      	ldr	r1, [r7, #12]
 8001d54:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001d56:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	3318      	adds	r3, #24
 8001d5c:	011b      	lsls	r3, r3, #4
 8001d5e:	440b      	add	r3, r1
 8001d60:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	6819      	ldr	r1, [r3, #0]
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	691a      	ldr	r2, [r3, #16]
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	3318      	adds	r3, #24
 8001d6e:	011b      	lsls	r3, r3, #4
 8001d70:	440b      	add	r3, r1
 8001d72:	3304      	adds	r3, #4
 8001d74:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	7d1b      	ldrb	r3, [r3, #20]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d111      	bne.n	8001da2 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	3318      	adds	r3, #24
 8001d86:	011b      	lsls	r3, r3, #4
 8001d88:	4413      	add	r3, r2
 8001d8a:	3304      	adds	r3, #4
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	6811      	ldr	r1, [r2, #0]
 8001d92:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	3318      	adds	r3, #24
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	440b      	add	r3, r1
 8001d9e:	3304      	adds	r3, #4
 8001da0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	3307      	adds	r3, #7
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	061a      	lsls	r2, r3, #24
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	3306      	adds	r3, #6
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	041b      	lsls	r3, r3, #16
 8001db2:	431a      	orrs	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	3305      	adds	r3, #5
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	021b      	lsls	r3, r3, #8
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	3204      	adds	r2, #4
 8001dc2:	7812      	ldrb	r2, [r2, #0]
 8001dc4:	4610      	mov	r0, r2
 8001dc6:	68fa      	ldr	r2, [r7, #12]
 8001dc8:	6811      	ldr	r1, [r2, #0]
 8001dca:	ea43 0200 	orr.w	r2, r3, r0
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	011b      	lsls	r3, r3, #4
 8001dd2:	440b      	add	r3, r1
 8001dd4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001dd8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	3303      	adds	r3, #3
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	061a      	lsls	r2, r3, #24
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	3302      	adds	r3, #2
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	041b      	lsls	r3, r3, #16
 8001dea:	431a      	orrs	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	3301      	adds	r3, #1
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	021b      	lsls	r3, r3, #8
 8001df4:	4313      	orrs	r3, r2
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	7812      	ldrb	r2, [r2, #0]
 8001dfa:	4610      	mov	r0, r2
 8001dfc:	68fa      	ldr	r2, [r7, #12]
 8001dfe:	6811      	ldr	r1, [r2, #0]
 8001e00:	ea43 0200 	orr.w	r2, r3, r0
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	011b      	lsls	r3, r3, #4
 8001e08:	440b      	add	r3, r1
 8001e0a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001e0e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	3318      	adds	r3, #24
 8001e18:	011b      	lsls	r3, r3, #4
 8001e1a:	4413      	add	r3, r2
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	6811      	ldr	r1, [r2, #0]
 8001e22:	f043 0201 	orr.w	r2, r3, #1
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	3318      	adds	r3, #24
 8001e2a:	011b      	lsls	r3, r3, #4
 8001e2c:	440b      	add	r3, r1
 8001e2e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	e00e      	b.n	8001e52 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e38:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e006      	b.n	8001e52 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e48:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
  }
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3724      	adds	r7, #36	; 0x24
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b087      	sub	sp, #28
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	60f8      	str	r0, [r7, #12]
 8001e66:	60b9      	str	r1, [r7, #8]
 8001e68:	607a      	str	r2, [r7, #4]
 8001e6a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e72:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e74:	7dfb      	ldrb	r3, [r7, #23]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d003      	beq.n	8001e82 <HAL_CAN_GetRxMessage+0x24>
 8001e7a:	7dfb      	ldrb	r3, [r7, #23]
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	f040 80f3 	bne.w	8002068 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d10e      	bne.n	8001ea6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	f003 0303 	and.w	r3, r3, #3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d116      	bne.n	8001ec4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e9a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e0e7      	b.n	8002076 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	691b      	ldr	r3, [r3, #16]
 8001eac:	f003 0303 	and.w	r3, r3, #3
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d107      	bne.n	8001ec4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e0d8      	b.n	8002076 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	331b      	adds	r3, #27
 8001ecc:	011b      	lsls	r3, r3, #4
 8001ece:	4413      	add	r3, r2
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0204 	and.w	r2, r3, #4
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d10c      	bne.n	8001efc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	331b      	adds	r3, #27
 8001eea:	011b      	lsls	r3, r3, #4
 8001eec:	4413      	add	r3, r2
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	0d5b      	lsrs	r3, r3, #21
 8001ef2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	601a      	str	r2, [r3, #0]
 8001efa:	e00b      	b.n	8001f14 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	331b      	adds	r3, #27
 8001f04:	011b      	lsls	r3, r3, #4
 8001f06:	4413      	add	r3, r2
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	08db      	lsrs	r3, r3, #3
 8001f0c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	331b      	adds	r3, #27
 8001f1c:	011b      	lsls	r3, r3, #4
 8001f1e:	4413      	add	r3, r2
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0202 	and.w	r2, r3, #2
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	331b      	adds	r3, #27
 8001f32:	011b      	lsls	r3, r3, #4
 8001f34:	4413      	add	r3, r2
 8001f36:	3304      	adds	r3, #4
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 020f 	and.w	r2, r3, #15
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	331b      	adds	r3, #27
 8001f4a:	011b      	lsls	r3, r3, #4
 8001f4c:	4413      	add	r3, r2
 8001f4e:	3304      	adds	r3, #4
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	0a1b      	lsrs	r3, r3, #8
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	331b      	adds	r3, #27
 8001f62:	011b      	lsls	r3, r3, #4
 8001f64:	4413      	add	r3, r2
 8001f66:	3304      	adds	r3, #4
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	0c1b      	lsrs	r3, r3, #16
 8001f6c:	b29a      	uxth	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	011b      	lsls	r3, r3, #4
 8001f7a:	4413      	add	r3, r2
 8001f7c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	b2da      	uxtb	r2, r3
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	011b      	lsls	r3, r3, #4
 8001f90:	4413      	add	r3, r2
 8001f92:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	0a1a      	lsrs	r2, r3, #8
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	011b      	lsls	r3, r3, #4
 8001faa:	4413      	add	r3, r2
 8001fac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	0c1a      	lsrs	r2, r3, #16
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	3302      	adds	r3, #2
 8001fb8:	b2d2      	uxtb	r2, r2
 8001fba:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	011b      	lsls	r3, r3, #4
 8001fc4:	4413      	add	r3, r2
 8001fc6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	0e1a      	lsrs	r2, r3, #24
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	3303      	adds	r3, #3
 8001fd2:	b2d2      	uxtb	r2, r2
 8001fd4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	011b      	lsls	r3, r3, #4
 8001fde:	4413      	add	r3, r2
 8001fe0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	3304      	adds	r3, #4
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	011b      	lsls	r3, r3, #4
 8001ff6:	4413      	add	r3, r2
 8001ff8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	0a1a      	lsrs	r2, r3, #8
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	3305      	adds	r3, #5
 8002004:	b2d2      	uxtb	r2, r2
 8002006:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	011b      	lsls	r3, r3, #4
 8002010:	4413      	add	r3, r2
 8002012:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	0c1a      	lsrs	r2, r3, #16
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	3306      	adds	r3, #6
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	011b      	lsls	r3, r3, #4
 800202a:	4413      	add	r3, r2
 800202c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	0e1a      	lsrs	r2, r3, #24
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	3307      	adds	r3, #7
 8002038:	b2d2      	uxtb	r2, r2
 800203a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d108      	bne.n	8002054 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68da      	ldr	r2, [r3, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f042 0220 	orr.w	r2, r2, #32
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	e007      	b.n	8002064 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	691a      	ldr	r2, [r3, #16]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f042 0220 	orr.w	r2, r2, #32
 8002062:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002064:	2300      	movs	r3, #0
 8002066:	e006      	b.n	8002076 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800206c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
  }
}
 8002076:	4618      	mov	r0, r3
 8002078:	371c      	adds	r7, #28
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002082:	b480      	push	{r7}
 8002084:	b085      	sub	sp, #20
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
 800208a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002092:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002094:	7bfb      	ldrb	r3, [r7, #15]
 8002096:	2b01      	cmp	r3, #1
 8002098:	d002      	beq.n	80020a0 <HAL_CAN_ActivateNotification+0x1e>
 800209a:	7bfb      	ldrb	r3, [r7, #15]
 800209c:	2b02      	cmp	r3, #2
 800209e:	d109      	bne.n	80020b4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	6959      	ldr	r1, [r3, #20]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	430a      	orrs	r2, r1
 80020ae:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80020b0:	2300      	movs	r3, #0
 80020b2:	e006      	b.n	80020c2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
  }
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr

080020ce <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b08a      	sub	sp, #40	; 0x28
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80020d6:	2300      	movs	r3, #0
 80020d8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	695b      	ldr	r3, [r3, #20]
 80020e0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	691b      	ldr	r3, [r3, #16]
 8002100:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800210a:	6a3b      	ldr	r3, [r7, #32]
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	2b00      	cmp	r3, #0
 8002112:	d07c      	beq.n	800220e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b00      	cmp	r3, #0
 800211c:	d023      	beq.n	8002166 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2201      	movs	r2, #1
 8002124:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d003      	beq.n	8002138 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f000 f97d 	bl	8002430 <HAL_CAN_TxMailbox0CompleteCallback>
 8002136:	e016      	b.n	8002166 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	f003 0304 	and.w	r3, r3, #4
 800213e:	2b00      	cmp	r3, #0
 8002140:	d004      	beq.n	800214c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002144:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002148:	627b      	str	r3, [r7, #36]	; 0x24
 800214a:	e00c      	b.n	8002166 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	f003 0308 	and.w	r3, r3, #8
 8002152:	2b00      	cmp	r3, #0
 8002154:	d004      	beq.n	8002160 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002158:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
 800215e:	e002      	b.n	8002166 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f000 f983 	bl	800246c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800216c:	2b00      	cmp	r3, #0
 800216e:	d024      	beq.n	80021ba <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002178:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002180:	2b00      	cmp	r3, #0
 8002182:	d003      	beq.n	800218c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f000 f95d 	bl	8002444 <HAL_CAN_TxMailbox1CompleteCallback>
 800218a:	e016      	b.n	80021ba <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002192:	2b00      	cmp	r3, #0
 8002194:	d004      	beq.n	80021a0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002198:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800219c:	627b      	str	r3, [r7, #36]	; 0x24
 800219e:	e00c      	b.n	80021ba <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d004      	beq.n	80021b4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80021aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021b0:	627b      	str	r3, [r7, #36]	; 0x24
 80021b2:	e002      	b.n	80021ba <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f000 f963 	bl	8002480 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d024      	beq.n	800220e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80021cc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d003      	beq.n	80021e0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f000 f93d 	bl	8002458 <HAL_CAN_TxMailbox2CompleteCallback>
 80021de:	e016      	b.n	800220e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d004      	beq.n	80021f4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80021ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021f0:	627b      	str	r3, [r7, #36]	; 0x24
 80021f2:	e00c      	b.n	800220e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d004      	beq.n	8002208 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80021fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002204:	627b      	str	r3, [r7, #36]	; 0x24
 8002206:	e002      	b.n	800220e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 f943 	bl	8002494 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800220e:	6a3b      	ldr	r3, [r7, #32]
 8002210:	f003 0308 	and.w	r3, r3, #8
 8002214:	2b00      	cmp	r3, #0
 8002216:	d00c      	beq.n	8002232 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	f003 0310 	and.w	r3, r3, #16
 800221e:	2b00      	cmp	r3, #0
 8002220:	d007      	beq.n	8002232 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002224:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002228:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2210      	movs	r2, #16
 8002230:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002232:	6a3b      	ldr	r3, [r7, #32]
 8002234:	f003 0304 	and.w	r3, r3, #4
 8002238:	2b00      	cmp	r3, #0
 800223a:	d00b      	beq.n	8002254 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	2b00      	cmp	r3, #0
 8002244:	d006      	beq.n	8002254 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2208      	movs	r2, #8
 800224c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 f92a 	bl	80024a8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002254:	6a3b      	ldr	r3, [r7, #32]
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	2b00      	cmp	r3, #0
 800225c:	d009      	beq.n	8002272 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	f003 0303 	and.w	r3, r3, #3
 8002268:	2b00      	cmp	r3, #0
 800226a:	d002      	beq.n	8002272 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f7fe fc21 	bl	8000ab4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002272:	6a3b      	ldr	r3, [r7, #32]
 8002274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002278:	2b00      	cmp	r3, #0
 800227a:	d00c      	beq.n	8002296 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	f003 0310 	and.w	r3, r3, #16
 8002282:	2b00      	cmp	r3, #0
 8002284:	d007      	beq.n	8002296 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002288:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800228c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2210      	movs	r2, #16
 8002294:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002296:	6a3b      	ldr	r3, [r7, #32]
 8002298:	f003 0320 	and.w	r3, r3, #32
 800229c:	2b00      	cmp	r3, #0
 800229e:	d00b      	beq.n	80022b8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	f003 0308 	and.w	r3, r3, #8
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d006      	beq.n	80022b8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2208      	movs	r2, #8
 80022b0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f000 f90c 	bl	80024d0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80022b8:	6a3b      	ldr	r3, [r7, #32]
 80022ba:	f003 0310 	and.w	r3, r3, #16
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d009      	beq.n	80022d6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	691b      	ldr	r3, [r3, #16]
 80022c8:	f003 0303 	and.w	r3, r3, #3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d002      	beq.n	80022d6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f000 f8f3 	bl	80024bc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80022d6:	6a3b      	ldr	r3, [r7, #32]
 80022d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d00b      	beq.n	80022f8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	f003 0310 	and.w	r3, r3, #16
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d006      	beq.n	80022f8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2210      	movs	r2, #16
 80022f0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f000 f8f6 	bl	80024e4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80022f8:	6a3b      	ldr	r3, [r7, #32]
 80022fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d00b      	beq.n	800231a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	f003 0308 	and.w	r3, r3, #8
 8002308:	2b00      	cmp	r3, #0
 800230a:	d006      	beq.n	800231a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2208      	movs	r2, #8
 8002312:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f000 f8ef 	bl	80024f8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800231a:	6a3b      	ldr	r3, [r7, #32]
 800231c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d075      	beq.n	8002410 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	f003 0304 	and.w	r3, r3, #4
 800232a:	2b00      	cmp	r3, #0
 800232c:	d06c      	beq.n	8002408 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800232e:	6a3b      	ldr	r3, [r7, #32]
 8002330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002334:	2b00      	cmp	r3, #0
 8002336:	d008      	beq.n	800234a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800233e:	2b00      	cmp	r3, #0
 8002340:	d003      	beq.n	800234a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002344:	f043 0301 	orr.w	r3, r3, #1
 8002348:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800234a:	6a3b      	ldr	r3, [r7, #32]
 800234c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002350:	2b00      	cmp	r3, #0
 8002352:	d008      	beq.n	8002366 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800235e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002360:	f043 0302 	orr.w	r3, r3, #2
 8002364:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002366:	6a3b      	ldr	r3, [r7, #32]
 8002368:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800236c:	2b00      	cmp	r3, #0
 800236e:	d008      	beq.n	8002382 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002376:	2b00      	cmp	r3, #0
 8002378:	d003      	beq.n	8002382 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800237a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237c:	f043 0304 	orr.w	r3, r3, #4
 8002380:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002382:	6a3b      	ldr	r3, [r7, #32]
 8002384:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002388:	2b00      	cmp	r3, #0
 800238a:	d03d      	beq.n	8002408 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002392:	2b00      	cmp	r3, #0
 8002394:	d038      	beq.n	8002408 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800239c:	2b30      	cmp	r3, #48	; 0x30
 800239e:	d017      	beq.n	80023d0 <HAL_CAN_IRQHandler+0x302>
 80023a0:	2b30      	cmp	r3, #48	; 0x30
 80023a2:	d804      	bhi.n	80023ae <HAL_CAN_IRQHandler+0x2e0>
 80023a4:	2b10      	cmp	r3, #16
 80023a6:	d009      	beq.n	80023bc <HAL_CAN_IRQHandler+0x2ee>
 80023a8:	2b20      	cmp	r3, #32
 80023aa:	d00c      	beq.n	80023c6 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80023ac:	e024      	b.n	80023f8 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 80023ae:	2b50      	cmp	r3, #80	; 0x50
 80023b0:	d018      	beq.n	80023e4 <HAL_CAN_IRQHandler+0x316>
 80023b2:	2b60      	cmp	r3, #96	; 0x60
 80023b4:	d01b      	beq.n	80023ee <HAL_CAN_IRQHandler+0x320>
 80023b6:	2b40      	cmp	r3, #64	; 0x40
 80023b8:	d00f      	beq.n	80023da <HAL_CAN_IRQHandler+0x30c>
            break;
 80023ba:	e01d      	b.n	80023f8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 80023bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023be:	f043 0308 	orr.w	r3, r3, #8
 80023c2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023c4:	e018      	b.n	80023f8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80023c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c8:	f043 0310 	orr.w	r3, r3, #16
 80023cc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023ce:	e013      	b.n	80023f8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80023d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d2:	f043 0320 	orr.w	r3, r3, #32
 80023d6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023d8:	e00e      	b.n	80023f8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80023da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023e0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023e2:	e009      	b.n	80023f8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80023e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023ea:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023ec:	e004      	b.n	80023f8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80023ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023f4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023f6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	699a      	ldr	r2, [r3, #24]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002406:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2204      	movs	r2, #4
 800240e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002412:	2b00      	cmp	r3, #0
 8002414:	d008      	beq.n	8002428 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800241a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241c:	431a      	orrs	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f000 f872 	bl	800250c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002428:	bf00      	nop
 800242a:	3728      	adds	r7, #40	; 0x28
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002438:	bf00      	nop
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002460:	bf00      	nop
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002474:	bf00      	nop
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002530:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <__NVIC_SetPriorityGrouping+0x44>)
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002536:	68ba      	ldr	r2, [r7, #8]
 8002538:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800253c:	4013      	ands	r3, r2
 800253e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002548:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800254c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002550:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002552:	4a04      	ldr	r2, [pc, #16]	; (8002564 <__NVIC_SetPriorityGrouping+0x44>)
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	60d3      	str	r3, [r2, #12]
}
 8002558:	bf00      	nop
 800255a:	3714      	adds	r7, #20
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	e000ed00 	.word	0xe000ed00

08002568 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800256c:	4b04      	ldr	r3, [pc, #16]	; (8002580 <__NVIC_GetPriorityGrouping+0x18>)
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	0a1b      	lsrs	r3, r3, #8
 8002572:	f003 0307 	and.w	r3, r3, #7
}
 8002576:	4618      	mov	r0, r3
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	e000ed00 	.word	0xe000ed00

08002584 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800258e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002592:	2b00      	cmp	r3, #0
 8002594:	db0b      	blt.n	80025ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002596:	79fb      	ldrb	r3, [r7, #7]
 8002598:	f003 021f 	and.w	r2, r3, #31
 800259c:	4907      	ldr	r1, [pc, #28]	; (80025bc <__NVIC_EnableIRQ+0x38>)
 800259e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a2:	095b      	lsrs	r3, r3, #5
 80025a4:	2001      	movs	r0, #1
 80025a6:	fa00 f202 	lsl.w	r2, r0, r2
 80025aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	e000e100 	.word	0xe000e100

080025c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	6039      	str	r1, [r7, #0]
 80025ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	db0a      	blt.n	80025ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	b2da      	uxtb	r2, r3
 80025d8:	490c      	ldr	r1, [pc, #48]	; (800260c <__NVIC_SetPriority+0x4c>)
 80025da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025de:	0112      	lsls	r2, r2, #4
 80025e0:	b2d2      	uxtb	r2, r2
 80025e2:	440b      	add	r3, r1
 80025e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025e8:	e00a      	b.n	8002600 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	4908      	ldr	r1, [pc, #32]	; (8002610 <__NVIC_SetPriority+0x50>)
 80025f0:	79fb      	ldrb	r3, [r7, #7]
 80025f2:	f003 030f 	and.w	r3, r3, #15
 80025f6:	3b04      	subs	r3, #4
 80025f8:	0112      	lsls	r2, r2, #4
 80025fa:	b2d2      	uxtb	r2, r2
 80025fc:	440b      	add	r3, r1
 80025fe:	761a      	strb	r2, [r3, #24]
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	e000e100 	.word	0xe000e100
 8002610:	e000ed00 	.word	0xe000ed00

08002614 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002614:	b480      	push	{r7}
 8002616:	b089      	sub	sp, #36	; 0x24
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f003 0307 	and.w	r3, r3, #7
 8002626:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	f1c3 0307 	rsb	r3, r3, #7
 800262e:	2b04      	cmp	r3, #4
 8002630:	bf28      	it	cs
 8002632:	2304      	movcs	r3, #4
 8002634:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	3304      	adds	r3, #4
 800263a:	2b06      	cmp	r3, #6
 800263c:	d902      	bls.n	8002644 <NVIC_EncodePriority+0x30>
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	3b03      	subs	r3, #3
 8002642:	e000      	b.n	8002646 <NVIC_EncodePriority+0x32>
 8002644:	2300      	movs	r3, #0
 8002646:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002648:	f04f 32ff 	mov.w	r2, #4294967295
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	fa02 f303 	lsl.w	r3, r2, r3
 8002652:	43da      	mvns	r2, r3
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	401a      	ands	r2, r3
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800265c:	f04f 31ff 	mov.w	r1, #4294967295
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	fa01 f303 	lsl.w	r3, r1, r3
 8002666:	43d9      	mvns	r1, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800266c:	4313      	orrs	r3, r2
         );
}
 800266e:	4618      	mov	r0, r3
 8002670:	3724      	adds	r7, #36	; 0x24
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b082      	sub	sp, #8
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f7ff ff4c 	bl	8002520 <__NVIC_SetPriorityGrouping>
}
 8002688:	bf00      	nop
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	607a      	str	r2, [r7, #4]
 800269c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800269e:	2300      	movs	r3, #0
 80026a0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026a2:	f7ff ff61 	bl	8002568 <__NVIC_GetPriorityGrouping>
 80026a6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	68b9      	ldr	r1, [r7, #8]
 80026ac:	6978      	ldr	r0, [r7, #20]
 80026ae:	f7ff ffb1 	bl	8002614 <NVIC_EncodePriority>
 80026b2:	4602      	mov	r2, r0
 80026b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026b8:	4611      	mov	r1, r2
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff ff80 	bl	80025c0 <__NVIC_SetPriority>
}
 80026c0:	bf00      	nop
 80026c2:	3718      	adds	r7, #24
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff ff54 	bl	8002584 <__NVIC_EnableIRQ>
}
 80026dc:	bf00      	nop
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b089      	sub	sp, #36	; 0x24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026ee:	2300      	movs	r3, #0
 80026f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026f2:	2300      	movs	r3, #0
 80026f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026f6:	2300      	movs	r3, #0
 80026f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026fa:	2300      	movs	r3, #0
 80026fc:	61fb      	str	r3, [r7, #28]
 80026fe:	e177      	b.n	80029f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002700:	2201      	movs	r2, #1
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	697a      	ldr	r2, [r7, #20]
 8002710:	4013      	ands	r3, r2
 8002712:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	429a      	cmp	r2, r3
 800271a:	f040 8166 	bne.w	80029ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d00b      	beq.n	800273e <HAL_GPIO_Init+0x5a>
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	2b02      	cmp	r3, #2
 800272c:	d007      	beq.n	800273e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002732:	2b11      	cmp	r3, #17
 8002734:	d003      	beq.n	800273e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	2b12      	cmp	r3, #18
 800273c:	d130      	bne.n	80027a0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	2203      	movs	r2, #3
 800274a:	fa02 f303 	lsl.w	r3, r2, r3
 800274e:	43db      	mvns	r3, r3
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	4013      	ands	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	68da      	ldr	r2, [r3, #12]
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	fa02 f303 	lsl.w	r3, r2, r3
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4313      	orrs	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002774:	2201      	movs	r2, #1
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	fa02 f303 	lsl.w	r3, r2, r3
 800277c:	43db      	mvns	r3, r3
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4013      	ands	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	091b      	lsrs	r3, r3, #4
 800278a:	f003 0201 	and.w	r2, r3, #1
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	4313      	orrs	r3, r2
 8002798:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	2203      	movs	r2, #3
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	4013      	ands	r3, r2
 80027b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	69ba      	ldr	r2, [r7, #24]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d003      	beq.n	80027e0 <HAL_GPIO_Init+0xfc>
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	2b12      	cmp	r3, #18
 80027de:	d123      	bne.n	8002828 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	08da      	lsrs	r2, r3, #3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3208      	adds	r2, #8
 80027e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	f003 0307 	and.w	r3, r3, #7
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	220f      	movs	r2, #15
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	43db      	mvns	r3, r3
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	4013      	ands	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	691a      	ldr	r2, [r3, #16]
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	f003 0307 	and.w	r3, r3, #7
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	69ba      	ldr	r2, [r7, #24]
 8002816:	4313      	orrs	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	08da      	lsrs	r2, r3, #3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	3208      	adds	r2, #8
 8002822:	69b9      	ldr	r1, [r7, #24]
 8002824:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	2203      	movs	r2, #3
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	43db      	mvns	r3, r3
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	4013      	ands	r3, r2
 800283e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f003 0203 	and.w	r2, r3, #3
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	4313      	orrs	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	69ba      	ldr	r2, [r7, #24]
 800285a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002864:	2b00      	cmp	r3, #0
 8002866:	f000 80c0 	beq.w	80029ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	60fb      	str	r3, [r7, #12]
 800286e:	4b65      	ldr	r3, [pc, #404]	; (8002a04 <HAL_GPIO_Init+0x320>)
 8002870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002872:	4a64      	ldr	r2, [pc, #400]	; (8002a04 <HAL_GPIO_Init+0x320>)
 8002874:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002878:	6453      	str	r3, [r2, #68]	; 0x44
 800287a:	4b62      	ldr	r3, [pc, #392]	; (8002a04 <HAL_GPIO_Init+0x320>)
 800287c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800287e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002886:	4a60      	ldr	r2, [pc, #384]	; (8002a08 <HAL_GPIO_Init+0x324>)
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	089b      	lsrs	r3, r3, #2
 800288c:	3302      	adds	r3, #2
 800288e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002892:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	f003 0303 	and.w	r3, r3, #3
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	220f      	movs	r2, #15
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	43db      	mvns	r3, r3
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	4013      	ands	r3, r2
 80028a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a57      	ldr	r2, [pc, #348]	; (8002a0c <HAL_GPIO_Init+0x328>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d037      	beq.n	8002922 <HAL_GPIO_Init+0x23e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a56      	ldr	r2, [pc, #344]	; (8002a10 <HAL_GPIO_Init+0x32c>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d031      	beq.n	800291e <HAL_GPIO_Init+0x23a>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a55      	ldr	r2, [pc, #340]	; (8002a14 <HAL_GPIO_Init+0x330>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d02b      	beq.n	800291a <HAL_GPIO_Init+0x236>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a54      	ldr	r2, [pc, #336]	; (8002a18 <HAL_GPIO_Init+0x334>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d025      	beq.n	8002916 <HAL_GPIO_Init+0x232>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a53      	ldr	r2, [pc, #332]	; (8002a1c <HAL_GPIO_Init+0x338>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d01f      	beq.n	8002912 <HAL_GPIO_Init+0x22e>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a52      	ldr	r2, [pc, #328]	; (8002a20 <HAL_GPIO_Init+0x33c>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d019      	beq.n	800290e <HAL_GPIO_Init+0x22a>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a51      	ldr	r2, [pc, #324]	; (8002a24 <HAL_GPIO_Init+0x340>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d013      	beq.n	800290a <HAL_GPIO_Init+0x226>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a50      	ldr	r2, [pc, #320]	; (8002a28 <HAL_GPIO_Init+0x344>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d00d      	beq.n	8002906 <HAL_GPIO_Init+0x222>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a4f      	ldr	r2, [pc, #316]	; (8002a2c <HAL_GPIO_Init+0x348>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d007      	beq.n	8002902 <HAL_GPIO_Init+0x21e>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a4e      	ldr	r2, [pc, #312]	; (8002a30 <HAL_GPIO_Init+0x34c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d101      	bne.n	80028fe <HAL_GPIO_Init+0x21a>
 80028fa:	2309      	movs	r3, #9
 80028fc:	e012      	b.n	8002924 <HAL_GPIO_Init+0x240>
 80028fe:	230a      	movs	r3, #10
 8002900:	e010      	b.n	8002924 <HAL_GPIO_Init+0x240>
 8002902:	2308      	movs	r3, #8
 8002904:	e00e      	b.n	8002924 <HAL_GPIO_Init+0x240>
 8002906:	2307      	movs	r3, #7
 8002908:	e00c      	b.n	8002924 <HAL_GPIO_Init+0x240>
 800290a:	2306      	movs	r3, #6
 800290c:	e00a      	b.n	8002924 <HAL_GPIO_Init+0x240>
 800290e:	2305      	movs	r3, #5
 8002910:	e008      	b.n	8002924 <HAL_GPIO_Init+0x240>
 8002912:	2304      	movs	r3, #4
 8002914:	e006      	b.n	8002924 <HAL_GPIO_Init+0x240>
 8002916:	2303      	movs	r3, #3
 8002918:	e004      	b.n	8002924 <HAL_GPIO_Init+0x240>
 800291a:	2302      	movs	r3, #2
 800291c:	e002      	b.n	8002924 <HAL_GPIO_Init+0x240>
 800291e:	2301      	movs	r3, #1
 8002920:	e000      	b.n	8002924 <HAL_GPIO_Init+0x240>
 8002922:	2300      	movs	r3, #0
 8002924:	69fa      	ldr	r2, [r7, #28]
 8002926:	f002 0203 	and.w	r2, r2, #3
 800292a:	0092      	lsls	r2, r2, #2
 800292c:	4093      	lsls	r3, r2
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4313      	orrs	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002934:	4934      	ldr	r1, [pc, #208]	; (8002a08 <HAL_GPIO_Init+0x324>)
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	089b      	lsrs	r3, r3, #2
 800293a:	3302      	adds	r3, #2
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002942:	4b3c      	ldr	r3, [pc, #240]	; (8002a34 <HAL_GPIO_Init+0x350>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	43db      	mvns	r3, r3
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	4013      	ands	r3, r2
 8002950:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	4313      	orrs	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002966:	4a33      	ldr	r2, [pc, #204]	; (8002a34 <HAL_GPIO_Init+0x350>)
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800296c:	4b31      	ldr	r3, [pc, #196]	; (8002a34 <HAL_GPIO_Init+0x350>)
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	43db      	mvns	r3, r3
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	4013      	ands	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d003      	beq.n	8002990 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	4313      	orrs	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002990:	4a28      	ldr	r2, [pc, #160]	; (8002a34 <HAL_GPIO_Init+0x350>)
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002996:	4b27      	ldr	r3, [pc, #156]	; (8002a34 <HAL_GPIO_Init+0x350>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	43db      	mvns	r3, r3
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	4013      	ands	r3, r2
 80029a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029ba:	4a1e      	ldr	r2, [pc, #120]	; (8002a34 <HAL_GPIO_Init+0x350>)
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029c0:	4b1c      	ldr	r3, [pc, #112]	; (8002a34 <HAL_GPIO_Init+0x350>)
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	43db      	mvns	r3, r3
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	4013      	ands	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d003      	beq.n	80029e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029e4:	4a13      	ldr	r2, [pc, #76]	; (8002a34 <HAL_GPIO_Init+0x350>)
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	3301      	adds	r3, #1
 80029ee:	61fb      	str	r3, [r7, #28]
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	2b0f      	cmp	r3, #15
 80029f4:	f67f ae84 	bls.w	8002700 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029f8:	bf00      	nop
 80029fa:	3724      	adds	r7, #36	; 0x24
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr
 8002a04:	40023800 	.word	0x40023800
 8002a08:	40013800 	.word	0x40013800
 8002a0c:	40020000 	.word	0x40020000
 8002a10:	40020400 	.word	0x40020400
 8002a14:	40020800 	.word	0x40020800
 8002a18:	40020c00 	.word	0x40020c00
 8002a1c:	40021000 	.word	0x40021000
 8002a20:	40021400 	.word	0x40021400
 8002a24:	40021800 	.word	0x40021800
 8002a28:	40021c00 	.word	0x40021c00
 8002a2c:	40022000 	.word	0x40022000
 8002a30:	40022400 	.word	0x40022400
 8002a34:	40013c00 	.word	0x40013c00

08002a38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	460b      	mov	r3, r1
 8002a42:	807b      	strh	r3, [r7, #2]
 8002a44:	4613      	mov	r3, r2
 8002a46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a48:	787b      	ldrb	r3, [r7, #1]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d003      	beq.n	8002a56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a4e:	887a      	ldrh	r2, [r7, #2]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a54:	e003      	b.n	8002a5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a56:	887b      	ldrh	r3, [r7, #2]
 8002a58:	041a      	lsls	r2, r3, #16
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	619a      	str	r2, [r3, #24]
}
 8002a5e:	bf00      	nop
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr

08002a6a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	b083      	sub	sp, #12
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
 8002a72:	460b      	mov	r3, r1
 8002a74:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	695a      	ldr	r2, [r3, #20]
 8002a7a:	887b      	ldrh	r3, [r7, #2]
 8002a7c:	401a      	ands	r2, r3
 8002a7e:	887b      	ldrh	r3, [r7, #2]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d104      	bne.n	8002a8e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002a84:	887b      	ldrh	r3, [r7, #2]
 8002a86:	041a      	lsls	r2, r3, #16
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002a8c:	e002      	b.n	8002a94 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002a8e:	887a      	ldrh	r2, [r7, #2]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	619a      	str	r2, [r3, #24]
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002aaa:	4b08      	ldr	r3, [pc, #32]	; (8002acc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002aac:	695a      	ldr	r2, [r3, #20]
 8002aae:	88fb      	ldrh	r3, [r7, #6]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d006      	beq.n	8002ac4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ab6:	4a05      	ldr	r2, [pc, #20]	; (8002acc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ab8:	88fb      	ldrh	r3, [r7, #6]
 8002aba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002abc:	88fb      	ldrh	r3, [r7, #6]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7fe f812 	bl	8000ae8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ac4:	bf00      	nop
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	40013c00 	.word	0x40013c00

08002ad0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e25b      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0301 	and.w	r3, r3, #1
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d075      	beq.n	8002bda <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002aee:	4ba3      	ldr	r3, [pc, #652]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f003 030c 	and.w	r3, r3, #12
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	d00c      	beq.n	8002b14 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002afa:	4ba0      	ldr	r3, [pc, #640]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b02:	2b08      	cmp	r3, #8
 8002b04:	d112      	bne.n	8002b2c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b06:	4b9d      	ldr	r3, [pc, #628]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b12:	d10b      	bne.n	8002b2c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b14:	4b99      	ldr	r3, [pc, #612]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d05b      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x108>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d157      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e236      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b34:	d106      	bne.n	8002b44 <HAL_RCC_OscConfig+0x74>
 8002b36:	4b91      	ldr	r3, [pc, #580]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a90      	ldr	r2, [pc, #576]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002b3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b40:	6013      	str	r3, [r2, #0]
 8002b42:	e01d      	b.n	8002b80 <HAL_RCC_OscConfig+0xb0>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b4c:	d10c      	bne.n	8002b68 <HAL_RCC_OscConfig+0x98>
 8002b4e:	4b8b      	ldr	r3, [pc, #556]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a8a      	ldr	r2, [pc, #552]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002b54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b58:	6013      	str	r3, [r2, #0]
 8002b5a:	4b88      	ldr	r3, [pc, #544]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a87      	ldr	r2, [pc, #540]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002b60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b64:	6013      	str	r3, [r2, #0]
 8002b66:	e00b      	b.n	8002b80 <HAL_RCC_OscConfig+0xb0>
 8002b68:	4b84      	ldr	r3, [pc, #528]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a83      	ldr	r2, [pc, #524]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002b6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b72:	6013      	str	r3, [r2, #0]
 8002b74:	4b81      	ldr	r3, [pc, #516]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a80      	ldr	r2, [pc, #512]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002b7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d013      	beq.n	8002bb0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b88:	f7fe fe62 	bl	8001850 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b90:	f7fe fe5e 	bl	8001850 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b64      	cmp	r3, #100	; 0x64
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e1fb      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba2:	4b76      	ldr	r3, [pc, #472]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0f0      	beq.n	8002b90 <HAL_RCC_OscConfig+0xc0>
 8002bae:	e014      	b.n	8002bda <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb0:	f7fe fe4e 	bl	8001850 <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bb6:	e008      	b.n	8002bca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bb8:	f7fe fe4a 	bl	8001850 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b64      	cmp	r3, #100	; 0x64
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e1e7      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bca:	4b6c      	ldr	r3, [pc, #432]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1f0      	bne.n	8002bb8 <HAL_RCC_OscConfig+0xe8>
 8002bd6:	e000      	b.n	8002bda <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d063      	beq.n	8002cae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002be6:	4b65      	ldr	r3, [pc, #404]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 030c 	and.w	r3, r3, #12
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d00b      	beq.n	8002c0a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bf2:	4b62      	ldr	r3, [pc, #392]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bfa:	2b08      	cmp	r3, #8
 8002bfc:	d11c      	bne.n	8002c38 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bfe:	4b5f      	ldr	r3, [pc, #380]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d116      	bne.n	8002c38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c0a:	4b5c      	ldr	r3, [pc, #368]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d005      	beq.n	8002c22 <HAL_RCC_OscConfig+0x152>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d001      	beq.n	8002c22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e1bb      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c22:	4b56      	ldr	r3, [pc, #344]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	691b      	ldr	r3, [r3, #16]
 8002c2e:	00db      	lsls	r3, r3, #3
 8002c30:	4952      	ldr	r1, [pc, #328]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c36:	e03a      	b.n	8002cae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d020      	beq.n	8002c82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c40:	4b4f      	ldr	r3, [pc, #316]	; (8002d80 <HAL_RCC_OscConfig+0x2b0>)
 8002c42:	2201      	movs	r2, #1
 8002c44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c46:	f7fe fe03 	bl	8001850 <HAL_GetTick>
 8002c4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c4c:	e008      	b.n	8002c60 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c4e:	f7fe fdff 	bl	8001850 <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d901      	bls.n	8002c60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e19c      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c60:	4b46      	ldr	r3, [pc, #280]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0302 	and.w	r3, r3, #2
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d0f0      	beq.n	8002c4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c6c:	4b43      	ldr	r3, [pc, #268]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	691b      	ldr	r3, [r3, #16]
 8002c78:	00db      	lsls	r3, r3, #3
 8002c7a:	4940      	ldr	r1, [pc, #256]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	600b      	str	r3, [r1, #0]
 8002c80:	e015      	b.n	8002cae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c82:	4b3f      	ldr	r3, [pc, #252]	; (8002d80 <HAL_RCC_OscConfig+0x2b0>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c88:	f7fe fde2 	bl	8001850 <HAL_GetTick>
 8002c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c90:	f7fe fdde 	bl	8001850 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e17b      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ca2:	4b36      	ldr	r3, [pc, #216]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1f0      	bne.n	8002c90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0308 	and.w	r3, r3, #8
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d030      	beq.n	8002d1c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	695b      	ldr	r3, [r3, #20]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d016      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cc2:	4b30      	ldr	r3, [pc, #192]	; (8002d84 <HAL_RCC_OscConfig+0x2b4>)
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc8:	f7fe fdc2 	bl	8001850 <HAL_GetTick>
 8002ccc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cce:	e008      	b.n	8002ce2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cd0:	f7fe fdbe 	bl	8001850 <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e15b      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ce2:	4b26      	ldr	r3, [pc, #152]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002ce4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ce6:	f003 0302 	and.w	r3, r3, #2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d0f0      	beq.n	8002cd0 <HAL_RCC_OscConfig+0x200>
 8002cee:	e015      	b.n	8002d1c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cf0:	4b24      	ldr	r3, [pc, #144]	; (8002d84 <HAL_RCC_OscConfig+0x2b4>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cf6:	f7fe fdab 	bl	8001850 <HAL_GetTick>
 8002cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cfc:	e008      	b.n	8002d10 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cfe:	f7fe fda7 	bl	8001850 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d901      	bls.n	8002d10 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e144      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d10:	4b1a      	ldr	r3, [pc, #104]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002d12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d14:	f003 0302 	and.w	r3, r3, #2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d1f0      	bne.n	8002cfe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0304 	and.w	r3, r3, #4
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f000 80a0 	beq.w	8002e6a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d2e:	4b13      	ldr	r3, [pc, #76]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d10f      	bne.n	8002d5a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	60bb      	str	r3, [r7, #8]
 8002d3e:	4b0f      	ldr	r3, [pc, #60]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	4a0e      	ldr	r2, [pc, #56]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002d44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d48:	6413      	str	r3, [r2, #64]	; 0x40
 8002d4a:	4b0c      	ldr	r3, [pc, #48]	; (8002d7c <HAL_RCC_OscConfig+0x2ac>)
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d52:	60bb      	str	r3, [r7, #8]
 8002d54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d56:	2301      	movs	r3, #1
 8002d58:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d5a:	4b0b      	ldr	r3, [pc, #44]	; (8002d88 <HAL_RCC_OscConfig+0x2b8>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d121      	bne.n	8002daa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d66:	4b08      	ldr	r3, [pc, #32]	; (8002d88 <HAL_RCC_OscConfig+0x2b8>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a07      	ldr	r2, [pc, #28]	; (8002d88 <HAL_RCC_OscConfig+0x2b8>)
 8002d6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d72:	f7fe fd6d 	bl	8001850 <HAL_GetTick>
 8002d76:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d78:	e011      	b.n	8002d9e <HAL_RCC_OscConfig+0x2ce>
 8002d7a:	bf00      	nop
 8002d7c:	40023800 	.word	0x40023800
 8002d80:	42470000 	.word	0x42470000
 8002d84:	42470e80 	.word	0x42470e80
 8002d88:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d8c:	f7fe fd60 	bl	8001850 <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d901      	bls.n	8002d9e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e0fd      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d9e:	4b81      	ldr	r3, [pc, #516]	; (8002fa4 <HAL_RCC_OscConfig+0x4d4>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d0f0      	beq.n	8002d8c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d106      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x2f0>
 8002db2:	4b7d      	ldr	r3, [pc, #500]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002db4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002db6:	4a7c      	ldr	r2, [pc, #496]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002db8:	f043 0301 	orr.w	r3, r3, #1
 8002dbc:	6713      	str	r3, [r2, #112]	; 0x70
 8002dbe:	e01c      	b.n	8002dfa <HAL_RCC_OscConfig+0x32a>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	2b05      	cmp	r3, #5
 8002dc6:	d10c      	bne.n	8002de2 <HAL_RCC_OscConfig+0x312>
 8002dc8:	4b77      	ldr	r3, [pc, #476]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002dca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dcc:	4a76      	ldr	r2, [pc, #472]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002dce:	f043 0304 	orr.w	r3, r3, #4
 8002dd2:	6713      	str	r3, [r2, #112]	; 0x70
 8002dd4:	4b74      	ldr	r3, [pc, #464]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dd8:	4a73      	ldr	r2, [pc, #460]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002dda:	f043 0301 	orr.w	r3, r3, #1
 8002dde:	6713      	str	r3, [r2, #112]	; 0x70
 8002de0:	e00b      	b.n	8002dfa <HAL_RCC_OscConfig+0x32a>
 8002de2:	4b71      	ldr	r3, [pc, #452]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002de6:	4a70      	ldr	r2, [pc, #448]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002de8:	f023 0301 	bic.w	r3, r3, #1
 8002dec:	6713      	str	r3, [r2, #112]	; 0x70
 8002dee:	4b6e      	ldr	r3, [pc, #440]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df2:	4a6d      	ldr	r2, [pc, #436]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002df4:	f023 0304 	bic.w	r3, r3, #4
 8002df8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d015      	beq.n	8002e2e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e02:	f7fe fd25 	bl	8001850 <HAL_GetTick>
 8002e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e08:	e00a      	b.n	8002e20 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e0a:	f7fe fd21 	bl	8001850 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e0bc      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e20:	4b61      	ldr	r3, [pc, #388]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002e22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e24:	f003 0302 	and.w	r3, r3, #2
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d0ee      	beq.n	8002e0a <HAL_RCC_OscConfig+0x33a>
 8002e2c:	e014      	b.n	8002e58 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e2e:	f7fe fd0f 	bl	8001850 <HAL_GetTick>
 8002e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e34:	e00a      	b.n	8002e4c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e36:	f7fe fd0b 	bl	8001850 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d901      	bls.n	8002e4c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e0a6      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e4c:	4b56      	ldr	r3, [pc, #344]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e50:	f003 0302 	and.w	r3, r3, #2
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d1ee      	bne.n	8002e36 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e58:	7dfb      	ldrb	r3, [r7, #23]
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d105      	bne.n	8002e6a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e5e:	4b52      	ldr	r3, [pc, #328]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e62:	4a51      	ldr	r2, [pc, #324]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002e64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e68:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f000 8092 	beq.w	8002f98 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e74:	4b4c      	ldr	r3, [pc, #304]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f003 030c 	and.w	r3, r3, #12
 8002e7c:	2b08      	cmp	r3, #8
 8002e7e:	d05c      	beq.n	8002f3a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	699b      	ldr	r3, [r3, #24]
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d141      	bne.n	8002f0c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e88:	4b48      	ldr	r3, [pc, #288]	; (8002fac <HAL_RCC_OscConfig+0x4dc>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e8e:	f7fe fcdf 	bl	8001850 <HAL_GetTick>
 8002e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e94:	e008      	b.n	8002ea8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e96:	f7fe fcdb 	bl	8001850 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d901      	bls.n	8002ea8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e078      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ea8:	4b3f      	ldr	r3, [pc, #252]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d1f0      	bne.n	8002e96 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	69da      	ldr	r2, [r3, #28]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec2:	019b      	lsls	r3, r3, #6
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eca:	085b      	lsrs	r3, r3, #1
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	041b      	lsls	r3, r3, #16
 8002ed0:	431a      	orrs	r2, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed6:	061b      	lsls	r3, r3, #24
 8002ed8:	4933      	ldr	r1, [pc, #204]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ede:	4b33      	ldr	r3, [pc, #204]	; (8002fac <HAL_RCC_OscConfig+0x4dc>)
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee4:	f7fe fcb4 	bl	8001850 <HAL_GetTick>
 8002ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eea:	e008      	b.n	8002efe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eec:	f7fe fcb0 	bl	8001850 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e04d      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002efe:	4b2a      	ldr	r3, [pc, #168]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d0f0      	beq.n	8002eec <HAL_RCC_OscConfig+0x41c>
 8002f0a:	e045      	b.n	8002f98 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f0c:	4b27      	ldr	r3, [pc, #156]	; (8002fac <HAL_RCC_OscConfig+0x4dc>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f12:	f7fe fc9d 	bl	8001850 <HAL_GetTick>
 8002f16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f18:	e008      	b.n	8002f2c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f1a:	f7fe fc99 	bl	8001850 <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d901      	bls.n	8002f2c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e036      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f2c:	4b1e      	ldr	r3, [pc, #120]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1f0      	bne.n	8002f1a <HAL_RCC_OscConfig+0x44a>
 8002f38:	e02e      	b.n	8002f98 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d101      	bne.n	8002f46 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e029      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f46:	4b18      	ldr	r3, [pc, #96]	; (8002fa8 <HAL_RCC_OscConfig+0x4d8>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	69db      	ldr	r3, [r3, #28]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d11c      	bne.n	8002f94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d115      	bne.n	8002f94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002f68:	68fa      	ldr	r2, [r7, #12]
 8002f6a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f6e:	4013      	ands	r3, r2
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d10d      	bne.n	8002f94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d106      	bne.n	8002f94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d001      	beq.n	8002f98 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e000      	b.n	8002f9a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3718      	adds	r7, #24
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	40007000 	.word	0x40007000
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	42470060 	.word	0x42470060

08002fb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d101      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e0cc      	b.n	800315e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fc4:	4b68      	ldr	r3, [pc, #416]	; (8003168 <HAL_RCC_ClockConfig+0x1b8>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 030f 	and.w	r3, r3, #15
 8002fcc:	683a      	ldr	r2, [r7, #0]
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d90c      	bls.n	8002fec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fd2:	4b65      	ldr	r3, [pc, #404]	; (8003168 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd4:	683a      	ldr	r2, [r7, #0]
 8002fd6:	b2d2      	uxtb	r2, r2
 8002fd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fda:	4b63      	ldr	r3, [pc, #396]	; (8003168 <HAL_RCC_ClockConfig+0x1b8>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 030f 	and.w	r3, r3, #15
 8002fe2:	683a      	ldr	r2, [r7, #0]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d001      	beq.n	8002fec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e0b8      	b.n	800315e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d020      	beq.n	800303a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	2b00      	cmp	r3, #0
 8003002:	d005      	beq.n	8003010 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003004:	4b59      	ldr	r3, [pc, #356]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	4a58      	ldr	r2, [pc, #352]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 800300a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800300e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0308 	and.w	r3, r3, #8
 8003018:	2b00      	cmp	r3, #0
 800301a:	d005      	beq.n	8003028 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800301c:	4b53      	ldr	r3, [pc, #332]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	4a52      	ldr	r2, [pc, #328]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 8003022:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003026:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003028:	4b50      	ldr	r3, [pc, #320]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	494d      	ldr	r1, [pc, #308]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 8003036:	4313      	orrs	r3, r2
 8003038:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0301 	and.w	r3, r3, #1
 8003042:	2b00      	cmp	r3, #0
 8003044:	d044      	beq.n	80030d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d107      	bne.n	800305e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800304e:	4b47      	ldr	r3, [pc, #284]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d119      	bne.n	800308e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e07f      	b.n	800315e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	2b02      	cmp	r3, #2
 8003064:	d003      	beq.n	800306e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800306a:	2b03      	cmp	r3, #3
 800306c:	d107      	bne.n	800307e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800306e:	4b3f      	ldr	r3, [pc, #252]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d109      	bne.n	800308e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e06f      	b.n	800315e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800307e:	4b3b      	ldr	r3, [pc, #236]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0302 	and.w	r3, r3, #2
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e067      	b.n	800315e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800308e:	4b37      	ldr	r3, [pc, #220]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f023 0203 	bic.w	r2, r3, #3
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	4934      	ldr	r1, [pc, #208]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 800309c:	4313      	orrs	r3, r2
 800309e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030a0:	f7fe fbd6 	bl	8001850 <HAL_GetTick>
 80030a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030a6:	e00a      	b.n	80030be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030a8:	f7fe fbd2 	bl	8001850 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e04f      	b.n	800315e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030be:	4b2b      	ldr	r3, [pc, #172]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f003 020c 	and.w	r2, r3, #12
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d1eb      	bne.n	80030a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030d0:	4b25      	ldr	r3, [pc, #148]	; (8003168 <HAL_RCC_ClockConfig+0x1b8>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 030f 	and.w	r3, r3, #15
 80030d8:	683a      	ldr	r2, [r7, #0]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d20c      	bcs.n	80030f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030de:	4b22      	ldr	r3, [pc, #136]	; (8003168 <HAL_RCC_ClockConfig+0x1b8>)
 80030e0:	683a      	ldr	r2, [r7, #0]
 80030e2:	b2d2      	uxtb	r2, r2
 80030e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030e6:	4b20      	ldr	r3, [pc, #128]	; (8003168 <HAL_RCC_ClockConfig+0x1b8>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 030f 	and.w	r3, r3, #15
 80030ee:	683a      	ldr	r2, [r7, #0]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d001      	beq.n	80030f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e032      	b.n	800315e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0304 	and.w	r3, r3, #4
 8003100:	2b00      	cmp	r3, #0
 8003102:	d008      	beq.n	8003116 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003104:	4b19      	ldr	r3, [pc, #100]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	4916      	ldr	r1, [pc, #88]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 8003112:	4313      	orrs	r3, r2
 8003114:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0308 	and.w	r3, r3, #8
 800311e:	2b00      	cmp	r3, #0
 8003120:	d009      	beq.n	8003136 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003122:	4b12      	ldr	r3, [pc, #72]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	00db      	lsls	r3, r3, #3
 8003130:	490e      	ldr	r1, [pc, #56]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 8003132:	4313      	orrs	r3, r2
 8003134:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003136:	f000 f821 	bl	800317c <HAL_RCC_GetSysClockFreq>
 800313a:	4601      	mov	r1, r0
 800313c:	4b0b      	ldr	r3, [pc, #44]	; (800316c <HAL_RCC_ClockConfig+0x1bc>)
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	091b      	lsrs	r3, r3, #4
 8003142:	f003 030f 	and.w	r3, r3, #15
 8003146:	4a0a      	ldr	r2, [pc, #40]	; (8003170 <HAL_RCC_ClockConfig+0x1c0>)
 8003148:	5cd3      	ldrb	r3, [r2, r3]
 800314a:	fa21 f303 	lsr.w	r3, r1, r3
 800314e:	4a09      	ldr	r2, [pc, #36]	; (8003174 <HAL_RCC_ClockConfig+0x1c4>)
 8003150:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003152:	4b09      	ldr	r3, [pc, #36]	; (8003178 <HAL_RCC_ClockConfig+0x1c8>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4618      	mov	r0, r3
 8003158:	f7fe f800 	bl	800115c <HAL_InitTick>

  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	40023c00 	.word	0x40023c00
 800316c:	40023800 	.word	0x40023800
 8003170:	08006d48 	.word	0x08006d48
 8003174:	20000000 	.word	0x20000000
 8003178:	20000004 	.word	0x20000004

0800317c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800317c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003182:	2300      	movs	r3, #0
 8003184:	607b      	str	r3, [r7, #4]
 8003186:	2300      	movs	r3, #0
 8003188:	60fb      	str	r3, [r7, #12]
 800318a:	2300      	movs	r3, #0
 800318c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800318e:	2300      	movs	r3, #0
 8003190:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003192:	4b50      	ldr	r3, [pc, #320]	; (80032d4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f003 030c 	and.w	r3, r3, #12
 800319a:	2b04      	cmp	r3, #4
 800319c:	d007      	beq.n	80031ae <HAL_RCC_GetSysClockFreq+0x32>
 800319e:	2b08      	cmp	r3, #8
 80031a0:	d008      	beq.n	80031b4 <HAL_RCC_GetSysClockFreq+0x38>
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	f040 808d 	bne.w	80032c2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031a8:	4b4b      	ldr	r3, [pc, #300]	; (80032d8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80031aa:	60bb      	str	r3, [r7, #8]
       break;
 80031ac:	e08c      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031ae:	4b4b      	ldr	r3, [pc, #300]	; (80032dc <HAL_RCC_GetSysClockFreq+0x160>)
 80031b0:	60bb      	str	r3, [r7, #8]
      break;
 80031b2:	e089      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031b4:	4b47      	ldr	r3, [pc, #284]	; (80032d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031bc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031be:	4b45      	ldr	r3, [pc, #276]	; (80032d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d023      	beq.n	8003212 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031ca:	4b42      	ldr	r3, [pc, #264]	; (80032d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	099b      	lsrs	r3, r3, #6
 80031d0:	f04f 0400 	mov.w	r4, #0
 80031d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80031d8:	f04f 0200 	mov.w	r2, #0
 80031dc:	ea03 0501 	and.w	r5, r3, r1
 80031e0:	ea04 0602 	and.w	r6, r4, r2
 80031e4:	4a3d      	ldr	r2, [pc, #244]	; (80032dc <HAL_RCC_GetSysClockFreq+0x160>)
 80031e6:	fb02 f106 	mul.w	r1, r2, r6
 80031ea:	2200      	movs	r2, #0
 80031ec:	fb02 f205 	mul.w	r2, r2, r5
 80031f0:	440a      	add	r2, r1
 80031f2:	493a      	ldr	r1, [pc, #232]	; (80032dc <HAL_RCC_GetSysClockFreq+0x160>)
 80031f4:	fba5 0101 	umull	r0, r1, r5, r1
 80031f8:	1853      	adds	r3, r2, r1
 80031fa:	4619      	mov	r1, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f04f 0400 	mov.w	r4, #0
 8003202:	461a      	mov	r2, r3
 8003204:	4623      	mov	r3, r4
 8003206:	f7fd f9ff 	bl	8000608 <__aeabi_uldivmod>
 800320a:	4603      	mov	r3, r0
 800320c:	460c      	mov	r4, r1
 800320e:	60fb      	str	r3, [r7, #12]
 8003210:	e049      	b.n	80032a6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003212:	4b30      	ldr	r3, [pc, #192]	; (80032d4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	099b      	lsrs	r3, r3, #6
 8003218:	f04f 0400 	mov.w	r4, #0
 800321c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003220:	f04f 0200 	mov.w	r2, #0
 8003224:	ea03 0501 	and.w	r5, r3, r1
 8003228:	ea04 0602 	and.w	r6, r4, r2
 800322c:	4629      	mov	r1, r5
 800322e:	4632      	mov	r2, r6
 8003230:	f04f 0300 	mov.w	r3, #0
 8003234:	f04f 0400 	mov.w	r4, #0
 8003238:	0154      	lsls	r4, r2, #5
 800323a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800323e:	014b      	lsls	r3, r1, #5
 8003240:	4619      	mov	r1, r3
 8003242:	4622      	mov	r2, r4
 8003244:	1b49      	subs	r1, r1, r5
 8003246:	eb62 0206 	sbc.w	r2, r2, r6
 800324a:	f04f 0300 	mov.w	r3, #0
 800324e:	f04f 0400 	mov.w	r4, #0
 8003252:	0194      	lsls	r4, r2, #6
 8003254:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003258:	018b      	lsls	r3, r1, #6
 800325a:	1a5b      	subs	r3, r3, r1
 800325c:	eb64 0402 	sbc.w	r4, r4, r2
 8003260:	f04f 0100 	mov.w	r1, #0
 8003264:	f04f 0200 	mov.w	r2, #0
 8003268:	00e2      	lsls	r2, r4, #3
 800326a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800326e:	00d9      	lsls	r1, r3, #3
 8003270:	460b      	mov	r3, r1
 8003272:	4614      	mov	r4, r2
 8003274:	195b      	adds	r3, r3, r5
 8003276:	eb44 0406 	adc.w	r4, r4, r6
 800327a:	f04f 0100 	mov.w	r1, #0
 800327e:	f04f 0200 	mov.w	r2, #0
 8003282:	02a2      	lsls	r2, r4, #10
 8003284:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003288:	0299      	lsls	r1, r3, #10
 800328a:	460b      	mov	r3, r1
 800328c:	4614      	mov	r4, r2
 800328e:	4618      	mov	r0, r3
 8003290:	4621      	mov	r1, r4
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f04f 0400 	mov.w	r4, #0
 8003298:	461a      	mov	r2, r3
 800329a:	4623      	mov	r3, r4
 800329c:	f7fd f9b4 	bl	8000608 <__aeabi_uldivmod>
 80032a0:	4603      	mov	r3, r0
 80032a2:	460c      	mov	r4, r1
 80032a4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80032a6:	4b0b      	ldr	r3, [pc, #44]	; (80032d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	0c1b      	lsrs	r3, r3, #16
 80032ac:	f003 0303 	and.w	r3, r3, #3
 80032b0:	3301      	adds	r3, #1
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80032be:	60bb      	str	r3, [r7, #8]
      break;
 80032c0:	e002      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80032c2:	4b05      	ldr	r3, [pc, #20]	; (80032d8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80032c4:	60bb      	str	r3, [r7, #8]
      break;
 80032c6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032c8:	68bb      	ldr	r3, [r7, #8]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3714      	adds	r7, #20
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032d2:	bf00      	nop
 80032d4:	40023800 	.word	0x40023800
 80032d8:	00f42400 	.word	0x00f42400
 80032dc:	00b71b00 	.word	0x00b71b00

080032e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032e4:	4b03      	ldr	r3, [pc, #12]	; (80032f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80032e6:	681b      	ldr	r3, [r3, #0]
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	20000000 	.word	0x20000000

080032f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80032fc:	f7ff fff0 	bl	80032e0 <HAL_RCC_GetHCLKFreq>
 8003300:	4601      	mov	r1, r0
 8003302:	4b05      	ldr	r3, [pc, #20]	; (8003318 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	0a9b      	lsrs	r3, r3, #10
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	4a03      	ldr	r2, [pc, #12]	; (800331c <HAL_RCC_GetPCLK1Freq+0x24>)
 800330e:	5cd3      	ldrb	r3, [r2, r3]
 8003310:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003314:	4618      	mov	r0, r3
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40023800 	.word	0x40023800
 800331c:	08006d58 	.word	0x08006d58

08003320 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003324:	f7ff ffdc 	bl	80032e0 <HAL_RCC_GetHCLKFreq>
 8003328:	4601      	mov	r1, r0
 800332a:	4b05      	ldr	r3, [pc, #20]	; (8003340 <HAL_RCC_GetPCLK2Freq+0x20>)
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	0b5b      	lsrs	r3, r3, #13
 8003330:	f003 0307 	and.w	r3, r3, #7
 8003334:	4a03      	ldr	r2, [pc, #12]	; (8003344 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003336:	5cd3      	ldrb	r3, [r2, r3]
 8003338:	fa21 f303 	lsr.w	r3, r1, r3
}
 800333c:	4618      	mov	r0, r3
 800333e:	bd80      	pop	{r7, pc}
 8003340:	40023800 	.word	0x40023800
 8003344:	08006d58 	.word	0x08006d58

08003348 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	220f      	movs	r2, #15
 8003356:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003358:	4b12      	ldr	r3, [pc, #72]	; (80033a4 <HAL_RCC_GetClockConfig+0x5c>)
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f003 0203 	and.w	r2, r3, #3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003364:	4b0f      	ldr	r3, [pc, #60]	; (80033a4 <HAL_RCC_GetClockConfig+0x5c>)
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003370:	4b0c      	ldr	r3, [pc, #48]	; (80033a4 <HAL_RCC_GetClockConfig+0x5c>)
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800337c:	4b09      	ldr	r3, [pc, #36]	; (80033a4 <HAL_RCC_GetClockConfig+0x5c>)
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	08db      	lsrs	r3, r3, #3
 8003382:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800338a:	4b07      	ldr	r3, [pc, #28]	; (80033a8 <HAL_RCC_GetClockConfig+0x60>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 020f 	and.w	r2, r3, #15
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	601a      	str	r2, [r3, #0]
}
 8003396:	bf00      	nop
 8003398:	370c      	adds	r7, #12
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	40023800 	.word	0x40023800
 80033a8:	40023c00 	.word	0x40023c00

080033ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d101      	bne.n	80033be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e01d      	b.n	80033fa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d106      	bne.n	80033d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 f815 	bl	8003402 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2202      	movs	r2, #2
 80033dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3304      	adds	r3, #4
 80033e8:	4619      	mov	r1, r3
 80033ea:	4610      	mov	r0, r2
 80033ec:	f000 fa96 	bl	800391c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003402:	b480      	push	{r7}
 8003404:	b083      	sub	sp, #12
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800340a:	bf00      	nop
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr

08003416 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003416:	b480      	push	{r7}
 8003418:	b085      	sub	sp, #20
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	68da      	ldr	r2, [r3, #12]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f042 0201 	orr.w	r2, r2, #1
 800342c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f003 0307 	and.w	r3, r3, #7
 8003438:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2b06      	cmp	r3, #6
 800343e:	d007      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f042 0201 	orr.w	r2, r2, #1
 800344e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3714      	adds	r7, #20
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr

0800345e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800345e:	b580      	push	{r7, lr}
 8003460:	b082      	sub	sp, #8
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d101      	bne.n	8003470 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e01d      	b.n	80034ac <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003476:	b2db      	uxtb	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	d106      	bne.n	800348a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f7fe f865 	bl	8001554 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2202      	movs	r2, #2
 800348e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	3304      	adds	r3, #4
 800349a:	4619      	mov	r1, r3
 800349c:	4610      	mov	r0, r2
 800349e:	f000 fa3d 	bl	800391c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2201      	movs	r2, #1
 80034a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80034aa:	2300      	movs	r3, #0
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3708      	adds	r7, #8
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2201      	movs	r2, #1
 80034c4:	6839      	ldr	r1, [r7, #0]
 80034c6:	4618      	mov	r0, r3
 80034c8:	f000 fc78 	bl	8003dbc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a15      	ldr	r2, [pc, #84]	; (8003528 <HAL_TIM_PWM_Start+0x74>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d004      	beq.n	80034e0 <HAL_TIM_PWM_Start+0x2c>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a14      	ldr	r2, [pc, #80]	; (800352c <HAL_TIM_PWM_Start+0x78>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d101      	bne.n	80034e4 <HAL_TIM_PWM_Start+0x30>
 80034e0:	2301      	movs	r3, #1
 80034e2:	e000      	b.n	80034e6 <HAL_TIM_PWM_Start+0x32>
 80034e4:	2300      	movs	r3, #0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d007      	beq.n	80034fa <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f003 0307 	and.w	r3, r3, #7
 8003504:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2b06      	cmp	r3, #6
 800350a:	d007      	beq.n	800351c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f042 0201 	orr.w	r2, r2, #1
 800351a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800351c:	2300      	movs	r3, #0
}
 800351e:	4618      	mov	r0, r3
 8003520:	3710      	adds	r7, #16
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	40010000 	.word	0x40010000
 800352c:	40010400 	.word	0x40010400

08003530 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	f003 0302 	and.w	r3, r3, #2
 8003542:	2b02      	cmp	r3, #2
 8003544:	d122      	bne.n	800358c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	2b02      	cmp	r3, #2
 8003552:	d11b      	bne.n	800358c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f06f 0202 	mvn.w	r2, #2
 800355c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2201      	movs	r2, #1
 8003562:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	f003 0303 	and.w	r3, r3, #3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d003      	beq.n	800357a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f000 f9b4 	bl	80038e0 <HAL_TIM_IC_CaptureCallback>
 8003578:	e005      	b.n	8003586 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 f9a6 	bl	80038cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 f9b7 	bl	80038f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	f003 0304 	and.w	r3, r3, #4
 8003596:	2b04      	cmp	r3, #4
 8003598:	d122      	bne.n	80035e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	f003 0304 	and.w	r3, r3, #4
 80035a4:	2b04      	cmp	r3, #4
 80035a6:	d11b      	bne.n	80035e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f06f 0204 	mvn.w	r2, #4
 80035b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2202      	movs	r2, #2
 80035b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d003      	beq.n	80035ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f000 f98a 	bl	80038e0 <HAL_TIM_IC_CaptureCallback>
 80035cc:	e005      	b.n	80035da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f000 f97c 	bl	80038cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 f98d 	bl	80038f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	f003 0308 	and.w	r3, r3, #8
 80035ea:	2b08      	cmp	r3, #8
 80035ec:	d122      	bne.n	8003634 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	f003 0308 	and.w	r3, r3, #8
 80035f8:	2b08      	cmp	r3, #8
 80035fa:	d11b      	bne.n	8003634 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f06f 0208 	mvn.w	r2, #8
 8003604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2204      	movs	r2, #4
 800360a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	69db      	ldr	r3, [r3, #28]
 8003612:	f003 0303 	and.w	r3, r3, #3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d003      	beq.n	8003622 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f000 f960 	bl	80038e0 <HAL_TIM_IC_CaptureCallback>
 8003620:	e005      	b.n	800362e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f000 f952 	bl	80038cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f000 f963 	bl	80038f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	f003 0310 	and.w	r3, r3, #16
 800363e:	2b10      	cmp	r3, #16
 8003640:	d122      	bne.n	8003688 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	f003 0310 	and.w	r3, r3, #16
 800364c:	2b10      	cmp	r3, #16
 800364e:	d11b      	bne.n	8003688 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f06f 0210 	mvn.w	r2, #16
 8003658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2208      	movs	r2, #8
 800365e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800366a:	2b00      	cmp	r3, #0
 800366c:	d003      	beq.n	8003676 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 f936 	bl	80038e0 <HAL_TIM_IC_CaptureCallback>
 8003674:	e005      	b.n	8003682 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f000 f928 	bl	80038cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 f939 	bl	80038f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	2b01      	cmp	r3, #1
 8003694:	d10e      	bne.n	80036b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d107      	bne.n	80036b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f06f 0201 	mvn.w	r2, #1
 80036ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f7fd fd12 	bl	80010d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036be:	2b80      	cmp	r3, #128	; 0x80
 80036c0:	d10e      	bne.n	80036e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036cc:	2b80      	cmp	r3, #128	; 0x80
 80036ce:	d107      	bne.n	80036e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80036d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f000 fc1a 	bl	8003f14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ea:	2b40      	cmp	r3, #64	; 0x40
 80036ec:	d10e      	bne.n	800370c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036f8:	2b40      	cmp	r3, #64	; 0x40
 80036fa:	d107      	bne.n	800370c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 f8fe 	bl	8003908 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	f003 0320 	and.w	r3, r3, #32
 8003716:	2b20      	cmp	r3, #32
 8003718:	d10e      	bne.n	8003738 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	f003 0320 	and.w	r3, r3, #32
 8003724:	2b20      	cmp	r3, #32
 8003726:	d107      	bne.n	8003738 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f06f 0220 	mvn.w	r2, #32
 8003730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 fbe4 	bl	8003f00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003738:	bf00      	nop
 800373a:	3708      	adds	r7, #8
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}

08003740 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	60b9      	str	r1, [r7, #8]
 800374a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003752:	2b01      	cmp	r3, #1
 8003754:	d101      	bne.n	800375a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003756:	2302      	movs	r3, #2
 8003758:	e0b4      	b.n	80038c4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2201      	movs	r2, #1
 800375e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2202      	movs	r2, #2
 8003766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2b0c      	cmp	r3, #12
 800376e:	f200 809f 	bhi.w	80038b0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003772:	a201      	add	r2, pc, #4	; (adr r2, 8003778 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003778:	080037ad 	.word	0x080037ad
 800377c:	080038b1 	.word	0x080038b1
 8003780:	080038b1 	.word	0x080038b1
 8003784:	080038b1 	.word	0x080038b1
 8003788:	080037ed 	.word	0x080037ed
 800378c:	080038b1 	.word	0x080038b1
 8003790:	080038b1 	.word	0x080038b1
 8003794:	080038b1 	.word	0x080038b1
 8003798:	0800382f 	.word	0x0800382f
 800379c:	080038b1 	.word	0x080038b1
 80037a0:	080038b1 	.word	0x080038b1
 80037a4:	080038b1 	.word	0x080038b1
 80037a8:	0800386f 	.word	0x0800386f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68b9      	ldr	r1, [r7, #8]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 f952 	bl	8003a5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	699a      	ldr	r2, [r3, #24]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f042 0208 	orr.w	r2, r2, #8
 80037c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	699a      	ldr	r2, [r3, #24]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 0204 	bic.w	r2, r2, #4
 80037d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	6999      	ldr	r1, [r3, #24]
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	691a      	ldr	r2, [r3, #16]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	430a      	orrs	r2, r1
 80037e8:	619a      	str	r2, [r3, #24]
      break;
 80037ea:	e062      	b.n	80038b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68b9      	ldr	r1, [r7, #8]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f000 f9a2 	bl	8003b3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	699a      	ldr	r2, [r3, #24]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003806:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	699a      	ldr	r2, [r3, #24]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003816:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	6999      	ldr	r1, [r3, #24]
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	021a      	lsls	r2, r3, #8
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	430a      	orrs	r2, r1
 800382a:	619a      	str	r2, [r3, #24]
      break;
 800382c:	e041      	b.n	80038b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	68b9      	ldr	r1, [r7, #8]
 8003834:	4618      	mov	r0, r3
 8003836:	f000 f9f7 	bl	8003c28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	69da      	ldr	r2, [r3, #28]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f042 0208 	orr.w	r2, r2, #8
 8003848:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	69da      	ldr	r2, [r3, #28]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 0204 	bic.w	r2, r2, #4
 8003858:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	69d9      	ldr	r1, [r3, #28]
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	691a      	ldr	r2, [r3, #16]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	430a      	orrs	r2, r1
 800386a:	61da      	str	r2, [r3, #28]
      break;
 800386c:	e021      	b.n	80038b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	68b9      	ldr	r1, [r7, #8]
 8003874:	4618      	mov	r0, r3
 8003876:	f000 fa4b 	bl	8003d10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	69da      	ldr	r2, [r3, #28]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003888:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	69da      	ldr	r2, [r3, #28]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003898:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	69d9      	ldr	r1, [r3, #28]
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	691b      	ldr	r3, [r3, #16]
 80038a4:	021a      	lsls	r2, r3, #8
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	430a      	orrs	r2, r1
 80038ac:	61da      	str	r2, [r3, #28]
      break;
 80038ae:	e000      	b.n	80038b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80038b0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2201      	movs	r2, #1
 80038b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038c2:	2300      	movs	r3, #0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3710      	adds	r7, #16
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}

080038cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038d4:	bf00      	nop
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038fc:	bf00      	nop
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr

08003908 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a40      	ldr	r2, [pc, #256]	; (8003a30 <TIM_Base_SetConfig+0x114>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d013      	beq.n	800395c <TIM_Base_SetConfig+0x40>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800393a:	d00f      	beq.n	800395c <TIM_Base_SetConfig+0x40>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a3d      	ldr	r2, [pc, #244]	; (8003a34 <TIM_Base_SetConfig+0x118>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d00b      	beq.n	800395c <TIM_Base_SetConfig+0x40>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a3c      	ldr	r2, [pc, #240]	; (8003a38 <TIM_Base_SetConfig+0x11c>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d007      	beq.n	800395c <TIM_Base_SetConfig+0x40>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a3b      	ldr	r2, [pc, #236]	; (8003a3c <TIM_Base_SetConfig+0x120>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d003      	beq.n	800395c <TIM_Base_SetConfig+0x40>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a3a      	ldr	r2, [pc, #232]	; (8003a40 <TIM_Base_SetConfig+0x124>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d108      	bne.n	800396e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003962:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	4313      	orrs	r3, r2
 800396c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a2f      	ldr	r2, [pc, #188]	; (8003a30 <TIM_Base_SetConfig+0x114>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d02b      	beq.n	80039ce <TIM_Base_SetConfig+0xb2>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800397c:	d027      	beq.n	80039ce <TIM_Base_SetConfig+0xb2>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a2c      	ldr	r2, [pc, #176]	; (8003a34 <TIM_Base_SetConfig+0x118>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d023      	beq.n	80039ce <TIM_Base_SetConfig+0xb2>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a2b      	ldr	r2, [pc, #172]	; (8003a38 <TIM_Base_SetConfig+0x11c>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d01f      	beq.n	80039ce <TIM_Base_SetConfig+0xb2>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a2a      	ldr	r2, [pc, #168]	; (8003a3c <TIM_Base_SetConfig+0x120>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d01b      	beq.n	80039ce <TIM_Base_SetConfig+0xb2>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a29      	ldr	r2, [pc, #164]	; (8003a40 <TIM_Base_SetConfig+0x124>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d017      	beq.n	80039ce <TIM_Base_SetConfig+0xb2>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a28      	ldr	r2, [pc, #160]	; (8003a44 <TIM_Base_SetConfig+0x128>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d013      	beq.n	80039ce <TIM_Base_SetConfig+0xb2>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a27      	ldr	r2, [pc, #156]	; (8003a48 <TIM_Base_SetConfig+0x12c>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d00f      	beq.n	80039ce <TIM_Base_SetConfig+0xb2>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a26      	ldr	r2, [pc, #152]	; (8003a4c <TIM_Base_SetConfig+0x130>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d00b      	beq.n	80039ce <TIM_Base_SetConfig+0xb2>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a25      	ldr	r2, [pc, #148]	; (8003a50 <TIM_Base_SetConfig+0x134>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d007      	beq.n	80039ce <TIM_Base_SetConfig+0xb2>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a24      	ldr	r2, [pc, #144]	; (8003a54 <TIM_Base_SetConfig+0x138>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d003      	beq.n	80039ce <TIM_Base_SetConfig+0xb2>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a23      	ldr	r2, [pc, #140]	; (8003a58 <TIM_Base_SetConfig+0x13c>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d108      	bne.n	80039e0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	68fa      	ldr	r2, [r7, #12]
 80039dc:	4313      	orrs	r3, r2
 80039de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68fa      	ldr	r2, [r7, #12]
 80039f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	689a      	ldr	r2, [r3, #8]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	4a0a      	ldr	r2, [pc, #40]	; (8003a30 <TIM_Base_SetConfig+0x114>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d003      	beq.n	8003a14 <TIM_Base_SetConfig+0xf8>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a0c      	ldr	r2, [pc, #48]	; (8003a40 <TIM_Base_SetConfig+0x124>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d103      	bne.n	8003a1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	691a      	ldr	r2, [r3, #16]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	615a      	str	r2, [r3, #20]
}
 8003a22:	bf00      	nop
 8003a24:	3714      	adds	r7, #20
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	40010000 	.word	0x40010000
 8003a34:	40000400 	.word	0x40000400
 8003a38:	40000800 	.word	0x40000800
 8003a3c:	40000c00 	.word	0x40000c00
 8003a40:	40010400 	.word	0x40010400
 8003a44:	40014000 	.word	0x40014000
 8003a48:	40014400 	.word	0x40014400
 8003a4c:	40014800 	.word	0x40014800
 8003a50:	40001800 	.word	0x40001800
 8003a54:	40001c00 	.word	0x40001c00
 8003a58:	40002000 	.word	0x40002000

08003a5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b087      	sub	sp, #28
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a1b      	ldr	r3, [r3, #32]
 8003a6a:	f023 0201 	bic.w	r2, r3, #1
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a1b      	ldr	r3, [r3, #32]
 8003a76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f023 0303 	bic.w	r3, r3, #3
 8003a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68fa      	ldr	r2, [r7, #12]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	f023 0302 	bic.w	r3, r3, #2
 8003aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	4a20      	ldr	r2, [pc, #128]	; (8003b34 <TIM_OC1_SetConfig+0xd8>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d003      	beq.n	8003ac0 <TIM_OC1_SetConfig+0x64>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	4a1f      	ldr	r2, [pc, #124]	; (8003b38 <TIM_OC1_SetConfig+0xdc>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d10c      	bne.n	8003ada <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	f023 0308 	bic.w	r3, r3, #8
 8003ac6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	697a      	ldr	r2, [r7, #20]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	f023 0304 	bic.w	r3, r3, #4
 8003ad8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a15      	ldr	r2, [pc, #84]	; (8003b34 <TIM_OC1_SetConfig+0xd8>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d003      	beq.n	8003aea <TIM_OC1_SetConfig+0x8e>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a14      	ldr	r2, [pc, #80]	; (8003b38 <TIM_OC1_SetConfig+0xdc>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d111      	bne.n	8003b0e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	693a      	ldr	r2, [r7, #16]
 8003b12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	685a      	ldr	r2, [r3, #4]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	697a      	ldr	r2, [r7, #20]
 8003b26:	621a      	str	r2, [r3, #32]
}
 8003b28:	bf00      	nop
 8003b2a:	371c      	adds	r7, #28
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr
 8003b34:	40010000 	.word	0x40010000
 8003b38:	40010400 	.word	0x40010400

08003b3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b087      	sub	sp, #28
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a1b      	ldr	r3, [r3, #32]
 8003b4a:	f023 0210 	bic.w	r2, r3, #16
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	699b      	ldr	r3, [r3, #24]
 8003b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	021b      	lsls	r3, r3, #8
 8003b7a:	68fa      	ldr	r2, [r7, #12]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	f023 0320 	bic.w	r3, r3, #32
 8003b86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a22      	ldr	r2, [pc, #136]	; (8003c20 <TIM_OC2_SetConfig+0xe4>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d003      	beq.n	8003ba4 <TIM_OC2_SetConfig+0x68>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a21      	ldr	r2, [pc, #132]	; (8003c24 <TIM_OC2_SetConfig+0xe8>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d10d      	bne.n	8003bc0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003baa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	011b      	lsls	r3, r3, #4
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bbe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	4a17      	ldr	r2, [pc, #92]	; (8003c20 <TIM_OC2_SetConfig+0xe4>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d003      	beq.n	8003bd0 <TIM_OC2_SetConfig+0x94>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	4a16      	ldr	r2, [pc, #88]	; (8003c24 <TIM_OC2_SetConfig+0xe8>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d113      	bne.n	8003bf8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003bd6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003bde:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	693a      	ldr	r2, [r7, #16]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	68fa      	ldr	r2, [r7, #12]
 8003c02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685a      	ldr	r2, [r3, #4]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	621a      	str	r2, [r3, #32]
}
 8003c12:	bf00      	nop
 8003c14:	371c      	adds	r7, #28
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	40010000 	.word	0x40010000
 8003c24:	40010400 	.word	0x40010400

08003c28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b087      	sub	sp, #28
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
 8003c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a1b      	ldr	r3, [r3, #32]
 8003c36:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	69db      	ldr	r3, [r3, #28]
 8003c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f023 0303 	bic.w	r3, r3, #3
 8003c5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68fa      	ldr	r2, [r7, #12]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	021b      	lsls	r3, r3, #8
 8003c78:	697a      	ldr	r2, [r7, #20]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4a21      	ldr	r2, [pc, #132]	; (8003d08 <TIM_OC3_SetConfig+0xe0>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d003      	beq.n	8003c8e <TIM_OC3_SetConfig+0x66>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a20      	ldr	r2, [pc, #128]	; (8003d0c <TIM_OC3_SetConfig+0xe4>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d10d      	bne.n	8003caa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	021b      	lsls	r3, r3, #8
 8003c9c:	697a      	ldr	r2, [r7, #20]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ca8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a16      	ldr	r2, [pc, #88]	; (8003d08 <TIM_OC3_SetConfig+0xe0>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d003      	beq.n	8003cba <TIM_OC3_SetConfig+0x92>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a15      	ldr	r2, [pc, #84]	; (8003d0c <TIM_OC3_SetConfig+0xe4>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d113      	bne.n	8003ce2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003cc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	011b      	lsls	r3, r3, #4
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	011b      	lsls	r3, r3, #4
 8003cdc:	693a      	ldr	r2, [r7, #16]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	693a      	ldr	r2, [r7, #16]
 8003ce6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	685a      	ldr	r2, [r3, #4]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	697a      	ldr	r2, [r7, #20]
 8003cfa:	621a      	str	r2, [r3, #32]
}
 8003cfc:	bf00      	nop
 8003cfe:	371c      	adds	r7, #28
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr
 8003d08:	40010000 	.word	0x40010000
 8003d0c:	40010400 	.word	0x40010400

08003d10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b087      	sub	sp, #28
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	69db      	ldr	r3, [r3, #28]
 8003d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	021b      	lsls	r3, r3, #8
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	031b      	lsls	r3, r3, #12
 8003d62:	693a      	ldr	r2, [r7, #16]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a12      	ldr	r2, [pc, #72]	; (8003db4 <TIM_OC4_SetConfig+0xa4>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d003      	beq.n	8003d78 <TIM_OC4_SetConfig+0x68>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a11      	ldr	r2, [pc, #68]	; (8003db8 <TIM_OC4_SetConfig+0xa8>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d109      	bne.n	8003d8c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	695b      	ldr	r3, [r3, #20]
 8003d84:	019b      	lsls	r3, r3, #6
 8003d86:	697a      	ldr	r2, [r7, #20]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	697a      	ldr	r2, [r7, #20]
 8003d90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	68fa      	ldr	r2, [r7, #12]
 8003d96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	685a      	ldr	r2, [r3, #4]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	693a      	ldr	r2, [r7, #16]
 8003da4:	621a      	str	r2, [r3, #32]
}
 8003da6:	bf00      	nop
 8003da8:	371c      	adds	r7, #28
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	40010000 	.word	0x40010000
 8003db8:	40010400 	.word	0x40010400

08003dbc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b087      	sub	sp, #28
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	60b9      	str	r1, [r7, #8]
 8003dc6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	f003 031f 	and.w	r3, r3, #31
 8003dce:	2201      	movs	r2, #1
 8003dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6a1a      	ldr	r2, [r3, #32]
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	401a      	ands	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6a1a      	ldr	r2, [r3, #32]
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	f003 031f 	and.w	r3, r3, #31
 8003dee:	6879      	ldr	r1, [r7, #4]
 8003df0:	fa01 f303 	lsl.w	r3, r1, r3
 8003df4:	431a      	orrs	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	621a      	str	r2, [r3, #32]
}
 8003dfa:	bf00      	nop
 8003dfc:	371c      	adds	r7, #28
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
	...

08003e08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d101      	bne.n	8003e20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e1c:	2302      	movs	r3, #2
 8003e1e:	e05a      	b.n	8003ed6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68fa      	ldr	r2, [r7, #12]
 8003e58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a21      	ldr	r2, [pc, #132]	; (8003ee4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d022      	beq.n	8003eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e6c:	d01d      	beq.n	8003eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a1d      	ldr	r2, [pc, #116]	; (8003ee8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d018      	beq.n	8003eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a1b      	ldr	r2, [pc, #108]	; (8003eec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d013      	beq.n	8003eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a1a      	ldr	r2, [pc, #104]	; (8003ef0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d00e      	beq.n	8003eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a18      	ldr	r2, [pc, #96]	; (8003ef4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d009      	beq.n	8003eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a17      	ldr	r2, [pc, #92]	; (8003ef8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d004      	beq.n	8003eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a15      	ldr	r2, [pc, #84]	; (8003efc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d10c      	bne.n	8003ec4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003eb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	68ba      	ldr	r2, [r7, #8]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	68ba      	ldr	r2, [r7, #8]
 8003ec2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3714      	adds	r7, #20
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
 8003ee2:	bf00      	nop
 8003ee4:	40010000 	.word	0x40010000
 8003ee8:	40000400 	.word	0x40000400
 8003eec:	40000800 	.word	0x40000800
 8003ef0:	40000c00 	.word	0x40000c00
 8003ef4:	40010400 	.word	0x40010400
 8003ef8:	40014000 	.word	0x40014000
 8003efc:	40001800 	.word	0x40001800

08003f00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f08:	bf00      	nop
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f1c:	bf00      	nop
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e03f      	b.n	8003fba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d106      	bne.n	8003f54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7fd fbd6 	bl	8001700 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2224      	movs	r2, #36	; 0x24
 8003f58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68da      	ldr	r2, [r3, #12]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f000 f90b 	bl	8004188 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	691a      	ldr	r2, [r3, #16]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	695a      	ldr	r2, [r3, #20]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68da      	ldr	r2, [r3, #12]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003fa0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2220      	movs	r2, #32
 8003fac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3708      	adds	r7, #8
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b088      	sub	sp, #32
 8003fc6:	af02      	add	r7, sp, #8
 8003fc8:	60f8      	str	r0, [r7, #12]
 8003fca:	60b9      	str	r1, [r7, #8]
 8003fcc:	603b      	str	r3, [r7, #0]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b20      	cmp	r3, #32
 8003fe0:	f040 8083 	bne.w	80040ea <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d002      	beq.n	8003ff0 <HAL_UART_Transmit+0x2e>
 8003fea:	88fb      	ldrh	r3, [r7, #6]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d101      	bne.n	8003ff4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e07b      	b.n	80040ec <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d101      	bne.n	8004002 <HAL_UART_Transmit+0x40>
 8003ffe:	2302      	movs	r3, #2
 8004000:	e074      	b.n	80040ec <HAL_UART_Transmit+0x12a>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2200      	movs	r2, #0
 800400e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2221      	movs	r2, #33	; 0x21
 8004014:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004018:	f7fd fc1a 	bl	8001850 <HAL_GetTick>
 800401c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	88fa      	ldrh	r2, [r7, #6]
 8004022:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	88fa      	ldrh	r2, [r7, #6]
 8004028:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004032:	e042      	b.n	80040ba <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004038:	b29b      	uxth	r3, r3
 800403a:	3b01      	subs	r3, #1
 800403c:	b29a      	uxth	r2, r3
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800404a:	d122      	bne.n	8004092 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	9300      	str	r3, [sp, #0]
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	2200      	movs	r2, #0
 8004054:	2180      	movs	r1, #128	; 0x80
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	f000 f84c 	bl	80040f4 <UART_WaitOnFlagUntilTimeout>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e042      	b.n	80040ec <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	881b      	ldrh	r3, [r3, #0]
 800406e:	461a      	mov	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004078:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d103      	bne.n	800408a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	3302      	adds	r3, #2
 8004086:	60bb      	str	r3, [r7, #8]
 8004088:	e017      	b.n	80040ba <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	3301      	adds	r3, #1
 800408e:	60bb      	str	r3, [r7, #8]
 8004090:	e013      	b.n	80040ba <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	9300      	str	r3, [sp, #0]
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	2200      	movs	r2, #0
 800409a:	2180      	movs	r1, #128	; 0x80
 800409c:	68f8      	ldr	r0, [r7, #12]
 800409e:	f000 f829 	bl	80040f4 <UART_WaitOnFlagUntilTimeout>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d001      	beq.n	80040ac <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e01f      	b.n	80040ec <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	1c5a      	adds	r2, r3, #1
 80040b0:	60ba      	str	r2, [r7, #8]
 80040b2:	781a      	ldrb	r2, [r3, #0]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80040be:	b29b      	uxth	r3, r3
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d1b7      	bne.n	8004034 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	9300      	str	r3, [sp, #0]
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	2200      	movs	r2, #0
 80040cc:	2140      	movs	r1, #64	; 0x40
 80040ce:	68f8      	ldr	r0, [r7, #12]
 80040d0:	f000 f810 	bl	80040f4 <UART_WaitOnFlagUntilTimeout>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d001      	beq.n	80040de <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e006      	b.n	80040ec <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2220      	movs	r2, #32
 80040e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80040e6:	2300      	movs	r3, #0
 80040e8:	e000      	b.n	80040ec <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80040ea:	2302      	movs	r3, #2
  }
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3718      	adds	r7, #24
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	603b      	str	r3, [r7, #0]
 8004100:	4613      	mov	r3, r2
 8004102:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004104:	e02c      	b.n	8004160 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800410c:	d028      	beq.n	8004160 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d007      	beq.n	8004124 <UART_WaitOnFlagUntilTimeout+0x30>
 8004114:	f7fd fb9c 	bl	8001850 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	69ba      	ldr	r2, [r7, #24]
 8004120:	429a      	cmp	r2, r3
 8004122:	d21d      	bcs.n	8004160 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68da      	ldr	r2, [r3, #12]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004132:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	695a      	ldr	r2, [r3, #20]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f022 0201 	bic.w	r2, r2, #1
 8004142:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2220      	movs	r2, #32
 8004148:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2220      	movs	r2, #32
 8004150:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	e00f      	b.n	8004180 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	4013      	ands	r3, r2
 800416a:	68ba      	ldr	r2, [r7, #8]
 800416c:	429a      	cmp	r2, r3
 800416e:	bf0c      	ite	eq
 8004170:	2301      	moveq	r3, #1
 8004172:	2300      	movne	r3, #0
 8004174:	b2db      	uxtb	r3, r3
 8004176:	461a      	mov	r2, r3
 8004178:	79fb      	ldrb	r3, [r7, #7]
 800417a:	429a      	cmp	r2, r3
 800417c:	d0c3      	beq.n	8004106 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800417e:	2300      	movs	r3, #0
}
 8004180:	4618      	mov	r0, r3
 8004182:	3710      	adds	r7, #16
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800418c:	b085      	sub	sp, #20
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	691b      	ldr	r3, [r3, #16]
 8004198:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	68da      	ldr	r2, [r3, #12]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	430a      	orrs	r2, r1
 80041a6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689a      	ldr	r2, [r3, #8]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	431a      	orrs	r2, r3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	431a      	orrs	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	69db      	ldr	r3, [r3, #28]
 80041bc:	4313      	orrs	r3, r2
 80041be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80041ca:	f023 030c 	bic.w	r3, r3, #12
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	6812      	ldr	r2, [r2, #0]
 80041d2:	68f9      	ldr	r1, [r7, #12]
 80041d4:	430b      	orrs	r3, r1
 80041d6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	699a      	ldr	r2, [r3, #24]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	430a      	orrs	r2, r1
 80041ec:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	69db      	ldr	r3, [r3, #28]
 80041f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041f6:	f040 818b 	bne.w	8004510 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4ac1      	ldr	r2, [pc, #772]	; (8004504 <UART_SetConfig+0x37c>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d005      	beq.n	8004210 <UART_SetConfig+0x88>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4abf      	ldr	r2, [pc, #764]	; (8004508 <UART_SetConfig+0x380>)
 800420a:	4293      	cmp	r3, r2
 800420c:	f040 80bd 	bne.w	800438a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004210:	f7ff f886 	bl	8003320 <HAL_RCC_GetPCLK2Freq>
 8004214:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	461d      	mov	r5, r3
 800421a:	f04f 0600 	mov.w	r6, #0
 800421e:	46a8      	mov	r8, r5
 8004220:	46b1      	mov	r9, r6
 8004222:	eb18 0308 	adds.w	r3, r8, r8
 8004226:	eb49 0409 	adc.w	r4, r9, r9
 800422a:	4698      	mov	r8, r3
 800422c:	46a1      	mov	r9, r4
 800422e:	eb18 0805 	adds.w	r8, r8, r5
 8004232:	eb49 0906 	adc.w	r9, r9, r6
 8004236:	f04f 0100 	mov.w	r1, #0
 800423a:	f04f 0200 	mov.w	r2, #0
 800423e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004242:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004246:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800424a:	4688      	mov	r8, r1
 800424c:	4691      	mov	r9, r2
 800424e:	eb18 0005 	adds.w	r0, r8, r5
 8004252:	eb49 0106 	adc.w	r1, r9, r6
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	461d      	mov	r5, r3
 800425c:	f04f 0600 	mov.w	r6, #0
 8004260:	196b      	adds	r3, r5, r5
 8004262:	eb46 0406 	adc.w	r4, r6, r6
 8004266:	461a      	mov	r2, r3
 8004268:	4623      	mov	r3, r4
 800426a:	f7fc f9cd 	bl	8000608 <__aeabi_uldivmod>
 800426e:	4603      	mov	r3, r0
 8004270:	460c      	mov	r4, r1
 8004272:	461a      	mov	r2, r3
 8004274:	4ba5      	ldr	r3, [pc, #660]	; (800450c <UART_SetConfig+0x384>)
 8004276:	fba3 2302 	umull	r2, r3, r3, r2
 800427a:	095b      	lsrs	r3, r3, #5
 800427c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	461d      	mov	r5, r3
 8004284:	f04f 0600 	mov.w	r6, #0
 8004288:	46a9      	mov	r9, r5
 800428a:	46b2      	mov	sl, r6
 800428c:	eb19 0309 	adds.w	r3, r9, r9
 8004290:	eb4a 040a 	adc.w	r4, sl, sl
 8004294:	4699      	mov	r9, r3
 8004296:	46a2      	mov	sl, r4
 8004298:	eb19 0905 	adds.w	r9, r9, r5
 800429c:	eb4a 0a06 	adc.w	sl, sl, r6
 80042a0:	f04f 0100 	mov.w	r1, #0
 80042a4:	f04f 0200 	mov.w	r2, #0
 80042a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80042ac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80042b0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80042b4:	4689      	mov	r9, r1
 80042b6:	4692      	mov	sl, r2
 80042b8:	eb19 0005 	adds.w	r0, r9, r5
 80042bc:	eb4a 0106 	adc.w	r1, sl, r6
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	461d      	mov	r5, r3
 80042c6:	f04f 0600 	mov.w	r6, #0
 80042ca:	196b      	adds	r3, r5, r5
 80042cc:	eb46 0406 	adc.w	r4, r6, r6
 80042d0:	461a      	mov	r2, r3
 80042d2:	4623      	mov	r3, r4
 80042d4:	f7fc f998 	bl	8000608 <__aeabi_uldivmod>
 80042d8:	4603      	mov	r3, r0
 80042da:	460c      	mov	r4, r1
 80042dc:	461a      	mov	r2, r3
 80042de:	4b8b      	ldr	r3, [pc, #556]	; (800450c <UART_SetConfig+0x384>)
 80042e0:	fba3 1302 	umull	r1, r3, r3, r2
 80042e4:	095b      	lsrs	r3, r3, #5
 80042e6:	2164      	movs	r1, #100	; 0x64
 80042e8:	fb01 f303 	mul.w	r3, r1, r3
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	00db      	lsls	r3, r3, #3
 80042f0:	3332      	adds	r3, #50	; 0x32
 80042f2:	4a86      	ldr	r2, [pc, #536]	; (800450c <UART_SetConfig+0x384>)
 80042f4:	fba2 2303 	umull	r2, r3, r2, r3
 80042f8:	095b      	lsrs	r3, r3, #5
 80042fa:	005b      	lsls	r3, r3, #1
 80042fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004300:	4498      	add	r8, r3
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	461d      	mov	r5, r3
 8004306:	f04f 0600 	mov.w	r6, #0
 800430a:	46a9      	mov	r9, r5
 800430c:	46b2      	mov	sl, r6
 800430e:	eb19 0309 	adds.w	r3, r9, r9
 8004312:	eb4a 040a 	adc.w	r4, sl, sl
 8004316:	4699      	mov	r9, r3
 8004318:	46a2      	mov	sl, r4
 800431a:	eb19 0905 	adds.w	r9, r9, r5
 800431e:	eb4a 0a06 	adc.w	sl, sl, r6
 8004322:	f04f 0100 	mov.w	r1, #0
 8004326:	f04f 0200 	mov.w	r2, #0
 800432a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800432e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004332:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004336:	4689      	mov	r9, r1
 8004338:	4692      	mov	sl, r2
 800433a:	eb19 0005 	adds.w	r0, r9, r5
 800433e:	eb4a 0106 	adc.w	r1, sl, r6
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	461d      	mov	r5, r3
 8004348:	f04f 0600 	mov.w	r6, #0
 800434c:	196b      	adds	r3, r5, r5
 800434e:	eb46 0406 	adc.w	r4, r6, r6
 8004352:	461a      	mov	r2, r3
 8004354:	4623      	mov	r3, r4
 8004356:	f7fc f957 	bl	8000608 <__aeabi_uldivmod>
 800435a:	4603      	mov	r3, r0
 800435c:	460c      	mov	r4, r1
 800435e:	461a      	mov	r2, r3
 8004360:	4b6a      	ldr	r3, [pc, #424]	; (800450c <UART_SetConfig+0x384>)
 8004362:	fba3 1302 	umull	r1, r3, r3, r2
 8004366:	095b      	lsrs	r3, r3, #5
 8004368:	2164      	movs	r1, #100	; 0x64
 800436a:	fb01 f303 	mul.w	r3, r1, r3
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	00db      	lsls	r3, r3, #3
 8004372:	3332      	adds	r3, #50	; 0x32
 8004374:	4a65      	ldr	r2, [pc, #404]	; (800450c <UART_SetConfig+0x384>)
 8004376:	fba2 2303 	umull	r2, r3, r2, r3
 800437a:	095b      	lsrs	r3, r3, #5
 800437c:	f003 0207 	and.w	r2, r3, #7
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4442      	add	r2, r8
 8004386:	609a      	str	r2, [r3, #8]
 8004388:	e26f      	b.n	800486a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800438a:	f7fe ffb5 	bl	80032f8 <HAL_RCC_GetPCLK1Freq>
 800438e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	461d      	mov	r5, r3
 8004394:	f04f 0600 	mov.w	r6, #0
 8004398:	46a8      	mov	r8, r5
 800439a:	46b1      	mov	r9, r6
 800439c:	eb18 0308 	adds.w	r3, r8, r8
 80043a0:	eb49 0409 	adc.w	r4, r9, r9
 80043a4:	4698      	mov	r8, r3
 80043a6:	46a1      	mov	r9, r4
 80043a8:	eb18 0805 	adds.w	r8, r8, r5
 80043ac:	eb49 0906 	adc.w	r9, r9, r6
 80043b0:	f04f 0100 	mov.w	r1, #0
 80043b4:	f04f 0200 	mov.w	r2, #0
 80043b8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80043bc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80043c0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80043c4:	4688      	mov	r8, r1
 80043c6:	4691      	mov	r9, r2
 80043c8:	eb18 0005 	adds.w	r0, r8, r5
 80043cc:	eb49 0106 	adc.w	r1, r9, r6
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	461d      	mov	r5, r3
 80043d6:	f04f 0600 	mov.w	r6, #0
 80043da:	196b      	adds	r3, r5, r5
 80043dc:	eb46 0406 	adc.w	r4, r6, r6
 80043e0:	461a      	mov	r2, r3
 80043e2:	4623      	mov	r3, r4
 80043e4:	f7fc f910 	bl	8000608 <__aeabi_uldivmod>
 80043e8:	4603      	mov	r3, r0
 80043ea:	460c      	mov	r4, r1
 80043ec:	461a      	mov	r2, r3
 80043ee:	4b47      	ldr	r3, [pc, #284]	; (800450c <UART_SetConfig+0x384>)
 80043f0:	fba3 2302 	umull	r2, r3, r3, r2
 80043f4:	095b      	lsrs	r3, r3, #5
 80043f6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	461d      	mov	r5, r3
 80043fe:	f04f 0600 	mov.w	r6, #0
 8004402:	46a9      	mov	r9, r5
 8004404:	46b2      	mov	sl, r6
 8004406:	eb19 0309 	adds.w	r3, r9, r9
 800440a:	eb4a 040a 	adc.w	r4, sl, sl
 800440e:	4699      	mov	r9, r3
 8004410:	46a2      	mov	sl, r4
 8004412:	eb19 0905 	adds.w	r9, r9, r5
 8004416:	eb4a 0a06 	adc.w	sl, sl, r6
 800441a:	f04f 0100 	mov.w	r1, #0
 800441e:	f04f 0200 	mov.w	r2, #0
 8004422:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004426:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800442a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800442e:	4689      	mov	r9, r1
 8004430:	4692      	mov	sl, r2
 8004432:	eb19 0005 	adds.w	r0, r9, r5
 8004436:	eb4a 0106 	adc.w	r1, sl, r6
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	461d      	mov	r5, r3
 8004440:	f04f 0600 	mov.w	r6, #0
 8004444:	196b      	adds	r3, r5, r5
 8004446:	eb46 0406 	adc.w	r4, r6, r6
 800444a:	461a      	mov	r2, r3
 800444c:	4623      	mov	r3, r4
 800444e:	f7fc f8db 	bl	8000608 <__aeabi_uldivmod>
 8004452:	4603      	mov	r3, r0
 8004454:	460c      	mov	r4, r1
 8004456:	461a      	mov	r2, r3
 8004458:	4b2c      	ldr	r3, [pc, #176]	; (800450c <UART_SetConfig+0x384>)
 800445a:	fba3 1302 	umull	r1, r3, r3, r2
 800445e:	095b      	lsrs	r3, r3, #5
 8004460:	2164      	movs	r1, #100	; 0x64
 8004462:	fb01 f303 	mul.w	r3, r1, r3
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	3332      	adds	r3, #50	; 0x32
 800446c:	4a27      	ldr	r2, [pc, #156]	; (800450c <UART_SetConfig+0x384>)
 800446e:	fba2 2303 	umull	r2, r3, r2, r3
 8004472:	095b      	lsrs	r3, r3, #5
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800447a:	4498      	add	r8, r3
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	461d      	mov	r5, r3
 8004480:	f04f 0600 	mov.w	r6, #0
 8004484:	46a9      	mov	r9, r5
 8004486:	46b2      	mov	sl, r6
 8004488:	eb19 0309 	adds.w	r3, r9, r9
 800448c:	eb4a 040a 	adc.w	r4, sl, sl
 8004490:	4699      	mov	r9, r3
 8004492:	46a2      	mov	sl, r4
 8004494:	eb19 0905 	adds.w	r9, r9, r5
 8004498:	eb4a 0a06 	adc.w	sl, sl, r6
 800449c:	f04f 0100 	mov.w	r1, #0
 80044a0:	f04f 0200 	mov.w	r2, #0
 80044a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80044ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80044b0:	4689      	mov	r9, r1
 80044b2:	4692      	mov	sl, r2
 80044b4:	eb19 0005 	adds.w	r0, r9, r5
 80044b8:	eb4a 0106 	adc.w	r1, sl, r6
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	461d      	mov	r5, r3
 80044c2:	f04f 0600 	mov.w	r6, #0
 80044c6:	196b      	adds	r3, r5, r5
 80044c8:	eb46 0406 	adc.w	r4, r6, r6
 80044cc:	461a      	mov	r2, r3
 80044ce:	4623      	mov	r3, r4
 80044d0:	f7fc f89a 	bl	8000608 <__aeabi_uldivmod>
 80044d4:	4603      	mov	r3, r0
 80044d6:	460c      	mov	r4, r1
 80044d8:	461a      	mov	r2, r3
 80044da:	4b0c      	ldr	r3, [pc, #48]	; (800450c <UART_SetConfig+0x384>)
 80044dc:	fba3 1302 	umull	r1, r3, r3, r2
 80044e0:	095b      	lsrs	r3, r3, #5
 80044e2:	2164      	movs	r1, #100	; 0x64
 80044e4:	fb01 f303 	mul.w	r3, r1, r3
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	00db      	lsls	r3, r3, #3
 80044ec:	3332      	adds	r3, #50	; 0x32
 80044ee:	4a07      	ldr	r2, [pc, #28]	; (800450c <UART_SetConfig+0x384>)
 80044f0:	fba2 2303 	umull	r2, r3, r2, r3
 80044f4:	095b      	lsrs	r3, r3, #5
 80044f6:	f003 0207 	and.w	r2, r3, #7
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4442      	add	r2, r8
 8004500:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004502:	e1b2      	b.n	800486a <UART_SetConfig+0x6e2>
 8004504:	40011000 	.word	0x40011000
 8004508:	40011400 	.word	0x40011400
 800450c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4ad7      	ldr	r2, [pc, #860]	; (8004874 <UART_SetConfig+0x6ec>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d005      	beq.n	8004526 <UART_SetConfig+0x39e>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4ad6      	ldr	r2, [pc, #856]	; (8004878 <UART_SetConfig+0x6f0>)
 8004520:	4293      	cmp	r3, r2
 8004522:	f040 80d1 	bne.w	80046c8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004526:	f7fe fefb 	bl	8003320 <HAL_RCC_GetPCLK2Freq>
 800452a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	469a      	mov	sl, r3
 8004530:	f04f 0b00 	mov.w	fp, #0
 8004534:	46d0      	mov	r8, sl
 8004536:	46d9      	mov	r9, fp
 8004538:	eb18 0308 	adds.w	r3, r8, r8
 800453c:	eb49 0409 	adc.w	r4, r9, r9
 8004540:	4698      	mov	r8, r3
 8004542:	46a1      	mov	r9, r4
 8004544:	eb18 080a 	adds.w	r8, r8, sl
 8004548:	eb49 090b 	adc.w	r9, r9, fp
 800454c:	f04f 0100 	mov.w	r1, #0
 8004550:	f04f 0200 	mov.w	r2, #0
 8004554:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004558:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800455c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004560:	4688      	mov	r8, r1
 8004562:	4691      	mov	r9, r2
 8004564:	eb1a 0508 	adds.w	r5, sl, r8
 8004568:	eb4b 0609 	adc.w	r6, fp, r9
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	4619      	mov	r1, r3
 8004572:	f04f 0200 	mov.w	r2, #0
 8004576:	f04f 0300 	mov.w	r3, #0
 800457a:	f04f 0400 	mov.w	r4, #0
 800457e:	0094      	lsls	r4, r2, #2
 8004580:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004584:	008b      	lsls	r3, r1, #2
 8004586:	461a      	mov	r2, r3
 8004588:	4623      	mov	r3, r4
 800458a:	4628      	mov	r0, r5
 800458c:	4631      	mov	r1, r6
 800458e:	f7fc f83b 	bl	8000608 <__aeabi_uldivmod>
 8004592:	4603      	mov	r3, r0
 8004594:	460c      	mov	r4, r1
 8004596:	461a      	mov	r2, r3
 8004598:	4bb8      	ldr	r3, [pc, #736]	; (800487c <UART_SetConfig+0x6f4>)
 800459a:	fba3 2302 	umull	r2, r3, r3, r2
 800459e:	095b      	lsrs	r3, r3, #5
 80045a0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	469b      	mov	fp, r3
 80045a8:	f04f 0c00 	mov.w	ip, #0
 80045ac:	46d9      	mov	r9, fp
 80045ae:	46e2      	mov	sl, ip
 80045b0:	eb19 0309 	adds.w	r3, r9, r9
 80045b4:	eb4a 040a 	adc.w	r4, sl, sl
 80045b8:	4699      	mov	r9, r3
 80045ba:	46a2      	mov	sl, r4
 80045bc:	eb19 090b 	adds.w	r9, r9, fp
 80045c0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80045c4:	f04f 0100 	mov.w	r1, #0
 80045c8:	f04f 0200 	mov.w	r2, #0
 80045cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045d0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80045d4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80045d8:	4689      	mov	r9, r1
 80045da:	4692      	mov	sl, r2
 80045dc:	eb1b 0509 	adds.w	r5, fp, r9
 80045e0:	eb4c 060a 	adc.w	r6, ip, sl
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	4619      	mov	r1, r3
 80045ea:	f04f 0200 	mov.w	r2, #0
 80045ee:	f04f 0300 	mov.w	r3, #0
 80045f2:	f04f 0400 	mov.w	r4, #0
 80045f6:	0094      	lsls	r4, r2, #2
 80045f8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80045fc:	008b      	lsls	r3, r1, #2
 80045fe:	461a      	mov	r2, r3
 8004600:	4623      	mov	r3, r4
 8004602:	4628      	mov	r0, r5
 8004604:	4631      	mov	r1, r6
 8004606:	f7fb ffff 	bl	8000608 <__aeabi_uldivmod>
 800460a:	4603      	mov	r3, r0
 800460c:	460c      	mov	r4, r1
 800460e:	461a      	mov	r2, r3
 8004610:	4b9a      	ldr	r3, [pc, #616]	; (800487c <UART_SetConfig+0x6f4>)
 8004612:	fba3 1302 	umull	r1, r3, r3, r2
 8004616:	095b      	lsrs	r3, r3, #5
 8004618:	2164      	movs	r1, #100	; 0x64
 800461a:	fb01 f303 	mul.w	r3, r1, r3
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	011b      	lsls	r3, r3, #4
 8004622:	3332      	adds	r3, #50	; 0x32
 8004624:	4a95      	ldr	r2, [pc, #596]	; (800487c <UART_SetConfig+0x6f4>)
 8004626:	fba2 2303 	umull	r2, r3, r2, r3
 800462a:	095b      	lsrs	r3, r3, #5
 800462c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004630:	4498      	add	r8, r3
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	469b      	mov	fp, r3
 8004636:	f04f 0c00 	mov.w	ip, #0
 800463a:	46d9      	mov	r9, fp
 800463c:	46e2      	mov	sl, ip
 800463e:	eb19 0309 	adds.w	r3, r9, r9
 8004642:	eb4a 040a 	adc.w	r4, sl, sl
 8004646:	4699      	mov	r9, r3
 8004648:	46a2      	mov	sl, r4
 800464a:	eb19 090b 	adds.w	r9, r9, fp
 800464e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004652:	f04f 0100 	mov.w	r1, #0
 8004656:	f04f 0200 	mov.w	r2, #0
 800465a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800465e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004662:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004666:	4689      	mov	r9, r1
 8004668:	4692      	mov	sl, r2
 800466a:	eb1b 0509 	adds.w	r5, fp, r9
 800466e:	eb4c 060a 	adc.w	r6, ip, sl
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	4619      	mov	r1, r3
 8004678:	f04f 0200 	mov.w	r2, #0
 800467c:	f04f 0300 	mov.w	r3, #0
 8004680:	f04f 0400 	mov.w	r4, #0
 8004684:	0094      	lsls	r4, r2, #2
 8004686:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800468a:	008b      	lsls	r3, r1, #2
 800468c:	461a      	mov	r2, r3
 800468e:	4623      	mov	r3, r4
 8004690:	4628      	mov	r0, r5
 8004692:	4631      	mov	r1, r6
 8004694:	f7fb ffb8 	bl	8000608 <__aeabi_uldivmod>
 8004698:	4603      	mov	r3, r0
 800469a:	460c      	mov	r4, r1
 800469c:	461a      	mov	r2, r3
 800469e:	4b77      	ldr	r3, [pc, #476]	; (800487c <UART_SetConfig+0x6f4>)
 80046a0:	fba3 1302 	umull	r1, r3, r3, r2
 80046a4:	095b      	lsrs	r3, r3, #5
 80046a6:	2164      	movs	r1, #100	; 0x64
 80046a8:	fb01 f303 	mul.w	r3, r1, r3
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	011b      	lsls	r3, r3, #4
 80046b0:	3332      	adds	r3, #50	; 0x32
 80046b2:	4a72      	ldr	r2, [pc, #456]	; (800487c <UART_SetConfig+0x6f4>)
 80046b4:	fba2 2303 	umull	r2, r3, r2, r3
 80046b8:	095b      	lsrs	r3, r3, #5
 80046ba:	f003 020f 	and.w	r2, r3, #15
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4442      	add	r2, r8
 80046c4:	609a      	str	r2, [r3, #8]
 80046c6:	e0d0      	b.n	800486a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80046c8:	f7fe fe16 	bl	80032f8 <HAL_RCC_GetPCLK1Freq>
 80046cc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	469a      	mov	sl, r3
 80046d2:	f04f 0b00 	mov.w	fp, #0
 80046d6:	46d0      	mov	r8, sl
 80046d8:	46d9      	mov	r9, fp
 80046da:	eb18 0308 	adds.w	r3, r8, r8
 80046de:	eb49 0409 	adc.w	r4, r9, r9
 80046e2:	4698      	mov	r8, r3
 80046e4:	46a1      	mov	r9, r4
 80046e6:	eb18 080a 	adds.w	r8, r8, sl
 80046ea:	eb49 090b 	adc.w	r9, r9, fp
 80046ee:	f04f 0100 	mov.w	r1, #0
 80046f2:	f04f 0200 	mov.w	r2, #0
 80046f6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80046fa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80046fe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004702:	4688      	mov	r8, r1
 8004704:	4691      	mov	r9, r2
 8004706:	eb1a 0508 	adds.w	r5, sl, r8
 800470a:	eb4b 0609 	adc.w	r6, fp, r9
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	4619      	mov	r1, r3
 8004714:	f04f 0200 	mov.w	r2, #0
 8004718:	f04f 0300 	mov.w	r3, #0
 800471c:	f04f 0400 	mov.w	r4, #0
 8004720:	0094      	lsls	r4, r2, #2
 8004722:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004726:	008b      	lsls	r3, r1, #2
 8004728:	461a      	mov	r2, r3
 800472a:	4623      	mov	r3, r4
 800472c:	4628      	mov	r0, r5
 800472e:	4631      	mov	r1, r6
 8004730:	f7fb ff6a 	bl	8000608 <__aeabi_uldivmod>
 8004734:	4603      	mov	r3, r0
 8004736:	460c      	mov	r4, r1
 8004738:	461a      	mov	r2, r3
 800473a:	4b50      	ldr	r3, [pc, #320]	; (800487c <UART_SetConfig+0x6f4>)
 800473c:	fba3 2302 	umull	r2, r3, r3, r2
 8004740:	095b      	lsrs	r3, r3, #5
 8004742:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	469b      	mov	fp, r3
 800474a:	f04f 0c00 	mov.w	ip, #0
 800474e:	46d9      	mov	r9, fp
 8004750:	46e2      	mov	sl, ip
 8004752:	eb19 0309 	adds.w	r3, r9, r9
 8004756:	eb4a 040a 	adc.w	r4, sl, sl
 800475a:	4699      	mov	r9, r3
 800475c:	46a2      	mov	sl, r4
 800475e:	eb19 090b 	adds.w	r9, r9, fp
 8004762:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004766:	f04f 0100 	mov.w	r1, #0
 800476a:	f04f 0200 	mov.w	r2, #0
 800476e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004772:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004776:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800477a:	4689      	mov	r9, r1
 800477c:	4692      	mov	sl, r2
 800477e:	eb1b 0509 	adds.w	r5, fp, r9
 8004782:	eb4c 060a 	adc.w	r6, ip, sl
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	4619      	mov	r1, r3
 800478c:	f04f 0200 	mov.w	r2, #0
 8004790:	f04f 0300 	mov.w	r3, #0
 8004794:	f04f 0400 	mov.w	r4, #0
 8004798:	0094      	lsls	r4, r2, #2
 800479a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800479e:	008b      	lsls	r3, r1, #2
 80047a0:	461a      	mov	r2, r3
 80047a2:	4623      	mov	r3, r4
 80047a4:	4628      	mov	r0, r5
 80047a6:	4631      	mov	r1, r6
 80047a8:	f7fb ff2e 	bl	8000608 <__aeabi_uldivmod>
 80047ac:	4603      	mov	r3, r0
 80047ae:	460c      	mov	r4, r1
 80047b0:	461a      	mov	r2, r3
 80047b2:	4b32      	ldr	r3, [pc, #200]	; (800487c <UART_SetConfig+0x6f4>)
 80047b4:	fba3 1302 	umull	r1, r3, r3, r2
 80047b8:	095b      	lsrs	r3, r3, #5
 80047ba:	2164      	movs	r1, #100	; 0x64
 80047bc:	fb01 f303 	mul.w	r3, r1, r3
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	011b      	lsls	r3, r3, #4
 80047c4:	3332      	adds	r3, #50	; 0x32
 80047c6:	4a2d      	ldr	r2, [pc, #180]	; (800487c <UART_SetConfig+0x6f4>)
 80047c8:	fba2 2303 	umull	r2, r3, r2, r3
 80047cc:	095b      	lsrs	r3, r3, #5
 80047ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047d2:	4498      	add	r8, r3
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	469b      	mov	fp, r3
 80047d8:	f04f 0c00 	mov.w	ip, #0
 80047dc:	46d9      	mov	r9, fp
 80047de:	46e2      	mov	sl, ip
 80047e0:	eb19 0309 	adds.w	r3, r9, r9
 80047e4:	eb4a 040a 	adc.w	r4, sl, sl
 80047e8:	4699      	mov	r9, r3
 80047ea:	46a2      	mov	sl, r4
 80047ec:	eb19 090b 	adds.w	r9, r9, fp
 80047f0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80047f4:	f04f 0100 	mov.w	r1, #0
 80047f8:	f04f 0200 	mov.w	r2, #0
 80047fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004800:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004804:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004808:	4689      	mov	r9, r1
 800480a:	4692      	mov	sl, r2
 800480c:	eb1b 0509 	adds.w	r5, fp, r9
 8004810:	eb4c 060a 	adc.w	r6, ip, sl
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	4619      	mov	r1, r3
 800481a:	f04f 0200 	mov.w	r2, #0
 800481e:	f04f 0300 	mov.w	r3, #0
 8004822:	f04f 0400 	mov.w	r4, #0
 8004826:	0094      	lsls	r4, r2, #2
 8004828:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800482c:	008b      	lsls	r3, r1, #2
 800482e:	461a      	mov	r2, r3
 8004830:	4623      	mov	r3, r4
 8004832:	4628      	mov	r0, r5
 8004834:	4631      	mov	r1, r6
 8004836:	f7fb fee7 	bl	8000608 <__aeabi_uldivmod>
 800483a:	4603      	mov	r3, r0
 800483c:	460c      	mov	r4, r1
 800483e:	461a      	mov	r2, r3
 8004840:	4b0e      	ldr	r3, [pc, #56]	; (800487c <UART_SetConfig+0x6f4>)
 8004842:	fba3 1302 	umull	r1, r3, r3, r2
 8004846:	095b      	lsrs	r3, r3, #5
 8004848:	2164      	movs	r1, #100	; 0x64
 800484a:	fb01 f303 	mul.w	r3, r1, r3
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	011b      	lsls	r3, r3, #4
 8004852:	3332      	adds	r3, #50	; 0x32
 8004854:	4a09      	ldr	r2, [pc, #36]	; (800487c <UART_SetConfig+0x6f4>)
 8004856:	fba2 2303 	umull	r2, r3, r2, r3
 800485a:	095b      	lsrs	r3, r3, #5
 800485c:	f003 020f 	and.w	r2, r3, #15
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4442      	add	r2, r8
 8004866:	609a      	str	r2, [r3, #8]
}
 8004868:	e7ff      	b.n	800486a <UART_SetConfig+0x6e2>
 800486a:	bf00      	nop
 800486c:	3714      	adds	r7, #20
 800486e:	46bd      	mov	sp, r7
 8004870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004874:	40011000 	.word	0x40011000
 8004878:	40011400 	.word	0x40011400
 800487c:	51eb851f 	.word	0x51eb851f

08004880 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004880:	b480      	push	{r7}
 8004882:	b085      	sub	sp, #20
 8004884:	af00      	add	r7, sp, #0
 8004886:	4603      	mov	r3, r0
 8004888:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800488a:	2300      	movs	r3, #0
 800488c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800488e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004892:	2b84      	cmp	r3, #132	; 0x84
 8004894:	d005      	beq.n	80048a2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004896:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	4413      	add	r3, r2
 800489e:	3303      	adds	r3, #3
 80048a0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80048a2:	68fb      	ldr	r3, [r7, #12]
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3714      	adds	r7, #20
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80048b4:	f000 fada 	bl	8004e6c <vTaskStartScheduler>
  
  return osOK;
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	bd80      	pop	{r7, pc}

080048be <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80048be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048c0:	b089      	sub	sp, #36	; 0x24
 80048c2:	af04      	add	r7, sp, #16
 80048c4:	6078      	str	r0, [r7, #4]
 80048c6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	695b      	ldr	r3, [r3, #20]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d020      	beq.n	8004912 <osThreadCreate+0x54>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d01c      	beq.n	8004912 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685c      	ldr	r4, [r3, #4]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681d      	ldr	r5, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	691e      	ldr	r6, [r3, #16]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7ff ffc8 	bl	8004880 <makeFreeRtosPriority>
 80048f0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	695b      	ldr	r3, [r3, #20]
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80048fa:	9202      	str	r2, [sp, #8]
 80048fc:	9301      	str	r3, [sp, #4]
 80048fe:	9100      	str	r1, [sp, #0]
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	4632      	mov	r2, r6
 8004904:	4629      	mov	r1, r5
 8004906:	4620      	mov	r0, r4
 8004908:	f000 f8ed 	bl	8004ae6 <xTaskCreateStatic>
 800490c:	4603      	mov	r3, r0
 800490e:	60fb      	str	r3, [r7, #12]
 8004910:	e01c      	b.n	800494c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685c      	ldr	r4, [r3, #4]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800491e:	b29e      	uxth	r6, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004926:	4618      	mov	r0, r3
 8004928:	f7ff ffaa 	bl	8004880 <makeFreeRtosPriority>
 800492c:	4602      	mov	r2, r0
 800492e:	f107 030c 	add.w	r3, r7, #12
 8004932:	9301      	str	r3, [sp, #4]
 8004934:	9200      	str	r2, [sp, #0]
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	4632      	mov	r2, r6
 800493a:	4629      	mov	r1, r5
 800493c:	4620      	mov	r0, r4
 800493e:	f000 f92c 	bl	8004b9a <xTaskCreate>
 8004942:	4603      	mov	r3, r0
 8004944:	2b01      	cmp	r3, #1
 8004946:	d001      	beq.n	800494c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004948:	2300      	movs	r3, #0
 800494a:	e000      	b.n	800494e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800494c:	68fb      	ldr	r3, [r7, #12]
}
 800494e:	4618      	mov	r0, r3
 8004950:	3714      	adds	r7, #20
 8004952:	46bd      	mov	sp, r7
 8004954:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004956 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004956:	b580      	push	{r7, lr}
 8004958:	b084      	sub	sp, #16
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d001      	beq.n	800496c <osDelay+0x16>
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	e000      	b.n	800496e <osDelay+0x18>
 800496c:	2301      	movs	r3, #1
 800496e:	4618      	mov	r0, r3
 8004970:	f000 fa48 	bl	8004e04 <vTaskDelay>
  
  return osOK;
 8004974:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004976:	4618      	mov	r0, r3
 8004978:	3710      	adds	r7, #16
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}

0800497e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800497e:	b480      	push	{r7}
 8004980:	b083      	sub	sp, #12
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f103 0208 	add.w	r2, r3, #8
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f04f 32ff 	mov.w	r2, #4294967295
 8004996:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f103 0208 	add.w	r2, r3, #8
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f103 0208 	add.w	r2, r3, #8
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80049b2:	bf00      	nop
 80049b4:	370c      	adds	r7, #12
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr

080049be <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80049be:	b480      	push	{r7}
 80049c0:	b083      	sub	sp, #12
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80049d8:	b480      	push	{r7}
 80049da:	b085      	sub	sp, #20
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	689a      	ldr	r2, [r3, #8]
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	683a      	ldr	r2, [r7, #0]
 80049fc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	683a      	ldr	r2, [r7, #0]
 8004a02:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	1c5a      	adds	r2, r3, #1
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	601a      	str	r2, [r3, #0]
}
 8004a14:	bf00      	nop
 8004a16:	3714      	adds	r7, #20
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr

08004a20 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a36:	d103      	bne.n	8004a40 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	60fb      	str	r3, [r7, #12]
 8004a3e:	e00c      	b.n	8004a5a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	3308      	adds	r3, #8
 8004a44:	60fb      	str	r3, [r7, #12]
 8004a46:	e002      	b.n	8004a4e <vListInsert+0x2e>
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	60fb      	str	r3, [r7, #12]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68ba      	ldr	r2, [r7, #8]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d2f6      	bcs.n	8004a48 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	685a      	ldr	r2, [r3, #4]
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	68fa      	ldr	r2, [r7, #12]
 8004a6e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	683a      	ldr	r2, [r7, #0]
 8004a74:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	1c5a      	adds	r2, r3, #1
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	601a      	str	r2, [r3, #0]
}
 8004a86:	bf00      	nop
 8004a88:	3714      	adds	r7, #20
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr

08004a92 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004a92:	b480      	push	{r7}
 8004a94:	b085      	sub	sp, #20
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	6892      	ldr	r2, [r2, #8]
 8004aa8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	6852      	ldr	r2, [r2, #4]
 8004ab2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d103      	bne.n	8004ac6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	689a      	ldr	r2, [r3, #8]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	1e5a      	subs	r2, r3, #1
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3714      	adds	r7, #20
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004ae6:	b580      	push	{r7, lr}
 8004ae8:	b08e      	sub	sp, #56	; 0x38
 8004aea:	af04      	add	r7, sp, #16
 8004aec:	60f8      	str	r0, [r7, #12]
 8004aee:	60b9      	str	r1, [r7, #8]
 8004af0:	607a      	str	r2, [r7, #4]
 8004af2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004af4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d109      	bne.n	8004b0e <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004afe:	f383 8811 	msr	BASEPRI, r3
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	f3bf 8f4f 	dsb	sy
 8004b0a:	623b      	str	r3, [r7, #32]
 8004b0c:	e7fe      	b.n	8004b0c <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d109      	bne.n	8004b28 <xTaskCreateStatic+0x42>
 8004b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b18:	f383 8811 	msr	BASEPRI, r3
 8004b1c:	f3bf 8f6f 	isb	sy
 8004b20:	f3bf 8f4f 	dsb	sy
 8004b24:	61fb      	str	r3, [r7, #28]
 8004b26:	e7fe      	b.n	8004b26 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004b28:	2354      	movs	r3, #84	; 0x54
 8004b2a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	2b54      	cmp	r3, #84	; 0x54
 8004b30:	d009      	beq.n	8004b46 <xTaskCreateStatic+0x60>
 8004b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b36:	f383 8811 	msr	BASEPRI, r3
 8004b3a:	f3bf 8f6f 	isb	sy
 8004b3e:	f3bf 8f4f 	dsb	sy
 8004b42:	61bb      	str	r3, [r7, #24]
 8004b44:	e7fe      	b.n	8004b44 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004b46:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d01e      	beq.n	8004b8c <xTaskCreateStatic+0xa6>
 8004b4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d01b      	beq.n	8004b8c <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b56:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b5c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b60:	2202      	movs	r2, #2
 8004b62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004b66:	2300      	movs	r3, #0
 8004b68:	9303      	str	r3, [sp, #12]
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6c:	9302      	str	r3, [sp, #8]
 8004b6e:	f107 0314 	add.w	r3, r7, #20
 8004b72:	9301      	str	r3, [sp, #4]
 8004b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b76:	9300      	str	r3, [sp, #0]
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	68b9      	ldr	r1, [r7, #8]
 8004b7e:	68f8      	ldr	r0, [r7, #12]
 8004b80:	f000 f850 	bl	8004c24 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004b84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004b86:	f000 f8d3 	bl	8004d30 <prvAddNewTaskToReadyList>
 8004b8a:	e001      	b.n	8004b90 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004b90:	697b      	ldr	r3, [r7, #20]
	}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3728      	adds	r7, #40	; 0x28
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}

08004b9a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004b9a:	b580      	push	{r7, lr}
 8004b9c:	b08c      	sub	sp, #48	; 0x30
 8004b9e:	af04      	add	r7, sp, #16
 8004ba0:	60f8      	str	r0, [r7, #12]
 8004ba2:	60b9      	str	r1, [r7, #8]
 8004ba4:	603b      	str	r3, [r7, #0]
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004baa:	88fb      	ldrh	r3, [r7, #6]
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f000 feb0 	bl	8005914 <pvPortMalloc>
 8004bb4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00e      	beq.n	8004bda <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004bbc:	2054      	movs	r0, #84	; 0x54
 8004bbe:	f000 fea9 	bl	8005914 <pvPortMalloc>
 8004bc2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d003      	beq.n	8004bd2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	697a      	ldr	r2, [r7, #20]
 8004bce:	631a      	str	r2, [r3, #48]	; 0x30
 8004bd0:	e005      	b.n	8004bde <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004bd2:	6978      	ldr	r0, [r7, #20]
 8004bd4:	f000 ff60 	bl	8005a98 <vPortFree>
 8004bd8:	e001      	b.n	8004bde <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d017      	beq.n	8004c14 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004bec:	88fa      	ldrh	r2, [r7, #6]
 8004bee:	2300      	movs	r3, #0
 8004bf0:	9303      	str	r3, [sp, #12]
 8004bf2:	69fb      	ldr	r3, [r7, #28]
 8004bf4:	9302      	str	r3, [sp, #8]
 8004bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf8:	9301      	str	r3, [sp, #4]
 8004bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bfc:	9300      	str	r3, [sp, #0]
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	68b9      	ldr	r1, [r7, #8]
 8004c02:	68f8      	ldr	r0, [r7, #12]
 8004c04:	f000 f80e 	bl	8004c24 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004c08:	69f8      	ldr	r0, [r7, #28]
 8004c0a:	f000 f891 	bl	8004d30 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	61bb      	str	r3, [r7, #24]
 8004c12:	e002      	b.n	8004c1a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004c14:	f04f 33ff 	mov.w	r3, #4294967295
 8004c18:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004c1a:	69bb      	ldr	r3, [r7, #24]
	}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3720      	adds	r7, #32
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b088      	sub	sp, #32
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
 8004c30:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	4413      	add	r3, r2
 8004c42:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004c44:	69bb      	ldr	r3, [r7, #24]
 8004c46:	f023 0307 	bic.w	r3, r3, #7
 8004c4a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	f003 0307 	and.w	r3, r3, #7
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d009      	beq.n	8004c6a <prvInitialiseNewTask+0x46>
 8004c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c5a:	f383 8811 	msr	BASEPRI, r3
 8004c5e:	f3bf 8f6f 	isb	sy
 8004c62:	f3bf 8f4f 	dsb	sy
 8004c66:	617b      	str	r3, [r7, #20]
 8004c68:	e7fe      	b.n	8004c68 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d01f      	beq.n	8004cb0 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004c70:	2300      	movs	r3, #0
 8004c72:	61fb      	str	r3, [r7, #28]
 8004c74:	e012      	b.n	8004c9c <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004c76:	68ba      	ldr	r2, [r7, #8]
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	7819      	ldrb	r1, [r3, #0]
 8004c7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	4413      	add	r3, r2
 8004c84:	3334      	adds	r3, #52	; 0x34
 8004c86:	460a      	mov	r2, r1
 8004c88:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004c8a:	68ba      	ldr	r2, [r7, #8]
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	4413      	add	r3, r2
 8004c90:	781b      	ldrb	r3, [r3, #0]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d006      	beq.n	8004ca4 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004c96:	69fb      	ldr	r3, [r7, #28]
 8004c98:	3301      	adds	r3, #1
 8004c9a:	61fb      	str	r3, [r7, #28]
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	2b0f      	cmp	r3, #15
 8004ca0:	d9e9      	bls.n	8004c76 <prvInitialiseNewTask+0x52>
 8004ca2:	e000      	b.n	8004ca6 <prvInitialiseNewTask+0x82>
			{
				break;
 8004ca4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cae:	e003      	b.n	8004cb8 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cba:	2b06      	cmp	r3, #6
 8004cbc:	d901      	bls.n	8004cc2 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004cbe:	2306      	movs	r3, #6
 8004cc0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004cc6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ccc:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd6:	3304      	adds	r3, #4
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f7ff fe70 	bl	80049be <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ce0:	3318      	adds	r3, #24
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7ff fe6b 	bl	80049be <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf0:	f1c3 0207 	rsb	r2, r3, #7
 8004cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cfa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cfc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d00:	2200      	movs	r2, #0
 8004d02:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004d0c:	683a      	ldr	r2, [r7, #0]
 8004d0e:	68f9      	ldr	r1, [r7, #12]
 8004d10:	69b8      	ldr	r0, [r7, #24]
 8004d12:	f000 fbfd 	bl	8005510 <pxPortInitialiseStack>
 8004d16:	4602      	mov	r2, r0
 8004d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d1a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d26:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d28:	bf00      	nop
 8004d2a:	3720      	adds	r7, #32
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}

08004d30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004d38:	f000 fd10 	bl	800575c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004d3c:	4b2a      	ldr	r3, [pc, #168]	; (8004de8 <prvAddNewTaskToReadyList+0xb8>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	3301      	adds	r3, #1
 8004d42:	4a29      	ldr	r2, [pc, #164]	; (8004de8 <prvAddNewTaskToReadyList+0xb8>)
 8004d44:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004d46:	4b29      	ldr	r3, [pc, #164]	; (8004dec <prvAddNewTaskToReadyList+0xbc>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d109      	bne.n	8004d62 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004d4e:	4a27      	ldr	r2, [pc, #156]	; (8004dec <prvAddNewTaskToReadyList+0xbc>)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004d54:	4b24      	ldr	r3, [pc, #144]	; (8004de8 <prvAddNewTaskToReadyList+0xb8>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d110      	bne.n	8004d7e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004d5c:	f000 fab8 	bl	80052d0 <prvInitialiseTaskLists>
 8004d60:	e00d      	b.n	8004d7e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004d62:	4b23      	ldr	r3, [pc, #140]	; (8004df0 <prvAddNewTaskToReadyList+0xc0>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d109      	bne.n	8004d7e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004d6a:	4b20      	ldr	r3, [pc, #128]	; (8004dec <prvAddNewTaskToReadyList+0xbc>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d802      	bhi.n	8004d7e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004d78:	4a1c      	ldr	r2, [pc, #112]	; (8004dec <prvAddNewTaskToReadyList+0xbc>)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004d7e:	4b1d      	ldr	r3, [pc, #116]	; (8004df4 <prvAddNewTaskToReadyList+0xc4>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	3301      	adds	r3, #1
 8004d84:	4a1b      	ldr	r2, [pc, #108]	; (8004df4 <prvAddNewTaskToReadyList+0xc4>)
 8004d86:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	409a      	lsls	r2, r3
 8004d90:	4b19      	ldr	r3, [pc, #100]	; (8004df8 <prvAddNewTaskToReadyList+0xc8>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	4a18      	ldr	r2, [pc, #96]	; (8004df8 <prvAddNewTaskToReadyList+0xc8>)
 8004d98:	6013      	str	r3, [r2, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d9e:	4613      	mov	r3, r2
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	4413      	add	r3, r2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	4a15      	ldr	r2, [pc, #84]	; (8004dfc <prvAddNewTaskToReadyList+0xcc>)
 8004da8:	441a      	add	r2, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	3304      	adds	r3, #4
 8004dae:	4619      	mov	r1, r3
 8004db0:	4610      	mov	r0, r2
 8004db2:	f7ff fe11 	bl	80049d8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004db6:	f000 fcff 	bl	80057b8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004dba:	4b0d      	ldr	r3, [pc, #52]	; (8004df0 <prvAddNewTaskToReadyList+0xc0>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00e      	beq.n	8004de0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004dc2:	4b0a      	ldr	r3, [pc, #40]	; (8004dec <prvAddNewTaskToReadyList+0xbc>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d207      	bcs.n	8004de0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004dd0:	4b0b      	ldr	r3, [pc, #44]	; (8004e00 <prvAddNewTaskToReadyList+0xd0>)
 8004dd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dd6:	601a      	str	r2, [r3, #0]
 8004dd8:	f3bf 8f4f 	dsb	sy
 8004ddc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004de0:	bf00      	nop
 8004de2:	3708      	adds	r7, #8
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	20000408 	.word	0x20000408
 8004dec:	20000308 	.word	0x20000308
 8004df0:	20000414 	.word	0x20000414
 8004df4:	20000424 	.word	0x20000424
 8004df8:	20000410 	.word	0x20000410
 8004dfc:	2000030c 	.word	0x2000030c
 8004e00:	e000ed04 	.word	0xe000ed04

08004e04 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d016      	beq.n	8004e44 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004e16:	4b13      	ldr	r3, [pc, #76]	; (8004e64 <vTaskDelay+0x60>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d009      	beq.n	8004e32 <vTaskDelay+0x2e>
 8004e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e22:	f383 8811 	msr	BASEPRI, r3
 8004e26:	f3bf 8f6f 	isb	sy
 8004e2a:	f3bf 8f4f 	dsb	sy
 8004e2e:	60bb      	str	r3, [r7, #8]
 8004e30:	e7fe      	b.n	8004e30 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004e32:	f000 f879 	bl	8004f28 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004e36:	2100      	movs	r1, #0
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f000 fb03 	bl	8005444 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004e3e:	f000 f881 	bl	8004f44 <xTaskResumeAll>
 8004e42:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d107      	bne.n	8004e5a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004e4a:	4b07      	ldr	r3, [pc, #28]	; (8004e68 <vTaskDelay+0x64>)
 8004e4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e50:	601a      	str	r2, [r3, #0]
 8004e52:	f3bf 8f4f 	dsb	sy
 8004e56:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004e5a:	bf00      	nop
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	20000430 	.word	0x20000430
 8004e68:	e000ed04 	.word	0xe000ed04

08004e6c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b08a      	sub	sp, #40	; 0x28
 8004e70:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004e72:	2300      	movs	r3, #0
 8004e74:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004e76:	2300      	movs	r3, #0
 8004e78:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004e7a:	463a      	mov	r2, r7
 8004e7c:	1d39      	adds	r1, r7, #4
 8004e7e:	f107 0308 	add.w	r3, r7, #8
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7fb ff52 	bl	8000d2c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004e88:	6839      	ldr	r1, [r7, #0]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	68ba      	ldr	r2, [r7, #8]
 8004e8e:	9202      	str	r2, [sp, #8]
 8004e90:	9301      	str	r3, [sp, #4]
 8004e92:	2300      	movs	r3, #0
 8004e94:	9300      	str	r3, [sp, #0]
 8004e96:	2300      	movs	r3, #0
 8004e98:	460a      	mov	r2, r1
 8004e9a:	491d      	ldr	r1, [pc, #116]	; (8004f10 <vTaskStartScheduler+0xa4>)
 8004e9c:	481d      	ldr	r0, [pc, #116]	; (8004f14 <vTaskStartScheduler+0xa8>)
 8004e9e:	f7ff fe22 	bl	8004ae6 <xTaskCreateStatic>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	4b1c      	ldr	r3, [pc, #112]	; (8004f18 <vTaskStartScheduler+0xac>)
 8004ea6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004ea8:	4b1b      	ldr	r3, [pc, #108]	; (8004f18 <vTaskStartScheduler+0xac>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d002      	beq.n	8004eb6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	617b      	str	r3, [r7, #20]
 8004eb4:	e001      	b.n	8004eba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d115      	bne.n	8004eec <vTaskStartScheduler+0x80>
 8004ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec4:	f383 8811 	msr	BASEPRI, r3
 8004ec8:	f3bf 8f6f 	isb	sy
 8004ecc:	f3bf 8f4f 	dsb	sy
 8004ed0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004ed2:	4b12      	ldr	r3, [pc, #72]	; (8004f1c <vTaskStartScheduler+0xb0>)
 8004ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ed8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004eda:	4b11      	ldr	r3, [pc, #68]	; (8004f20 <vTaskStartScheduler+0xb4>)
 8004edc:	2201      	movs	r2, #1
 8004ede:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004ee0:	4b10      	ldr	r3, [pc, #64]	; (8004f24 <vTaskStartScheduler+0xb8>)
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004ee6:	f000 fb9b 	bl	8005620 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004eea:	e00d      	b.n	8004f08 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef2:	d109      	bne.n	8004f08 <vTaskStartScheduler+0x9c>
 8004ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef8:	f383 8811 	msr	BASEPRI, r3
 8004efc:	f3bf 8f6f 	isb	sy
 8004f00:	f3bf 8f4f 	dsb	sy
 8004f04:	60fb      	str	r3, [r7, #12]
 8004f06:	e7fe      	b.n	8004f06 <vTaskStartScheduler+0x9a>
}
 8004f08:	bf00      	nop
 8004f0a:	3718      	adds	r7, #24
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	08006d40 	.word	0x08006d40
 8004f14:	080052a1 	.word	0x080052a1
 8004f18:	2000042c 	.word	0x2000042c
 8004f1c:	20000428 	.word	0x20000428
 8004f20:	20000414 	.word	0x20000414
 8004f24:	2000040c 	.word	0x2000040c

08004f28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004f28:	b480      	push	{r7}
 8004f2a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004f2c:	4b04      	ldr	r3, [pc, #16]	; (8004f40 <vTaskSuspendAll+0x18>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	3301      	adds	r3, #1
 8004f32:	4a03      	ldr	r2, [pc, #12]	; (8004f40 <vTaskSuspendAll+0x18>)
 8004f34:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8004f36:	bf00      	nop
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr
 8004f40:	20000430 	.word	0x20000430

08004f44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004f52:	4b41      	ldr	r3, [pc, #260]	; (8005058 <xTaskResumeAll+0x114>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d109      	bne.n	8004f6e <xTaskResumeAll+0x2a>
 8004f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f5e:	f383 8811 	msr	BASEPRI, r3
 8004f62:	f3bf 8f6f 	isb	sy
 8004f66:	f3bf 8f4f 	dsb	sy
 8004f6a:	603b      	str	r3, [r7, #0]
 8004f6c:	e7fe      	b.n	8004f6c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004f6e:	f000 fbf5 	bl	800575c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004f72:	4b39      	ldr	r3, [pc, #228]	; (8005058 <xTaskResumeAll+0x114>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	3b01      	subs	r3, #1
 8004f78:	4a37      	ldr	r2, [pc, #220]	; (8005058 <xTaskResumeAll+0x114>)
 8004f7a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f7c:	4b36      	ldr	r3, [pc, #216]	; (8005058 <xTaskResumeAll+0x114>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d161      	bne.n	8005048 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004f84:	4b35      	ldr	r3, [pc, #212]	; (800505c <xTaskResumeAll+0x118>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d05d      	beq.n	8005048 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f8c:	e02e      	b.n	8004fec <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f8e:	4b34      	ldr	r3, [pc, #208]	; (8005060 <xTaskResumeAll+0x11c>)
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	3318      	adds	r3, #24
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f7ff fd79 	bl	8004a92 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	3304      	adds	r3, #4
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f7ff fd74 	bl	8004a92 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fae:	2201      	movs	r2, #1
 8004fb0:	409a      	lsls	r2, r3
 8004fb2:	4b2c      	ldr	r3, [pc, #176]	; (8005064 <xTaskResumeAll+0x120>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	4a2a      	ldr	r2, [pc, #168]	; (8005064 <xTaskResumeAll+0x120>)
 8004fba:	6013      	str	r3, [r2, #0]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	4413      	add	r3, r2
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	4a27      	ldr	r2, [pc, #156]	; (8005068 <xTaskResumeAll+0x124>)
 8004fca:	441a      	add	r2, r3
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	3304      	adds	r3, #4
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	4610      	mov	r0, r2
 8004fd4:	f7ff fd00 	bl	80049d8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fdc:	4b23      	ldr	r3, [pc, #140]	; (800506c <xTaskResumeAll+0x128>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d302      	bcc.n	8004fec <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8004fe6:	4b22      	ldr	r3, [pc, #136]	; (8005070 <xTaskResumeAll+0x12c>)
 8004fe8:	2201      	movs	r2, #1
 8004fea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004fec:	4b1c      	ldr	r3, [pc, #112]	; (8005060 <xTaskResumeAll+0x11c>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d1cc      	bne.n	8004f8e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d001      	beq.n	8004ffe <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004ffa:	f000 fa03 	bl	8005404 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004ffe:	4b1d      	ldr	r3, [pc, #116]	; (8005074 <xTaskResumeAll+0x130>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d010      	beq.n	800502c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800500a:	f000 f837 	bl	800507c <xTaskIncrementTick>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d002      	beq.n	800501a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8005014:	4b16      	ldr	r3, [pc, #88]	; (8005070 <xTaskResumeAll+0x12c>)
 8005016:	2201      	movs	r2, #1
 8005018:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	3b01      	subs	r3, #1
 800501e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1f1      	bne.n	800500a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8005026:	4b13      	ldr	r3, [pc, #76]	; (8005074 <xTaskResumeAll+0x130>)
 8005028:	2200      	movs	r2, #0
 800502a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800502c:	4b10      	ldr	r3, [pc, #64]	; (8005070 <xTaskResumeAll+0x12c>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d009      	beq.n	8005048 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005034:	2301      	movs	r3, #1
 8005036:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005038:	4b0f      	ldr	r3, [pc, #60]	; (8005078 <xTaskResumeAll+0x134>)
 800503a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800503e:	601a      	str	r2, [r3, #0]
 8005040:	f3bf 8f4f 	dsb	sy
 8005044:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005048:	f000 fbb6 	bl	80057b8 <vPortExitCritical>

	return xAlreadyYielded;
 800504c:	68bb      	ldr	r3, [r7, #8]
}
 800504e:	4618      	mov	r0, r3
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	20000430 	.word	0x20000430
 800505c:	20000408 	.word	0x20000408
 8005060:	200003c8 	.word	0x200003c8
 8005064:	20000410 	.word	0x20000410
 8005068:	2000030c 	.word	0x2000030c
 800506c:	20000308 	.word	0x20000308
 8005070:	2000041c 	.word	0x2000041c
 8005074:	20000418 	.word	0x20000418
 8005078:	e000ed04 	.word	0xe000ed04

0800507c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b086      	sub	sp, #24
 8005080:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005082:	2300      	movs	r3, #0
 8005084:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005086:	4b4e      	ldr	r3, [pc, #312]	; (80051c0 <xTaskIncrementTick+0x144>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2b00      	cmp	r3, #0
 800508c:	f040 8087 	bne.w	800519e <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005090:	4b4c      	ldr	r3, [pc, #304]	; (80051c4 <xTaskIncrementTick+0x148>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	3301      	adds	r3, #1
 8005096:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005098:	4a4a      	ldr	r2, [pc, #296]	; (80051c4 <xTaskIncrementTick+0x148>)
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d11f      	bne.n	80050e4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80050a4:	4b48      	ldr	r3, [pc, #288]	; (80051c8 <xTaskIncrementTick+0x14c>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d009      	beq.n	80050c2 <xTaskIncrementTick+0x46>
 80050ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b2:	f383 8811 	msr	BASEPRI, r3
 80050b6:	f3bf 8f6f 	isb	sy
 80050ba:	f3bf 8f4f 	dsb	sy
 80050be:	603b      	str	r3, [r7, #0]
 80050c0:	e7fe      	b.n	80050c0 <xTaskIncrementTick+0x44>
 80050c2:	4b41      	ldr	r3, [pc, #260]	; (80051c8 <xTaskIncrementTick+0x14c>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	60fb      	str	r3, [r7, #12]
 80050c8:	4b40      	ldr	r3, [pc, #256]	; (80051cc <xTaskIncrementTick+0x150>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a3e      	ldr	r2, [pc, #248]	; (80051c8 <xTaskIncrementTick+0x14c>)
 80050ce:	6013      	str	r3, [r2, #0]
 80050d0:	4a3e      	ldr	r2, [pc, #248]	; (80051cc <xTaskIncrementTick+0x150>)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6013      	str	r3, [r2, #0]
 80050d6:	4b3e      	ldr	r3, [pc, #248]	; (80051d0 <xTaskIncrementTick+0x154>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	3301      	adds	r3, #1
 80050dc:	4a3c      	ldr	r2, [pc, #240]	; (80051d0 <xTaskIncrementTick+0x154>)
 80050de:	6013      	str	r3, [r2, #0]
 80050e0:	f000 f990 	bl	8005404 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80050e4:	4b3b      	ldr	r3, [pc, #236]	; (80051d4 <xTaskIncrementTick+0x158>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	693a      	ldr	r2, [r7, #16]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d348      	bcc.n	8005180 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050ee:	4b36      	ldr	r3, [pc, #216]	; (80051c8 <xTaskIncrementTick+0x14c>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d104      	bne.n	8005102 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050f8:	4b36      	ldr	r3, [pc, #216]	; (80051d4 <xTaskIncrementTick+0x158>)
 80050fa:	f04f 32ff 	mov.w	r2, #4294967295
 80050fe:	601a      	str	r2, [r3, #0]
					break;
 8005100:	e03e      	b.n	8005180 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005102:	4b31      	ldr	r3, [pc, #196]	; (80051c8 <xTaskIncrementTick+0x14c>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	68db      	ldr	r3, [r3, #12]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	429a      	cmp	r2, r3
 8005118:	d203      	bcs.n	8005122 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800511a:	4a2e      	ldr	r2, [pc, #184]	; (80051d4 <xTaskIncrementTick+0x158>)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005120:	e02e      	b.n	8005180 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	3304      	adds	r3, #4
 8005126:	4618      	mov	r0, r3
 8005128:	f7ff fcb3 	bl	8004a92 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005130:	2b00      	cmp	r3, #0
 8005132:	d004      	beq.n	800513e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	3318      	adds	r3, #24
 8005138:	4618      	mov	r0, r3
 800513a:	f7ff fcaa 	bl	8004a92 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005142:	2201      	movs	r2, #1
 8005144:	409a      	lsls	r2, r3
 8005146:	4b24      	ldr	r3, [pc, #144]	; (80051d8 <xTaskIncrementTick+0x15c>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4313      	orrs	r3, r2
 800514c:	4a22      	ldr	r2, [pc, #136]	; (80051d8 <xTaskIncrementTick+0x15c>)
 800514e:	6013      	str	r3, [r2, #0]
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005154:	4613      	mov	r3, r2
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	4413      	add	r3, r2
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	4a1f      	ldr	r2, [pc, #124]	; (80051dc <xTaskIncrementTick+0x160>)
 800515e:	441a      	add	r2, r3
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	3304      	adds	r3, #4
 8005164:	4619      	mov	r1, r3
 8005166:	4610      	mov	r0, r2
 8005168:	f7ff fc36 	bl	80049d8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005170:	4b1b      	ldr	r3, [pc, #108]	; (80051e0 <xTaskIncrementTick+0x164>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005176:	429a      	cmp	r2, r3
 8005178:	d3b9      	bcc.n	80050ee <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800517a:	2301      	movs	r3, #1
 800517c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800517e:	e7b6      	b.n	80050ee <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005180:	4b17      	ldr	r3, [pc, #92]	; (80051e0 <xTaskIncrementTick+0x164>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005186:	4915      	ldr	r1, [pc, #84]	; (80051dc <xTaskIncrementTick+0x160>)
 8005188:	4613      	mov	r3, r2
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	4413      	add	r3, r2
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	440b      	add	r3, r1
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	2b01      	cmp	r3, #1
 8005196:	d907      	bls.n	80051a8 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8005198:	2301      	movs	r3, #1
 800519a:	617b      	str	r3, [r7, #20]
 800519c:	e004      	b.n	80051a8 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800519e:	4b11      	ldr	r3, [pc, #68]	; (80051e4 <xTaskIncrementTick+0x168>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	3301      	adds	r3, #1
 80051a4:	4a0f      	ldr	r2, [pc, #60]	; (80051e4 <xTaskIncrementTick+0x168>)
 80051a6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80051a8:	4b0f      	ldr	r3, [pc, #60]	; (80051e8 <xTaskIncrementTick+0x16c>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d001      	beq.n	80051b4 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 80051b0:	2301      	movs	r3, #1
 80051b2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80051b4:	697b      	ldr	r3, [r7, #20]
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3718      	adds	r7, #24
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	20000430 	.word	0x20000430
 80051c4:	2000040c 	.word	0x2000040c
 80051c8:	200003c0 	.word	0x200003c0
 80051cc:	200003c4 	.word	0x200003c4
 80051d0:	20000420 	.word	0x20000420
 80051d4:	20000428 	.word	0x20000428
 80051d8:	20000410 	.word	0x20000410
 80051dc:	2000030c 	.word	0x2000030c
 80051e0:	20000308 	.word	0x20000308
 80051e4:	20000418 	.word	0x20000418
 80051e8:	2000041c 	.word	0x2000041c

080051ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80051ec:	b480      	push	{r7}
 80051ee:	b087      	sub	sp, #28
 80051f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80051f2:	4b26      	ldr	r3, [pc, #152]	; (800528c <vTaskSwitchContext+0xa0>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d003      	beq.n	8005202 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80051fa:	4b25      	ldr	r3, [pc, #148]	; (8005290 <vTaskSwitchContext+0xa4>)
 80051fc:	2201      	movs	r2, #1
 80051fe:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005200:	e03e      	b.n	8005280 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8005202:	4b23      	ldr	r3, [pc, #140]	; (8005290 <vTaskSwitchContext+0xa4>)
 8005204:	2200      	movs	r2, #0
 8005206:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005208:	4b22      	ldr	r3, [pc, #136]	; (8005294 <vTaskSwitchContext+0xa8>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	fab3 f383 	clz	r3, r3
 8005214:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005216:	7afb      	ldrb	r3, [r7, #11]
 8005218:	f1c3 031f 	rsb	r3, r3, #31
 800521c:	617b      	str	r3, [r7, #20]
 800521e:	491e      	ldr	r1, [pc, #120]	; (8005298 <vTaskSwitchContext+0xac>)
 8005220:	697a      	ldr	r2, [r7, #20]
 8005222:	4613      	mov	r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	4413      	add	r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	440b      	add	r3, r1
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d109      	bne.n	8005246 <vTaskSwitchContext+0x5a>
	__asm volatile
 8005232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005236:	f383 8811 	msr	BASEPRI, r3
 800523a:	f3bf 8f6f 	isb	sy
 800523e:	f3bf 8f4f 	dsb	sy
 8005242:	607b      	str	r3, [r7, #4]
 8005244:	e7fe      	b.n	8005244 <vTaskSwitchContext+0x58>
 8005246:	697a      	ldr	r2, [r7, #20]
 8005248:	4613      	mov	r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	4413      	add	r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	4a11      	ldr	r2, [pc, #68]	; (8005298 <vTaskSwitchContext+0xac>)
 8005252:	4413      	add	r3, r2
 8005254:	613b      	str	r3, [r7, #16]
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	685a      	ldr	r2, [r3, #4]
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	605a      	str	r2, [r3, #4]
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	685a      	ldr	r2, [r3, #4]
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	3308      	adds	r3, #8
 8005268:	429a      	cmp	r2, r3
 800526a:	d104      	bne.n	8005276 <vTaskSwitchContext+0x8a>
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	685a      	ldr	r2, [r3, #4]
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	605a      	str	r2, [r3, #4]
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	4a07      	ldr	r2, [pc, #28]	; (800529c <vTaskSwitchContext+0xb0>)
 800527e:	6013      	str	r3, [r2, #0]
}
 8005280:	bf00      	nop
 8005282:	371c      	adds	r7, #28
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr
 800528c:	20000430 	.word	0x20000430
 8005290:	2000041c 	.word	0x2000041c
 8005294:	20000410 	.word	0x20000410
 8005298:	2000030c 	.word	0x2000030c
 800529c:	20000308 	.word	0x20000308

080052a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b082      	sub	sp, #8
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80052a8:	f000 f852 	bl	8005350 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80052ac:	4b06      	ldr	r3, [pc, #24]	; (80052c8 <prvIdleTask+0x28>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d9f9      	bls.n	80052a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80052b4:	4b05      	ldr	r3, [pc, #20]	; (80052cc <prvIdleTask+0x2c>)
 80052b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052ba:	601a      	str	r2, [r3, #0]
 80052bc:	f3bf 8f4f 	dsb	sy
 80052c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80052c4:	e7f0      	b.n	80052a8 <prvIdleTask+0x8>
 80052c6:	bf00      	nop
 80052c8:	2000030c 	.word	0x2000030c
 80052cc:	e000ed04 	.word	0xe000ed04

080052d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80052d6:	2300      	movs	r3, #0
 80052d8:	607b      	str	r3, [r7, #4]
 80052da:	e00c      	b.n	80052f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	4613      	mov	r3, r2
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	4413      	add	r3, r2
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	4a12      	ldr	r2, [pc, #72]	; (8005330 <prvInitialiseTaskLists+0x60>)
 80052e8:	4413      	add	r3, r2
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7ff fb47 	bl	800497e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	3301      	adds	r3, #1
 80052f4:	607b      	str	r3, [r7, #4]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2b06      	cmp	r3, #6
 80052fa:	d9ef      	bls.n	80052dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80052fc:	480d      	ldr	r0, [pc, #52]	; (8005334 <prvInitialiseTaskLists+0x64>)
 80052fe:	f7ff fb3e 	bl	800497e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005302:	480d      	ldr	r0, [pc, #52]	; (8005338 <prvInitialiseTaskLists+0x68>)
 8005304:	f7ff fb3b 	bl	800497e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005308:	480c      	ldr	r0, [pc, #48]	; (800533c <prvInitialiseTaskLists+0x6c>)
 800530a:	f7ff fb38 	bl	800497e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800530e:	480c      	ldr	r0, [pc, #48]	; (8005340 <prvInitialiseTaskLists+0x70>)
 8005310:	f7ff fb35 	bl	800497e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005314:	480b      	ldr	r0, [pc, #44]	; (8005344 <prvInitialiseTaskLists+0x74>)
 8005316:	f7ff fb32 	bl	800497e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800531a:	4b0b      	ldr	r3, [pc, #44]	; (8005348 <prvInitialiseTaskLists+0x78>)
 800531c:	4a05      	ldr	r2, [pc, #20]	; (8005334 <prvInitialiseTaskLists+0x64>)
 800531e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005320:	4b0a      	ldr	r3, [pc, #40]	; (800534c <prvInitialiseTaskLists+0x7c>)
 8005322:	4a05      	ldr	r2, [pc, #20]	; (8005338 <prvInitialiseTaskLists+0x68>)
 8005324:	601a      	str	r2, [r3, #0]
}
 8005326:	bf00      	nop
 8005328:	3708      	adds	r7, #8
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	2000030c 	.word	0x2000030c
 8005334:	20000398 	.word	0x20000398
 8005338:	200003ac 	.word	0x200003ac
 800533c:	200003c8 	.word	0x200003c8
 8005340:	200003dc 	.word	0x200003dc
 8005344:	200003f4 	.word	0x200003f4
 8005348:	200003c0 	.word	0x200003c0
 800534c:	200003c4 	.word	0x200003c4

08005350 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b082      	sub	sp, #8
 8005354:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005356:	e019      	b.n	800538c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005358:	f000 fa00 	bl	800575c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800535c:	4b0f      	ldr	r3, [pc, #60]	; (800539c <prvCheckTasksWaitingTermination+0x4c>)
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	3304      	adds	r3, #4
 8005368:	4618      	mov	r0, r3
 800536a:	f7ff fb92 	bl	8004a92 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800536e:	4b0c      	ldr	r3, [pc, #48]	; (80053a0 <prvCheckTasksWaitingTermination+0x50>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	3b01      	subs	r3, #1
 8005374:	4a0a      	ldr	r2, [pc, #40]	; (80053a0 <prvCheckTasksWaitingTermination+0x50>)
 8005376:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005378:	4b0a      	ldr	r3, [pc, #40]	; (80053a4 <prvCheckTasksWaitingTermination+0x54>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	3b01      	subs	r3, #1
 800537e:	4a09      	ldr	r2, [pc, #36]	; (80053a4 <prvCheckTasksWaitingTermination+0x54>)
 8005380:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005382:	f000 fa19 	bl	80057b8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f80e 	bl	80053a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800538c:	4b05      	ldr	r3, [pc, #20]	; (80053a4 <prvCheckTasksWaitingTermination+0x54>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d1e1      	bne.n	8005358 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005394:	bf00      	nop
 8005396:	3708      	adds	r7, #8
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	200003dc 	.word	0x200003dc
 80053a0:	20000408 	.word	0x20000408
 80053a4:	200003f0 	.word	0x200003f0

080053a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d108      	bne.n	80053cc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053be:	4618      	mov	r0, r3
 80053c0:	f000 fb6a 	bl	8005a98 <vPortFree>
				vPortFree( pxTCB );
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f000 fb67 	bl	8005a98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80053ca:	e017      	b.n	80053fc <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d103      	bne.n	80053de <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 fb5e 	bl	8005a98 <vPortFree>
	}
 80053dc:	e00e      	b.n	80053fc <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d009      	beq.n	80053fc <prvDeleteTCB+0x54>
 80053e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ec:	f383 8811 	msr	BASEPRI, r3
 80053f0:	f3bf 8f6f 	isb	sy
 80053f4:	f3bf 8f4f 	dsb	sy
 80053f8:	60fb      	str	r3, [r7, #12]
 80053fa:	e7fe      	b.n	80053fa <prvDeleteTCB+0x52>
	}
 80053fc:	bf00      	nop
 80053fe:	3710      	adds	r7, #16
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800540a:	4b0c      	ldr	r3, [pc, #48]	; (800543c <prvResetNextTaskUnblockTime+0x38>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d104      	bne.n	800541e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005414:	4b0a      	ldr	r3, [pc, #40]	; (8005440 <prvResetNextTaskUnblockTime+0x3c>)
 8005416:	f04f 32ff 	mov.w	r2, #4294967295
 800541a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800541c:	e008      	b.n	8005430 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800541e:	4b07      	ldr	r3, [pc, #28]	; (800543c <prvResetNextTaskUnblockTime+0x38>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	4a04      	ldr	r2, [pc, #16]	; (8005440 <prvResetNextTaskUnblockTime+0x3c>)
 800542e:	6013      	str	r3, [r2, #0]
}
 8005430:	bf00      	nop
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr
 800543c:	200003c0 	.word	0x200003c0
 8005440:	20000428 	.word	0x20000428

08005444 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b084      	sub	sp, #16
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800544e:	4b29      	ldr	r3, [pc, #164]	; (80054f4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005454:	4b28      	ldr	r3, [pc, #160]	; (80054f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	3304      	adds	r3, #4
 800545a:	4618      	mov	r0, r3
 800545c:	f7ff fb19 	bl	8004a92 <uxListRemove>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d10b      	bne.n	800547e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005466:	4b24      	ldr	r3, [pc, #144]	; (80054f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800546c:	2201      	movs	r2, #1
 800546e:	fa02 f303 	lsl.w	r3, r2, r3
 8005472:	43da      	mvns	r2, r3
 8005474:	4b21      	ldr	r3, [pc, #132]	; (80054fc <prvAddCurrentTaskToDelayedList+0xb8>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4013      	ands	r3, r2
 800547a:	4a20      	ldr	r2, [pc, #128]	; (80054fc <prvAddCurrentTaskToDelayedList+0xb8>)
 800547c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005484:	d10a      	bne.n	800549c <prvAddCurrentTaskToDelayedList+0x58>
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d007      	beq.n	800549c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800548c:	4b1a      	ldr	r3, [pc, #104]	; (80054f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	3304      	adds	r3, #4
 8005492:	4619      	mov	r1, r3
 8005494:	481a      	ldr	r0, [pc, #104]	; (8005500 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005496:	f7ff fa9f 	bl	80049d8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800549a:	e026      	b.n	80054ea <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800549c:	68fa      	ldr	r2, [r7, #12]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4413      	add	r3, r2
 80054a2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80054a4:	4b14      	ldr	r3, [pc, #80]	; (80054f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d209      	bcs.n	80054c8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80054b4:	4b13      	ldr	r3, [pc, #76]	; (8005504 <prvAddCurrentTaskToDelayedList+0xc0>)
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	4b0f      	ldr	r3, [pc, #60]	; (80054f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	3304      	adds	r3, #4
 80054be:	4619      	mov	r1, r3
 80054c0:	4610      	mov	r0, r2
 80054c2:	f7ff faad 	bl	8004a20 <vListInsert>
}
 80054c6:	e010      	b.n	80054ea <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80054c8:	4b0f      	ldr	r3, [pc, #60]	; (8005508 <prvAddCurrentTaskToDelayedList+0xc4>)
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	4b0a      	ldr	r3, [pc, #40]	; (80054f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	3304      	adds	r3, #4
 80054d2:	4619      	mov	r1, r3
 80054d4:	4610      	mov	r0, r2
 80054d6:	f7ff faa3 	bl	8004a20 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80054da:	4b0c      	ldr	r3, [pc, #48]	; (800550c <prvAddCurrentTaskToDelayedList+0xc8>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68ba      	ldr	r2, [r7, #8]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d202      	bcs.n	80054ea <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80054e4:	4a09      	ldr	r2, [pc, #36]	; (800550c <prvAddCurrentTaskToDelayedList+0xc8>)
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	6013      	str	r3, [r2, #0]
}
 80054ea:	bf00      	nop
 80054ec:	3710      	adds	r7, #16
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	2000040c 	.word	0x2000040c
 80054f8:	20000308 	.word	0x20000308
 80054fc:	20000410 	.word	0x20000410
 8005500:	200003f4 	.word	0x200003f4
 8005504:	200003c4 	.word	0x200003c4
 8005508:	200003c0 	.word	0x200003c0
 800550c:	20000428 	.word	0x20000428

08005510 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	60f8      	str	r0, [r7, #12]
 8005518:	60b9      	str	r1, [r7, #8]
 800551a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	3b04      	subs	r3, #4
 8005520:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005528:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	3b04      	subs	r3, #4
 800552e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	f023 0201 	bic.w	r2, r3, #1
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	3b04      	subs	r3, #4
 800553e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005540:	4a0c      	ldr	r2, [pc, #48]	; (8005574 <pxPortInitialiseStack+0x64>)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	3b14      	subs	r3, #20
 800554a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	3b04      	subs	r3, #4
 8005556:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f06f 0202 	mvn.w	r2, #2
 800555e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	3b20      	subs	r3, #32
 8005564:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005566:	68fb      	ldr	r3, [r7, #12]
}
 8005568:	4618      	mov	r0, r3
 800556a:	3714      	adds	r7, #20
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr
 8005574:	08005579 	.word	0x08005579

08005578 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800557e:	2300      	movs	r3, #0
 8005580:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005582:	4b11      	ldr	r3, [pc, #68]	; (80055c8 <prvTaskExitError+0x50>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800558a:	d009      	beq.n	80055a0 <prvTaskExitError+0x28>
 800558c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005590:	f383 8811 	msr	BASEPRI, r3
 8005594:	f3bf 8f6f 	isb	sy
 8005598:	f3bf 8f4f 	dsb	sy
 800559c:	60fb      	str	r3, [r7, #12]
 800559e:	e7fe      	b.n	800559e <prvTaskExitError+0x26>
 80055a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a4:	f383 8811 	msr	BASEPRI, r3
 80055a8:	f3bf 8f6f 	isb	sy
 80055ac:	f3bf 8f4f 	dsb	sy
 80055b0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80055b2:	bf00      	nop
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d0fc      	beq.n	80055b4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80055ba:	bf00      	nop
 80055bc:	3714      	adds	r7, #20
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop
 80055c8:	2000000c 	.word	0x2000000c
 80055cc:	00000000 	.word	0x00000000

080055d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80055d0:	4b07      	ldr	r3, [pc, #28]	; (80055f0 <pxCurrentTCBConst2>)
 80055d2:	6819      	ldr	r1, [r3, #0]
 80055d4:	6808      	ldr	r0, [r1, #0]
 80055d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055da:	f380 8809 	msr	PSP, r0
 80055de:	f3bf 8f6f 	isb	sy
 80055e2:	f04f 0000 	mov.w	r0, #0
 80055e6:	f380 8811 	msr	BASEPRI, r0
 80055ea:	4770      	bx	lr
 80055ec:	f3af 8000 	nop.w

080055f0 <pxCurrentTCBConst2>:
 80055f0:	20000308 	.word	0x20000308
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80055f4:	bf00      	nop
 80055f6:	bf00      	nop

080055f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80055f8:	4808      	ldr	r0, [pc, #32]	; (800561c <prvPortStartFirstTask+0x24>)
 80055fa:	6800      	ldr	r0, [r0, #0]
 80055fc:	6800      	ldr	r0, [r0, #0]
 80055fe:	f380 8808 	msr	MSP, r0
 8005602:	f04f 0000 	mov.w	r0, #0
 8005606:	f380 8814 	msr	CONTROL, r0
 800560a:	b662      	cpsie	i
 800560c:	b661      	cpsie	f
 800560e:	f3bf 8f4f 	dsb	sy
 8005612:	f3bf 8f6f 	isb	sy
 8005616:	df00      	svc	0
 8005618:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800561a:	bf00      	nop
 800561c:	e000ed08 	.word	0xe000ed08

08005620 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b086      	sub	sp, #24
 8005624:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005626:	4b44      	ldr	r3, [pc, #272]	; (8005738 <xPortStartScheduler+0x118>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a44      	ldr	r2, [pc, #272]	; (800573c <xPortStartScheduler+0x11c>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d109      	bne.n	8005644 <xPortStartScheduler+0x24>
 8005630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005634:	f383 8811 	msr	BASEPRI, r3
 8005638:	f3bf 8f6f 	isb	sy
 800563c:	f3bf 8f4f 	dsb	sy
 8005640:	613b      	str	r3, [r7, #16]
 8005642:	e7fe      	b.n	8005642 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005644:	4b3c      	ldr	r3, [pc, #240]	; (8005738 <xPortStartScheduler+0x118>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a3d      	ldr	r2, [pc, #244]	; (8005740 <xPortStartScheduler+0x120>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d109      	bne.n	8005662 <xPortStartScheduler+0x42>
 800564e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005652:	f383 8811 	msr	BASEPRI, r3
 8005656:	f3bf 8f6f 	isb	sy
 800565a:	f3bf 8f4f 	dsb	sy
 800565e:	60fb      	str	r3, [r7, #12]
 8005660:	e7fe      	b.n	8005660 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005662:	4b38      	ldr	r3, [pc, #224]	; (8005744 <xPortStartScheduler+0x124>)
 8005664:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	b2db      	uxtb	r3, r3
 800566c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	22ff      	movs	r2, #255	; 0xff
 8005672:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	781b      	ldrb	r3, [r3, #0]
 8005678:	b2db      	uxtb	r3, r3
 800567a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800567c:	78fb      	ldrb	r3, [r7, #3]
 800567e:	b2db      	uxtb	r3, r3
 8005680:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005684:	b2da      	uxtb	r2, r3
 8005686:	4b30      	ldr	r3, [pc, #192]	; (8005748 <xPortStartScheduler+0x128>)
 8005688:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800568a:	4b30      	ldr	r3, [pc, #192]	; (800574c <xPortStartScheduler+0x12c>)
 800568c:	2207      	movs	r2, #7
 800568e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005690:	e009      	b.n	80056a6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8005692:	4b2e      	ldr	r3, [pc, #184]	; (800574c <xPortStartScheduler+0x12c>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	3b01      	subs	r3, #1
 8005698:	4a2c      	ldr	r2, [pc, #176]	; (800574c <xPortStartScheduler+0x12c>)
 800569a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800569c:	78fb      	ldrb	r3, [r7, #3]
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	005b      	lsls	r3, r3, #1
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80056a6:	78fb      	ldrb	r3, [r7, #3]
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056ae:	2b80      	cmp	r3, #128	; 0x80
 80056b0:	d0ef      	beq.n	8005692 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80056b2:	4b26      	ldr	r3, [pc, #152]	; (800574c <xPortStartScheduler+0x12c>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f1c3 0307 	rsb	r3, r3, #7
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	d009      	beq.n	80056d2 <xPortStartScheduler+0xb2>
 80056be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056c2:	f383 8811 	msr	BASEPRI, r3
 80056c6:	f3bf 8f6f 	isb	sy
 80056ca:	f3bf 8f4f 	dsb	sy
 80056ce:	60bb      	str	r3, [r7, #8]
 80056d0:	e7fe      	b.n	80056d0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80056d2:	4b1e      	ldr	r3, [pc, #120]	; (800574c <xPortStartScheduler+0x12c>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	021b      	lsls	r3, r3, #8
 80056d8:	4a1c      	ldr	r2, [pc, #112]	; (800574c <xPortStartScheduler+0x12c>)
 80056da:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80056dc:	4b1b      	ldr	r3, [pc, #108]	; (800574c <xPortStartScheduler+0x12c>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80056e4:	4a19      	ldr	r2, [pc, #100]	; (800574c <xPortStartScheduler+0x12c>)
 80056e6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	b2da      	uxtb	r2, r3
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80056f0:	4b17      	ldr	r3, [pc, #92]	; (8005750 <xPortStartScheduler+0x130>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a16      	ldr	r2, [pc, #88]	; (8005750 <xPortStartScheduler+0x130>)
 80056f6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80056fa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80056fc:	4b14      	ldr	r3, [pc, #80]	; (8005750 <xPortStartScheduler+0x130>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a13      	ldr	r2, [pc, #76]	; (8005750 <xPortStartScheduler+0x130>)
 8005702:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005706:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005708:	f000 f8d6 	bl	80058b8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800570c:	4b11      	ldr	r3, [pc, #68]	; (8005754 <xPortStartScheduler+0x134>)
 800570e:	2200      	movs	r2, #0
 8005710:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005712:	f000 f8f5 	bl	8005900 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005716:	4b10      	ldr	r3, [pc, #64]	; (8005758 <xPortStartScheduler+0x138>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a0f      	ldr	r2, [pc, #60]	; (8005758 <xPortStartScheduler+0x138>)
 800571c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005720:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005722:	f7ff ff69 	bl	80055f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005726:	f7ff fd61 	bl	80051ec <vTaskSwitchContext>
	prvTaskExitError();
 800572a:	f7ff ff25 	bl	8005578 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800572e:	2300      	movs	r3, #0
}
 8005730:	4618      	mov	r0, r3
 8005732:	3718      	adds	r7, #24
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	e000ed00 	.word	0xe000ed00
 800573c:	410fc271 	.word	0x410fc271
 8005740:	410fc270 	.word	0x410fc270
 8005744:	e000e400 	.word	0xe000e400
 8005748:	20000434 	.word	0x20000434
 800574c:	20000438 	.word	0x20000438
 8005750:	e000ed20 	.word	0xe000ed20
 8005754:	2000000c 	.word	0x2000000c
 8005758:	e000ef34 	.word	0xe000ef34

0800575c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005766:	f383 8811 	msr	BASEPRI, r3
 800576a:	f3bf 8f6f 	isb	sy
 800576e:	f3bf 8f4f 	dsb	sy
 8005772:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005774:	4b0e      	ldr	r3, [pc, #56]	; (80057b0 <vPortEnterCritical+0x54>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	3301      	adds	r3, #1
 800577a:	4a0d      	ldr	r2, [pc, #52]	; (80057b0 <vPortEnterCritical+0x54>)
 800577c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800577e:	4b0c      	ldr	r3, [pc, #48]	; (80057b0 <vPortEnterCritical+0x54>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d10e      	bne.n	80057a4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005786:	4b0b      	ldr	r3, [pc, #44]	; (80057b4 <vPortEnterCritical+0x58>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	b2db      	uxtb	r3, r3
 800578c:	2b00      	cmp	r3, #0
 800578e:	d009      	beq.n	80057a4 <vPortEnterCritical+0x48>
 8005790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005794:	f383 8811 	msr	BASEPRI, r3
 8005798:	f3bf 8f6f 	isb	sy
 800579c:	f3bf 8f4f 	dsb	sy
 80057a0:	603b      	str	r3, [r7, #0]
 80057a2:	e7fe      	b.n	80057a2 <vPortEnterCritical+0x46>
	}
}
 80057a4:	bf00      	nop
 80057a6:	370c      	adds	r7, #12
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr
 80057b0:	2000000c 	.word	0x2000000c
 80057b4:	e000ed04 	.word	0xe000ed04

080057b8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80057be:	4b11      	ldr	r3, [pc, #68]	; (8005804 <vPortExitCritical+0x4c>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d109      	bne.n	80057da <vPortExitCritical+0x22>
 80057c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ca:	f383 8811 	msr	BASEPRI, r3
 80057ce:	f3bf 8f6f 	isb	sy
 80057d2:	f3bf 8f4f 	dsb	sy
 80057d6:	607b      	str	r3, [r7, #4]
 80057d8:	e7fe      	b.n	80057d8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80057da:	4b0a      	ldr	r3, [pc, #40]	; (8005804 <vPortExitCritical+0x4c>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	3b01      	subs	r3, #1
 80057e0:	4a08      	ldr	r2, [pc, #32]	; (8005804 <vPortExitCritical+0x4c>)
 80057e2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80057e4:	4b07      	ldr	r3, [pc, #28]	; (8005804 <vPortExitCritical+0x4c>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d104      	bne.n	80057f6 <vPortExitCritical+0x3e>
 80057ec:	2300      	movs	r3, #0
 80057ee:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80057f6:	bf00      	nop
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop
 8005804:	2000000c 	.word	0x2000000c
	...

08005810 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005810:	f3ef 8009 	mrs	r0, PSP
 8005814:	f3bf 8f6f 	isb	sy
 8005818:	4b15      	ldr	r3, [pc, #84]	; (8005870 <pxCurrentTCBConst>)
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	f01e 0f10 	tst.w	lr, #16
 8005820:	bf08      	it	eq
 8005822:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005826:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800582a:	6010      	str	r0, [r2, #0]
 800582c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005830:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005834:	f380 8811 	msr	BASEPRI, r0
 8005838:	f3bf 8f4f 	dsb	sy
 800583c:	f3bf 8f6f 	isb	sy
 8005840:	f7ff fcd4 	bl	80051ec <vTaskSwitchContext>
 8005844:	f04f 0000 	mov.w	r0, #0
 8005848:	f380 8811 	msr	BASEPRI, r0
 800584c:	bc09      	pop	{r0, r3}
 800584e:	6819      	ldr	r1, [r3, #0]
 8005850:	6808      	ldr	r0, [r1, #0]
 8005852:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005856:	f01e 0f10 	tst.w	lr, #16
 800585a:	bf08      	it	eq
 800585c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005860:	f380 8809 	msr	PSP, r0
 8005864:	f3bf 8f6f 	isb	sy
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	f3af 8000 	nop.w

08005870 <pxCurrentTCBConst>:
 8005870:	20000308 	.word	0x20000308
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005874:	bf00      	nop
 8005876:	bf00      	nop

08005878 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b082      	sub	sp, #8
 800587c:	af00      	add	r7, sp, #0
	__asm volatile
 800587e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005882:	f383 8811 	msr	BASEPRI, r3
 8005886:	f3bf 8f6f 	isb	sy
 800588a:	f3bf 8f4f 	dsb	sy
 800588e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005890:	f7ff fbf4 	bl	800507c <xTaskIncrementTick>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d003      	beq.n	80058a2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800589a:	4b06      	ldr	r3, [pc, #24]	; (80058b4 <SysTick_Handler+0x3c>)
 800589c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058a0:	601a      	str	r2, [r3, #0]
 80058a2:	2300      	movs	r3, #0
 80058a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80058ac:	bf00      	nop
 80058ae:	3708      	adds	r7, #8
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	e000ed04 	.word	0xe000ed04

080058b8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80058b8:	b480      	push	{r7}
 80058ba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80058bc:	4b0b      	ldr	r3, [pc, #44]	; (80058ec <vPortSetupTimerInterrupt+0x34>)
 80058be:	2200      	movs	r2, #0
 80058c0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80058c2:	4b0b      	ldr	r3, [pc, #44]	; (80058f0 <vPortSetupTimerInterrupt+0x38>)
 80058c4:	2200      	movs	r2, #0
 80058c6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80058c8:	4b0a      	ldr	r3, [pc, #40]	; (80058f4 <vPortSetupTimerInterrupt+0x3c>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a0a      	ldr	r2, [pc, #40]	; (80058f8 <vPortSetupTimerInterrupt+0x40>)
 80058ce:	fba2 2303 	umull	r2, r3, r2, r3
 80058d2:	099b      	lsrs	r3, r3, #6
 80058d4:	4a09      	ldr	r2, [pc, #36]	; (80058fc <vPortSetupTimerInterrupt+0x44>)
 80058d6:	3b01      	subs	r3, #1
 80058d8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80058da:	4b04      	ldr	r3, [pc, #16]	; (80058ec <vPortSetupTimerInterrupt+0x34>)
 80058dc:	2207      	movs	r2, #7
 80058de:	601a      	str	r2, [r3, #0]
}
 80058e0:	bf00      	nop
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr
 80058ea:	bf00      	nop
 80058ec:	e000e010 	.word	0xe000e010
 80058f0:	e000e018 	.word	0xe000e018
 80058f4:	20000000 	.word	0x20000000
 80058f8:	10624dd3 	.word	0x10624dd3
 80058fc:	e000e014 	.word	0xe000e014

08005900 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005900:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005910 <vPortEnableVFP+0x10>
 8005904:	6801      	ldr	r1, [r0, #0]
 8005906:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800590a:	6001      	str	r1, [r0, #0]
 800590c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800590e:	bf00      	nop
 8005910:	e000ed88 	.word	0xe000ed88

08005914 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b08a      	sub	sp, #40	; 0x28
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800591c:	2300      	movs	r3, #0
 800591e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005920:	f7ff fb02 	bl	8004f28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005924:	4b57      	ldr	r3, [pc, #348]	; (8005a84 <pvPortMalloc+0x170>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d101      	bne.n	8005930 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800592c:	f000 f90c 	bl	8005b48 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005930:	4b55      	ldr	r3, [pc, #340]	; (8005a88 <pvPortMalloc+0x174>)
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4013      	ands	r3, r2
 8005938:	2b00      	cmp	r3, #0
 800593a:	f040 808c 	bne.w	8005a56 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d01c      	beq.n	800597e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005944:	2208      	movs	r2, #8
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4413      	add	r3, r2
 800594a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f003 0307 	and.w	r3, r3, #7
 8005952:	2b00      	cmp	r3, #0
 8005954:	d013      	beq.n	800597e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f023 0307 	bic.w	r3, r3, #7
 800595c:	3308      	adds	r3, #8
 800595e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f003 0307 	and.w	r3, r3, #7
 8005966:	2b00      	cmp	r3, #0
 8005968:	d009      	beq.n	800597e <pvPortMalloc+0x6a>
	__asm volatile
 800596a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800596e:	f383 8811 	msr	BASEPRI, r3
 8005972:	f3bf 8f6f 	isb	sy
 8005976:	f3bf 8f4f 	dsb	sy
 800597a:	617b      	str	r3, [r7, #20]
 800597c:	e7fe      	b.n	800597c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d068      	beq.n	8005a56 <pvPortMalloc+0x142>
 8005984:	4b41      	ldr	r3, [pc, #260]	; (8005a8c <pvPortMalloc+0x178>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	429a      	cmp	r2, r3
 800598c:	d863      	bhi.n	8005a56 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800598e:	4b40      	ldr	r3, [pc, #256]	; (8005a90 <pvPortMalloc+0x17c>)
 8005990:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005992:	4b3f      	ldr	r3, [pc, #252]	; (8005a90 <pvPortMalloc+0x17c>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005998:	e004      	b.n	80059a4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800599a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800599e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80059a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	429a      	cmp	r2, r3
 80059ac:	d903      	bls.n	80059b6 <pvPortMalloc+0xa2>
 80059ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d1f1      	bne.n	800599a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80059b6:	4b33      	ldr	r3, [pc, #204]	; (8005a84 <pvPortMalloc+0x170>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059bc:	429a      	cmp	r2, r3
 80059be:	d04a      	beq.n	8005a56 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80059c0:	6a3b      	ldr	r3, [r7, #32]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2208      	movs	r2, #8
 80059c6:	4413      	add	r3, r2
 80059c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80059ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	6a3b      	ldr	r3, [r7, #32]
 80059d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80059d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d4:	685a      	ldr	r2, [r3, #4]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	1ad2      	subs	r2, r2, r3
 80059da:	2308      	movs	r3, #8
 80059dc:	005b      	lsls	r3, r3, #1
 80059de:	429a      	cmp	r2, r3
 80059e0:	d91e      	bls.n	8005a20 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80059e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4413      	add	r3, r2
 80059e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80059ea:	69bb      	ldr	r3, [r7, #24]
 80059ec:	f003 0307 	and.w	r3, r3, #7
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d009      	beq.n	8005a08 <pvPortMalloc+0xf4>
 80059f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059f8:	f383 8811 	msr	BASEPRI, r3
 80059fc:	f3bf 8f6f 	isb	sy
 8005a00:	f3bf 8f4f 	dsb	sy
 8005a04:	613b      	str	r3, [r7, #16]
 8005a06:	e7fe      	b.n	8005a06 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0a:	685a      	ldr	r2, [r3, #4]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	1ad2      	subs	r2, r2, r3
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005a1a:	69b8      	ldr	r0, [r7, #24]
 8005a1c:	f000 f8f6 	bl	8005c0c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005a20:	4b1a      	ldr	r3, [pc, #104]	; (8005a8c <pvPortMalloc+0x178>)
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	4a18      	ldr	r2, [pc, #96]	; (8005a8c <pvPortMalloc+0x178>)
 8005a2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005a2e:	4b17      	ldr	r3, [pc, #92]	; (8005a8c <pvPortMalloc+0x178>)
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	4b18      	ldr	r3, [pc, #96]	; (8005a94 <pvPortMalloc+0x180>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d203      	bcs.n	8005a42 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005a3a:	4b14      	ldr	r3, [pc, #80]	; (8005a8c <pvPortMalloc+0x178>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a15      	ldr	r2, [pc, #84]	; (8005a94 <pvPortMalloc+0x180>)
 8005a40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a44:	685a      	ldr	r2, [r3, #4]
 8005a46:	4b10      	ldr	r3, [pc, #64]	; (8005a88 <pvPortMalloc+0x174>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	431a      	orrs	r2, r3
 8005a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a52:	2200      	movs	r2, #0
 8005a54:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005a56:	f7ff fa75 	bl	8004f44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	f003 0307 	and.w	r3, r3, #7
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d009      	beq.n	8005a78 <pvPortMalloc+0x164>
 8005a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a68:	f383 8811 	msr	BASEPRI, r3
 8005a6c:	f3bf 8f6f 	isb	sy
 8005a70:	f3bf 8f4f 	dsb	sy
 8005a74:	60fb      	str	r3, [r7, #12]
 8005a76:	e7fe      	b.n	8005a76 <pvPortMalloc+0x162>
	return pvReturn;
 8005a78:	69fb      	ldr	r3, [r7, #28]
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3728      	adds	r7, #40	; 0x28
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	bf00      	nop
 8005a84:	20004044 	.word	0x20004044
 8005a88:	20004050 	.word	0x20004050
 8005a8c:	20004048 	.word	0x20004048
 8005a90:	2000403c 	.word	0x2000403c
 8005a94:	2000404c 	.word	0x2000404c

08005a98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b086      	sub	sp, #24
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d046      	beq.n	8005b38 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005aaa:	2308      	movs	r3, #8
 8005aac:	425b      	negs	r3, r3
 8005aae:	697a      	ldr	r2, [r7, #20]
 8005ab0:	4413      	add	r3, r2
 8005ab2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	685a      	ldr	r2, [r3, #4]
 8005abc:	4b20      	ldr	r3, [pc, #128]	; (8005b40 <vPortFree+0xa8>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d109      	bne.n	8005ada <vPortFree+0x42>
 8005ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aca:	f383 8811 	msr	BASEPRI, r3
 8005ace:	f3bf 8f6f 	isb	sy
 8005ad2:	f3bf 8f4f 	dsb	sy
 8005ad6:	60fb      	str	r3, [r7, #12]
 8005ad8:	e7fe      	b.n	8005ad8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d009      	beq.n	8005af6 <vPortFree+0x5e>
 8005ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae6:	f383 8811 	msr	BASEPRI, r3
 8005aea:	f3bf 8f6f 	isb	sy
 8005aee:	f3bf 8f4f 	dsb	sy
 8005af2:	60bb      	str	r3, [r7, #8]
 8005af4:	e7fe      	b.n	8005af4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	685a      	ldr	r2, [r3, #4]
 8005afa:	4b11      	ldr	r3, [pc, #68]	; (8005b40 <vPortFree+0xa8>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4013      	ands	r3, r2
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d019      	beq.n	8005b38 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d115      	bne.n	8005b38 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	4b0b      	ldr	r3, [pc, #44]	; (8005b40 <vPortFree+0xa8>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	43db      	mvns	r3, r3
 8005b16:	401a      	ands	r2, r3
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005b1c:	f7ff fa04 	bl	8004f28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	685a      	ldr	r2, [r3, #4]
 8005b24:	4b07      	ldr	r3, [pc, #28]	; (8005b44 <vPortFree+0xac>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4413      	add	r3, r2
 8005b2a:	4a06      	ldr	r2, [pc, #24]	; (8005b44 <vPortFree+0xac>)
 8005b2c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005b2e:	6938      	ldr	r0, [r7, #16]
 8005b30:	f000 f86c 	bl	8005c0c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005b34:	f7ff fa06 	bl	8004f44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005b38:	bf00      	nop
 8005b3a:	3718      	adds	r7, #24
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	20004050 	.word	0x20004050
 8005b44:	20004048 	.word	0x20004048

08005b48 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b085      	sub	sp, #20
 8005b4c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005b4e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005b52:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005b54:	4b27      	ldr	r3, [pc, #156]	; (8005bf4 <prvHeapInit+0xac>)
 8005b56:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f003 0307 	and.w	r3, r3, #7
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d00c      	beq.n	8005b7c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	3307      	adds	r3, #7
 8005b66:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f023 0307 	bic.w	r3, r3, #7
 8005b6e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	4a1f      	ldr	r2, [pc, #124]	; (8005bf4 <prvHeapInit+0xac>)
 8005b78:	4413      	add	r3, r2
 8005b7a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005b80:	4a1d      	ldr	r2, [pc, #116]	; (8005bf8 <prvHeapInit+0xb0>)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005b86:	4b1c      	ldr	r3, [pc, #112]	; (8005bf8 <prvHeapInit+0xb0>)
 8005b88:	2200      	movs	r2, #0
 8005b8a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	68ba      	ldr	r2, [r7, #8]
 8005b90:	4413      	add	r3, r2
 8005b92:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005b94:	2208      	movs	r2, #8
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	1a9b      	subs	r3, r3, r2
 8005b9a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f023 0307 	bic.w	r3, r3, #7
 8005ba2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	4a15      	ldr	r2, [pc, #84]	; (8005bfc <prvHeapInit+0xb4>)
 8005ba8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005baa:	4b14      	ldr	r3, [pc, #80]	; (8005bfc <prvHeapInit+0xb4>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005bb2:	4b12      	ldr	r3, [pc, #72]	; (8005bfc <prvHeapInit+0xb4>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	68fa      	ldr	r2, [r7, #12]
 8005bc2:	1ad2      	subs	r2, r2, r3
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005bc8:	4b0c      	ldr	r3, [pc, #48]	; (8005bfc <prvHeapInit+0xb4>)
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	4a0a      	ldr	r2, [pc, #40]	; (8005c00 <prvHeapInit+0xb8>)
 8005bd6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	4a09      	ldr	r2, [pc, #36]	; (8005c04 <prvHeapInit+0xbc>)
 8005bde:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005be0:	4b09      	ldr	r3, [pc, #36]	; (8005c08 <prvHeapInit+0xc0>)
 8005be2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005be6:	601a      	str	r2, [r3, #0]
}
 8005be8:	bf00      	nop
 8005bea:	3714      	adds	r7, #20
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr
 8005bf4:	2000043c 	.word	0x2000043c
 8005bf8:	2000403c 	.word	0x2000403c
 8005bfc:	20004044 	.word	0x20004044
 8005c00:	2000404c 	.word	0x2000404c
 8005c04:	20004048 	.word	0x20004048
 8005c08:	20004050 	.word	0x20004050

08005c0c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b085      	sub	sp, #20
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005c14:	4b28      	ldr	r3, [pc, #160]	; (8005cb8 <prvInsertBlockIntoFreeList+0xac>)
 8005c16:	60fb      	str	r3, [r7, #12]
 8005c18:	e002      	b.n	8005c20 <prvInsertBlockIntoFreeList+0x14>
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	60fb      	str	r3, [r7, #12]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d8f7      	bhi.n	8005c1a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	68ba      	ldr	r2, [r7, #8]
 8005c34:	4413      	add	r3, r2
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d108      	bne.n	8005c4e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	441a      	add	r2, r3
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	68ba      	ldr	r2, [r7, #8]
 8005c58:	441a      	add	r2, r3
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d118      	bne.n	8005c94 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	4b15      	ldr	r3, [pc, #84]	; (8005cbc <prvInsertBlockIntoFreeList+0xb0>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d00d      	beq.n	8005c8a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685a      	ldr	r2, [r3, #4]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	441a      	add	r2, r3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	601a      	str	r2, [r3, #0]
 8005c88:	e008      	b.n	8005c9c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005c8a:	4b0c      	ldr	r3, [pc, #48]	; (8005cbc <prvInsertBlockIntoFreeList+0xb0>)
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	601a      	str	r2, [r3, #0]
 8005c92:	e003      	b.n	8005c9c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d002      	beq.n	8005caa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005caa:	bf00      	nop
 8005cac:	3714      	adds	r7, #20
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb4:	4770      	bx	lr
 8005cb6:	bf00      	nop
 8005cb8:	2000403c 	.word	0x2000403c
 8005cbc:	20004044 	.word	0x20004044

08005cc0 <__errno>:
 8005cc0:	4b01      	ldr	r3, [pc, #4]	; (8005cc8 <__errno+0x8>)
 8005cc2:	6818      	ldr	r0, [r3, #0]
 8005cc4:	4770      	bx	lr
 8005cc6:	bf00      	nop
 8005cc8:	20000010 	.word	0x20000010

08005ccc <__libc_init_array>:
 8005ccc:	b570      	push	{r4, r5, r6, lr}
 8005cce:	4e0d      	ldr	r6, [pc, #52]	; (8005d04 <__libc_init_array+0x38>)
 8005cd0:	4c0d      	ldr	r4, [pc, #52]	; (8005d08 <__libc_init_array+0x3c>)
 8005cd2:	1ba4      	subs	r4, r4, r6
 8005cd4:	10a4      	asrs	r4, r4, #2
 8005cd6:	2500      	movs	r5, #0
 8005cd8:	42a5      	cmp	r5, r4
 8005cda:	d109      	bne.n	8005cf0 <__libc_init_array+0x24>
 8005cdc:	4e0b      	ldr	r6, [pc, #44]	; (8005d0c <__libc_init_array+0x40>)
 8005cde:	4c0c      	ldr	r4, [pc, #48]	; (8005d10 <__libc_init_array+0x44>)
 8005ce0:	f000 ff68 	bl	8006bb4 <_init>
 8005ce4:	1ba4      	subs	r4, r4, r6
 8005ce6:	10a4      	asrs	r4, r4, #2
 8005ce8:	2500      	movs	r5, #0
 8005cea:	42a5      	cmp	r5, r4
 8005cec:	d105      	bne.n	8005cfa <__libc_init_array+0x2e>
 8005cee:	bd70      	pop	{r4, r5, r6, pc}
 8005cf0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005cf4:	4798      	blx	r3
 8005cf6:	3501      	adds	r5, #1
 8005cf8:	e7ee      	b.n	8005cd8 <__libc_init_array+0xc>
 8005cfa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005cfe:	4798      	blx	r3
 8005d00:	3501      	adds	r5, #1
 8005d02:	e7f2      	b.n	8005cea <__libc_init_array+0x1e>
 8005d04:	08006e00 	.word	0x08006e00
 8005d08:	08006e00 	.word	0x08006e00
 8005d0c:	08006e00 	.word	0x08006e00
 8005d10:	08006e04 	.word	0x08006e04

08005d14 <memset>:
 8005d14:	4402      	add	r2, r0
 8005d16:	4603      	mov	r3, r0
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d100      	bne.n	8005d1e <memset+0xa>
 8005d1c:	4770      	bx	lr
 8005d1e:	f803 1b01 	strb.w	r1, [r3], #1
 8005d22:	e7f9      	b.n	8005d18 <memset+0x4>

08005d24 <iprintf>:
 8005d24:	b40f      	push	{r0, r1, r2, r3}
 8005d26:	4b0a      	ldr	r3, [pc, #40]	; (8005d50 <iprintf+0x2c>)
 8005d28:	b513      	push	{r0, r1, r4, lr}
 8005d2a:	681c      	ldr	r4, [r3, #0]
 8005d2c:	b124      	cbz	r4, 8005d38 <iprintf+0x14>
 8005d2e:	69a3      	ldr	r3, [r4, #24]
 8005d30:	b913      	cbnz	r3, 8005d38 <iprintf+0x14>
 8005d32:	4620      	mov	r0, r4
 8005d34:	f000 fa22 	bl	800617c <__sinit>
 8005d38:	ab05      	add	r3, sp, #20
 8005d3a:	9a04      	ldr	r2, [sp, #16]
 8005d3c:	68a1      	ldr	r1, [r4, #8]
 8005d3e:	9301      	str	r3, [sp, #4]
 8005d40:	4620      	mov	r0, r4
 8005d42:	f000 fbdb 	bl	80064fc <_vfiprintf_r>
 8005d46:	b002      	add	sp, #8
 8005d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d4c:	b004      	add	sp, #16
 8005d4e:	4770      	bx	lr
 8005d50:	20000010 	.word	0x20000010

08005d54 <_puts_r>:
 8005d54:	b570      	push	{r4, r5, r6, lr}
 8005d56:	460e      	mov	r6, r1
 8005d58:	4605      	mov	r5, r0
 8005d5a:	b118      	cbz	r0, 8005d64 <_puts_r+0x10>
 8005d5c:	6983      	ldr	r3, [r0, #24]
 8005d5e:	b90b      	cbnz	r3, 8005d64 <_puts_r+0x10>
 8005d60:	f000 fa0c 	bl	800617c <__sinit>
 8005d64:	69ab      	ldr	r3, [r5, #24]
 8005d66:	68ac      	ldr	r4, [r5, #8]
 8005d68:	b913      	cbnz	r3, 8005d70 <_puts_r+0x1c>
 8005d6a:	4628      	mov	r0, r5
 8005d6c:	f000 fa06 	bl	800617c <__sinit>
 8005d70:	4b23      	ldr	r3, [pc, #140]	; (8005e00 <_puts_r+0xac>)
 8005d72:	429c      	cmp	r4, r3
 8005d74:	d117      	bne.n	8005da6 <_puts_r+0x52>
 8005d76:	686c      	ldr	r4, [r5, #4]
 8005d78:	89a3      	ldrh	r3, [r4, #12]
 8005d7a:	071b      	lsls	r3, r3, #28
 8005d7c:	d51d      	bpl.n	8005dba <_puts_r+0x66>
 8005d7e:	6923      	ldr	r3, [r4, #16]
 8005d80:	b1db      	cbz	r3, 8005dba <_puts_r+0x66>
 8005d82:	3e01      	subs	r6, #1
 8005d84:	68a3      	ldr	r3, [r4, #8]
 8005d86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005d8a:	3b01      	subs	r3, #1
 8005d8c:	60a3      	str	r3, [r4, #8]
 8005d8e:	b9e9      	cbnz	r1, 8005dcc <_puts_r+0x78>
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	da2e      	bge.n	8005df2 <_puts_r+0x9e>
 8005d94:	4622      	mov	r2, r4
 8005d96:	210a      	movs	r1, #10
 8005d98:	4628      	mov	r0, r5
 8005d9a:	f000 f83f 	bl	8005e1c <__swbuf_r>
 8005d9e:	3001      	adds	r0, #1
 8005da0:	d011      	beq.n	8005dc6 <_puts_r+0x72>
 8005da2:	200a      	movs	r0, #10
 8005da4:	e011      	b.n	8005dca <_puts_r+0x76>
 8005da6:	4b17      	ldr	r3, [pc, #92]	; (8005e04 <_puts_r+0xb0>)
 8005da8:	429c      	cmp	r4, r3
 8005daa:	d101      	bne.n	8005db0 <_puts_r+0x5c>
 8005dac:	68ac      	ldr	r4, [r5, #8]
 8005dae:	e7e3      	b.n	8005d78 <_puts_r+0x24>
 8005db0:	4b15      	ldr	r3, [pc, #84]	; (8005e08 <_puts_r+0xb4>)
 8005db2:	429c      	cmp	r4, r3
 8005db4:	bf08      	it	eq
 8005db6:	68ec      	ldreq	r4, [r5, #12]
 8005db8:	e7de      	b.n	8005d78 <_puts_r+0x24>
 8005dba:	4621      	mov	r1, r4
 8005dbc:	4628      	mov	r0, r5
 8005dbe:	f000 f87f 	bl	8005ec0 <__swsetup_r>
 8005dc2:	2800      	cmp	r0, #0
 8005dc4:	d0dd      	beq.n	8005d82 <_puts_r+0x2e>
 8005dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8005dca:	bd70      	pop	{r4, r5, r6, pc}
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	da04      	bge.n	8005dda <_puts_r+0x86>
 8005dd0:	69a2      	ldr	r2, [r4, #24]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	dc06      	bgt.n	8005de4 <_puts_r+0x90>
 8005dd6:	290a      	cmp	r1, #10
 8005dd8:	d004      	beq.n	8005de4 <_puts_r+0x90>
 8005dda:	6823      	ldr	r3, [r4, #0]
 8005ddc:	1c5a      	adds	r2, r3, #1
 8005dde:	6022      	str	r2, [r4, #0]
 8005de0:	7019      	strb	r1, [r3, #0]
 8005de2:	e7cf      	b.n	8005d84 <_puts_r+0x30>
 8005de4:	4622      	mov	r2, r4
 8005de6:	4628      	mov	r0, r5
 8005de8:	f000 f818 	bl	8005e1c <__swbuf_r>
 8005dec:	3001      	adds	r0, #1
 8005dee:	d1c9      	bne.n	8005d84 <_puts_r+0x30>
 8005df0:	e7e9      	b.n	8005dc6 <_puts_r+0x72>
 8005df2:	6823      	ldr	r3, [r4, #0]
 8005df4:	200a      	movs	r0, #10
 8005df6:	1c5a      	adds	r2, r3, #1
 8005df8:	6022      	str	r2, [r4, #0]
 8005dfa:	7018      	strb	r0, [r3, #0]
 8005dfc:	e7e5      	b.n	8005dca <_puts_r+0x76>
 8005dfe:	bf00      	nop
 8005e00:	08006d84 	.word	0x08006d84
 8005e04:	08006da4 	.word	0x08006da4
 8005e08:	08006d64 	.word	0x08006d64

08005e0c <puts>:
 8005e0c:	4b02      	ldr	r3, [pc, #8]	; (8005e18 <puts+0xc>)
 8005e0e:	4601      	mov	r1, r0
 8005e10:	6818      	ldr	r0, [r3, #0]
 8005e12:	f7ff bf9f 	b.w	8005d54 <_puts_r>
 8005e16:	bf00      	nop
 8005e18:	20000010 	.word	0x20000010

08005e1c <__swbuf_r>:
 8005e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e1e:	460e      	mov	r6, r1
 8005e20:	4614      	mov	r4, r2
 8005e22:	4605      	mov	r5, r0
 8005e24:	b118      	cbz	r0, 8005e2e <__swbuf_r+0x12>
 8005e26:	6983      	ldr	r3, [r0, #24]
 8005e28:	b90b      	cbnz	r3, 8005e2e <__swbuf_r+0x12>
 8005e2a:	f000 f9a7 	bl	800617c <__sinit>
 8005e2e:	4b21      	ldr	r3, [pc, #132]	; (8005eb4 <__swbuf_r+0x98>)
 8005e30:	429c      	cmp	r4, r3
 8005e32:	d12a      	bne.n	8005e8a <__swbuf_r+0x6e>
 8005e34:	686c      	ldr	r4, [r5, #4]
 8005e36:	69a3      	ldr	r3, [r4, #24]
 8005e38:	60a3      	str	r3, [r4, #8]
 8005e3a:	89a3      	ldrh	r3, [r4, #12]
 8005e3c:	071a      	lsls	r2, r3, #28
 8005e3e:	d52e      	bpl.n	8005e9e <__swbuf_r+0x82>
 8005e40:	6923      	ldr	r3, [r4, #16]
 8005e42:	b363      	cbz	r3, 8005e9e <__swbuf_r+0x82>
 8005e44:	6923      	ldr	r3, [r4, #16]
 8005e46:	6820      	ldr	r0, [r4, #0]
 8005e48:	1ac0      	subs	r0, r0, r3
 8005e4a:	6963      	ldr	r3, [r4, #20]
 8005e4c:	b2f6      	uxtb	r6, r6
 8005e4e:	4283      	cmp	r3, r0
 8005e50:	4637      	mov	r7, r6
 8005e52:	dc04      	bgt.n	8005e5e <__swbuf_r+0x42>
 8005e54:	4621      	mov	r1, r4
 8005e56:	4628      	mov	r0, r5
 8005e58:	f000 f926 	bl	80060a8 <_fflush_r>
 8005e5c:	bb28      	cbnz	r0, 8005eaa <__swbuf_r+0x8e>
 8005e5e:	68a3      	ldr	r3, [r4, #8]
 8005e60:	3b01      	subs	r3, #1
 8005e62:	60a3      	str	r3, [r4, #8]
 8005e64:	6823      	ldr	r3, [r4, #0]
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	6022      	str	r2, [r4, #0]
 8005e6a:	701e      	strb	r6, [r3, #0]
 8005e6c:	6963      	ldr	r3, [r4, #20]
 8005e6e:	3001      	adds	r0, #1
 8005e70:	4283      	cmp	r3, r0
 8005e72:	d004      	beq.n	8005e7e <__swbuf_r+0x62>
 8005e74:	89a3      	ldrh	r3, [r4, #12]
 8005e76:	07db      	lsls	r3, r3, #31
 8005e78:	d519      	bpl.n	8005eae <__swbuf_r+0x92>
 8005e7a:	2e0a      	cmp	r6, #10
 8005e7c:	d117      	bne.n	8005eae <__swbuf_r+0x92>
 8005e7e:	4621      	mov	r1, r4
 8005e80:	4628      	mov	r0, r5
 8005e82:	f000 f911 	bl	80060a8 <_fflush_r>
 8005e86:	b190      	cbz	r0, 8005eae <__swbuf_r+0x92>
 8005e88:	e00f      	b.n	8005eaa <__swbuf_r+0x8e>
 8005e8a:	4b0b      	ldr	r3, [pc, #44]	; (8005eb8 <__swbuf_r+0x9c>)
 8005e8c:	429c      	cmp	r4, r3
 8005e8e:	d101      	bne.n	8005e94 <__swbuf_r+0x78>
 8005e90:	68ac      	ldr	r4, [r5, #8]
 8005e92:	e7d0      	b.n	8005e36 <__swbuf_r+0x1a>
 8005e94:	4b09      	ldr	r3, [pc, #36]	; (8005ebc <__swbuf_r+0xa0>)
 8005e96:	429c      	cmp	r4, r3
 8005e98:	bf08      	it	eq
 8005e9a:	68ec      	ldreq	r4, [r5, #12]
 8005e9c:	e7cb      	b.n	8005e36 <__swbuf_r+0x1a>
 8005e9e:	4621      	mov	r1, r4
 8005ea0:	4628      	mov	r0, r5
 8005ea2:	f000 f80d 	bl	8005ec0 <__swsetup_r>
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	d0cc      	beq.n	8005e44 <__swbuf_r+0x28>
 8005eaa:	f04f 37ff 	mov.w	r7, #4294967295
 8005eae:	4638      	mov	r0, r7
 8005eb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	08006d84 	.word	0x08006d84
 8005eb8:	08006da4 	.word	0x08006da4
 8005ebc:	08006d64 	.word	0x08006d64

08005ec0 <__swsetup_r>:
 8005ec0:	4b32      	ldr	r3, [pc, #200]	; (8005f8c <__swsetup_r+0xcc>)
 8005ec2:	b570      	push	{r4, r5, r6, lr}
 8005ec4:	681d      	ldr	r5, [r3, #0]
 8005ec6:	4606      	mov	r6, r0
 8005ec8:	460c      	mov	r4, r1
 8005eca:	b125      	cbz	r5, 8005ed6 <__swsetup_r+0x16>
 8005ecc:	69ab      	ldr	r3, [r5, #24]
 8005ece:	b913      	cbnz	r3, 8005ed6 <__swsetup_r+0x16>
 8005ed0:	4628      	mov	r0, r5
 8005ed2:	f000 f953 	bl	800617c <__sinit>
 8005ed6:	4b2e      	ldr	r3, [pc, #184]	; (8005f90 <__swsetup_r+0xd0>)
 8005ed8:	429c      	cmp	r4, r3
 8005eda:	d10f      	bne.n	8005efc <__swsetup_r+0x3c>
 8005edc:	686c      	ldr	r4, [r5, #4]
 8005ede:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ee2:	b29a      	uxth	r2, r3
 8005ee4:	0715      	lsls	r5, r2, #28
 8005ee6:	d42c      	bmi.n	8005f42 <__swsetup_r+0x82>
 8005ee8:	06d0      	lsls	r0, r2, #27
 8005eea:	d411      	bmi.n	8005f10 <__swsetup_r+0x50>
 8005eec:	2209      	movs	r2, #9
 8005eee:	6032      	str	r2, [r6, #0]
 8005ef0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ef4:	81a3      	strh	r3, [r4, #12]
 8005ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8005efa:	e03e      	b.n	8005f7a <__swsetup_r+0xba>
 8005efc:	4b25      	ldr	r3, [pc, #148]	; (8005f94 <__swsetup_r+0xd4>)
 8005efe:	429c      	cmp	r4, r3
 8005f00:	d101      	bne.n	8005f06 <__swsetup_r+0x46>
 8005f02:	68ac      	ldr	r4, [r5, #8]
 8005f04:	e7eb      	b.n	8005ede <__swsetup_r+0x1e>
 8005f06:	4b24      	ldr	r3, [pc, #144]	; (8005f98 <__swsetup_r+0xd8>)
 8005f08:	429c      	cmp	r4, r3
 8005f0a:	bf08      	it	eq
 8005f0c:	68ec      	ldreq	r4, [r5, #12]
 8005f0e:	e7e6      	b.n	8005ede <__swsetup_r+0x1e>
 8005f10:	0751      	lsls	r1, r2, #29
 8005f12:	d512      	bpl.n	8005f3a <__swsetup_r+0x7a>
 8005f14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f16:	b141      	cbz	r1, 8005f2a <__swsetup_r+0x6a>
 8005f18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f1c:	4299      	cmp	r1, r3
 8005f1e:	d002      	beq.n	8005f26 <__swsetup_r+0x66>
 8005f20:	4630      	mov	r0, r6
 8005f22:	f000 fa19 	bl	8006358 <_free_r>
 8005f26:	2300      	movs	r3, #0
 8005f28:	6363      	str	r3, [r4, #52]	; 0x34
 8005f2a:	89a3      	ldrh	r3, [r4, #12]
 8005f2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005f30:	81a3      	strh	r3, [r4, #12]
 8005f32:	2300      	movs	r3, #0
 8005f34:	6063      	str	r3, [r4, #4]
 8005f36:	6923      	ldr	r3, [r4, #16]
 8005f38:	6023      	str	r3, [r4, #0]
 8005f3a:	89a3      	ldrh	r3, [r4, #12]
 8005f3c:	f043 0308 	orr.w	r3, r3, #8
 8005f40:	81a3      	strh	r3, [r4, #12]
 8005f42:	6923      	ldr	r3, [r4, #16]
 8005f44:	b94b      	cbnz	r3, 8005f5a <__swsetup_r+0x9a>
 8005f46:	89a3      	ldrh	r3, [r4, #12]
 8005f48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005f4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f50:	d003      	beq.n	8005f5a <__swsetup_r+0x9a>
 8005f52:	4621      	mov	r1, r4
 8005f54:	4630      	mov	r0, r6
 8005f56:	f000 f9bf 	bl	80062d8 <__smakebuf_r>
 8005f5a:	89a2      	ldrh	r2, [r4, #12]
 8005f5c:	f012 0301 	ands.w	r3, r2, #1
 8005f60:	d00c      	beq.n	8005f7c <__swsetup_r+0xbc>
 8005f62:	2300      	movs	r3, #0
 8005f64:	60a3      	str	r3, [r4, #8]
 8005f66:	6963      	ldr	r3, [r4, #20]
 8005f68:	425b      	negs	r3, r3
 8005f6a:	61a3      	str	r3, [r4, #24]
 8005f6c:	6923      	ldr	r3, [r4, #16]
 8005f6e:	b953      	cbnz	r3, 8005f86 <__swsetup_r+0xc6>
 8005f70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f74:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005f78:	d1ba      	bne.n	8005ef0 <__swsetup_r+0x30>
 8005f7a:	bd70      	pop	{r4, r5, r6, pc}
 8005f7c:	0792      	lsls	r2, r2, #30
 8005f7e:	bf58      	it	pl
 8005f80:	6963      	ldrpl	r3, [r4, #20]
 8005f82:	60a3      	str	r3, [r4, #8]
 8005f84:	e7f2      	b.n	8005f6c <__swsetup_r+0xac>
 8005f86:	2000      	movs	r0, #0
 8005f88:	e7f7      	b.n	8005f7a <__swsetup_r+0xba>
 8005f8a:	bf00      	nop
 8005f8c:	20000010 	.word	0x20000010
 8005f90:	08006d84 	.word	0x08006d84
 8005f94:	08006da4 	.word	0x08006da4
 8005f98:	08006d64 	.word	0x08006d64

08005f9c <__sflush_r>:
 8005f9c:	898a      	ldrh	r2, [r1, #12]
 8005f9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fa2:	4605      	mov	r5, r0
 8005fa4:	0710      	lsls	r0, r2, #28
 8005fa6:	460c      	mov	r4, r1
 8005fa8:	d458      	bmi.n	800605c <__sflush_r+0xc0>
 8005faa:	684b      	ldr	r3, [r1, #4]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	dc05      	bgt.n	8005fbc <__sflush_r+0x20>
 8005fb0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	dc02      	bgt.n	8005fbc <__sflush_r+0x20>
 8005fb6:	2000      	movs	r0, #0
 8005fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005fbe:	2e00      	cmp	r6, #0
 8005fc0:	d0f9      	beq.n	8005fb6 <__sflush_r+0x1a>
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005fc8:	682f      	ldr	r7, [r5, #0]
 8005fca:	6a21      	ldr	r1, [r4, #32]
 8005fcc:	602b      	str	r3, [r5, #0]
 8005fce:	d032      	beq.n	8006036 <__sflush_r+0x9a>
 8005fd0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005fd2:	89a3      	ldrh	r3, [r4, #12]
 8005fd4:	075a      	lsls	r2, r3, #29
 8005fd6:	d505      	bpl.n	8005fe4 <__sflush_r+0x48>
 8005fd8:	6863      	ldr	r3, [r4, #4]
 8005fda:	1ac0      	subs	r0, r0, r3
 8005fdc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005fde:	b10b      	cbz	r3, 8005fe4 <__sflush_r+0x48>
 8005fe0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005fe2:	1ac0      	subs	r0, r0, r3
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005fea:	6a21      	ldr	r1, [r4, #32]
 8005fec:	4628      	mov	r0, r5
 8005fee:	47b0      	blx	r6
 8005ff0:	1c43      	adds	r3, r0, #1
 8005ff2:	89a3      	ldrh	r3, [r4, #12]
 8005ff4:	d106      	bne.n	8006004 <__sflush_r+0x68>
 8005ff6:	6829      	ldr	r1, [r5, #0]
 8005ff8:	291d      	cmp	r1, #29
 8005ffa:	d848      	bhi.n	800608e <__sflush_r+0xf2>
 8005ffc:	4a29      	ldr	r2, [pc, #164]	; (80060a4 <__sflush_r+0x108>)
 8005ffe:	40ca      	lsrs	r2, r1
 8006000:	07d6      	lsls	r6, r2, #31
 8006002:	d544      	bpl.n	800608e <__sflush_r+0xf2>
 8006004:	2200      	movs	r2, #0
 8006006:	6062      	str	r2, [r4, #4]
 8006008:	04d9      	lsls	r1, r3, #19
 800600a:	6922      	ldr	r2, [r4, #16]
 800600c:	6022      	str	r2, [r4, #0]
 800600e:	d504      	bpl.n	800601a <__sflush_r+0x7e>
 8006010:	1c42      	adds	r2, r0, #1
 8006012:	d101      	bne.n	8006018 <__sflush_r+0x7c>
 8006014:	682b      	ldr	r3, [r5, #0]
 8006016:	b903      	cbnz	r3, 800601a <__sflush_r+0x7e>
 8006018:	6560      	str	r0, [r4, #84]	; 0x54
 800601a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800601c:	602f      	str	r7, [r5, #0]
 800601e:	2900      	cmp	r1, #0
 8006020:	d0c9      	beq.n	8005fb6 <__sflush_r+0x1a>
 8006022:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006026:	4299      	cmp	r1, r3
 8006028:	d002      	beq.n	8006030 <__sflush_r+0x94>
 800602a:	4628      	mov	r0, r5
 800602c:	f000 f994 	bl	8006358 <_free_r>
 8006030:	2000      	movs	r0, #0
 8006032:	6360      	str	r0, [r4, #52]	; 0x34
 8006034:	e7c0      	b.n	8005fb8 <__sflush_r+0x1c>
 8006036:	2301      	movs	r3, #1
 8006038:	4628      	mov	r0, r5
 800603a:	47b0      	blx	r6
 800603c:	1c41      	adds	r1, r0, #1
 800603e:	d1c8      	bne.n	8005fd2 <__sflush_r+0x36>
 8006040:	682b      	ldr	r3, [r5, #0]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d0c5      	beq.n	8005fd2 <__sflush_r+0x36>
 8006046:	2b1d      	cmp	r3, #29
 8006048:	d001      	beq.n	800604e <__sflush_r+0xb2>
 800604a:	2b16      	cmp	r3, #22
 800604c:	d101      	bne.n	8006052 <__sflush_r+0xb6>
 800604e:	602f      	str	r7, [r5, #0]
 8006050:	e7b1      	b.n	8005fb6 <__sflush_r+0x1a>
 8006052:	89a3      	ldrh	r3, [r4, #12]
 8006054:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006058:	81a3      	strh	r3, [r4, #12]
 800605a:	e7ad      	b.n	8005fb8 <__sflush_r+0x1c>
 800605c:	690f      	ldr	r7, [r1, #16]
 800605e:	2f00      	cmp	r7, #0
 8006060:	d0a9      	beq.n	8005fb6 <__sflush_r+0x1a>
 8006062:	0793      	lsls	r3, r2, #30
 8006064:	680e      	ldr	r6, [r1, #0]
 8006066:	bf08      	it	eq
 8006068:	694b      	ldreq	r3, [r1, #20]
 800606a:	600f      	str	r7, [r1, #0]
 800606c:	bf18      	it	ne
 800606e:	2300      	movne	r3, #0
 8006070:	eba6 0807 	sub.w	r8, r6, r7
 8006074:	608b      	str	r3, [r1, #8]
 8006076:	f1b8 0f00 	cmp.w	r8, #0
 800607a:	dd9c      	ble.n	8005fb6 <__sflush_r+0x1a>
 800607c:	4643      	mov	r3, r8
 800607e:	463a      	mov	r2, r7
 8006080:	6a21      	ldr	r1, [r4, #32]
 8006082:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006084:	4628      	mov	r0, r5
 8006086:	47b0      	blx	r6
 8006088:	2800      	cmp	r0, #0
 800608a:	dc06      	bgt.n	800609a <__sflush_r+0xfe>
 800608c:	89a3      	ldrh	r3, [r4, #12]
 800608e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006092:	81a3      	strh	r3, [r4, #12]
 8006094:	f04f 30ff 	mov.w	r0, #4294967295
 8006098:	e78e      	b.n	8005fb8 <__sflush_r+0x1c>
 800609a:	4407      	add	r7, r0
 800609c:	eba8 0800 	sub.w	r8, r8, r0
 80060a0:	e7e9      	b.n	8006076 <__sflush_r+0xda>
 80060a2:	bf00      	nop
 80060a4:	20400001 	.word	0x20400001

080060a8 <_fflush_r>:
 80060a8:	b538      	push	{r3, r4, r5, lr}
 80060aa:	690b      	ldr	r3, [r1, #16]
 80060ac:	4605      	mov	r5, r0
 80060ae:	460c      	mov	r4, r1
 80060b0:	b1db      	cbz	r3, 80060ea <_fflush_r+0x42>
 80060b2:	b118      	cbz	r0, 80060bc <_fflush_r+0x14>
 80060b4:	6983      	ldr	r3, [r0, #24]
 80060b6:	b90b      	cbnz	r3, 80060bc <_fflush_r+0x14>
 80060b8:	f000 f860 	bl	800617c <__sinit>
 80060bc:	4b0c      	ldr	r3, [pc, #48]	; (80060f0 <_fflush_r+0x48>)
 80060be:	429c      	cmp	r4, r3
 80060c0:	d109      	bne.n	80060d6 <_fflush_r+0x2e>
 80060c2:	686c      	ldr	r4, [r5, #4]
 80060c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060c8:	b17b      	cbz	r3, 80060ea <_fflush_r+0x42>
 80060ca:	4621      	mov	r1, r4
 80060cc:	4628      	mov	r0, r5
 80060ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060d2:	f7ff bf63 	b.w	8005f9c <__sflush_r>
 80060d6:	4b07      	ldr	r3, [pc, #28]	; (80060f4 <_fflush_r+0x4c>)
 80060d8:	429c      	cmp	r4, r3
 80060da:	d101      	bne.n	80060e0 <_fflush_r+0x38>
 80060dc:	68ac      	ldr	r4, [r5, #8]
 80060de:	e7f1      	b.n	80060c4 <_fflush_r+0x1c>
 80060e0:	4b05      	ldr	r3, [pc, #20]	; (80060f8 <_fflush_r+0x50>)
 80060e2:	429c      	cmp	r4, r3
 80060e4:	bf08      	it	eq
 80060e6:	68ec      	ldreq	r4, [r5, #12]
 80060e8:	e7ec      	b.n	80060c4 <_fflush_r+0x1c>
 80060ea:	2000      	movs	r0, #0
 80060ec:	bd38      	pop	{r3, r4, r5, pc}
 80060ee:	bf00      	nop
 80060f0:	08006d84 	.word	0x08006d84
 80060f4:	08006da4 	.word	0x08006da4
 80060f8:	08006d64 	.word	0x08006d64

080060fc <std>:
 80060fc:	2300      	movs	r3, #0
 80060fe:	b510      	push	{r4, lr}
 8006100:	4604      	mov	r4, r0
 8006102:	e9c0 3300 	strd	r3, r3, [r0]
 8006106:	6083      	str	r3, [r0, #8]
 8006108:	8181      	strh	r1, [r0, #12]
 800610a:	6643      	str	r3, [r0, #100]	; 0x64
 800610c:	81c2      	strh	r2, [r0, #14]
 800610e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006112:	6183      	str	r3, [r0, #24]
 8006114:	4619      	mov	r1, r3
 8006116:	2208      	movs	r2, #8
 8006118:	305c      	adds	r0, #92	; 0x5c
 800611a:	f7ff fdfb 	bl	8005d14 <memset>
 800611e:	4b05      	ldr	r3, [pc, #20]	; (8006134 <std+0x38>)
 8006120:	6263      	str	r3, [r4, #36]	; 0x24
 8006122:	4b05      	ldr	r3, [pc, #20]	; (8006138 <std+0x3c>)
 8006124:	62a3      	str	r3, [r4, #40]	; 0x28
 8006126:	4b05      	ldr	r3, [pc, #20]	; (800613c <std+0x40>)
 8006128:	62e3      	str	r3, [r4, #44]	; 0x2c
 800612a:	4b05      	ldr	r3, [pc, #20]	; (8006140 <std+0x44>)
 800612c:	6224      	str	r4, [r4, #32]
 800612e:	6323      	str	r3, [r4, #48]	; 0x30
 8006130:	bd10      	pop	{r4, pc}
 8006132:	bf00      	nop
 8006134:	08006a59 	.word	0x08006a59
 8006138:	08006a7b 	.word	0x08006a7b
 800613c:	08006ab3 	.word	0x08006ab3
 8006140:	08006ad7 	.word	0x08006ad7

08006144 <_cleanup_r>:
 8006144:	4901      	ldr	r1, [pc, #4]	; (800614c <_cleanup_r+0x8>)
 8006146:	f000 b885 	b.w	8006254 <_fwalk_reent>
 800614a:	bf00      	nop
 800614c:	080060a9 	.word	0x080060a9

08006150 <__sfmoreglue>:
 8006150:	b570      	push	{r4, r5, r6, lr}
 8006152:	1e4a      	subs	r2, r1, #1
 8006154:	2568      	movs	r5, #104	; 0x68
 8006156:	4355      	muls	r5, r2
 8006158:	460e      	mov	r6, r1
 800615a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800615e:	f000 f949 	bl	80063f4 <_malloc_r>
 8006162:	4604      	mov	r4, r0
 8006164:	b140      	cbz	r0, 8006178 <__sfmoreglue+0x28>
 8006166:	2100      	movs	r1, #0
 8006168:	e9c0 1600 	strd	r1, r6, [r0]
 800616c:	300c      	adds	r0, #12
 800616e:	60a0      	str	r0, [r4, #8]
 8006170:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006174:	f7ff fdce 	bl	8005d14 <memset>
 8006178:	4620      	mov	r0, r4
 800617a:	bd70      	pop	{r4, r5, r6, pc}

0800617c <__sinit>:
 800617c:	6983      	ldr	r3, [r0, #24]
 800617e:	b510      	push	{r4, lr}
 8006180:	4604      	mov	r4, r0
 8006182:	bb33      	cbnz	r3, 80061d2 <__sinit+0x56>
 8006184:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006188:	6503      	str	r3, [r0, #80]	; 0x50
 800618a:	4b12      	ldr	r3, [pc, #72]	; (80061d4 <__sinit+0x58>)
 800618c:	4a12      	ldr	r2, [pc, #72]	; (80061d8 <__sinit+0x5c>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	6282      	str	r2, [r0, #40]	; 0x28
 8006192:	4298      	cmp	r0, r3
 8006194:	bf04      	itt	eq
 8006196:	2301      	moveq	r3, #1
 8006198:	6183      	streq	r3, [r0, #24]
 800619a:	f000 f81f 	bl	80061dc <__sfp>
 800619e:	6060      	str	r0, [r4, #4]
 80061a0:	4620      	mov	r0, r4
 80061a2:	f000 f81b 	bl	80061dc <__sfp>
 80061a6:	60a0      	str	r0, [r4, #8]
 80061a8:	4620      	mov	r0, r4
 80061aa:	f000 f817 	bl	80061dc <__sfp>
 80061ae:	2200      	movs	r2, #0
 80061b0:	60e0      	str	r0, [r4, #12]
 80061b2:	2104      	movs	r1, #4
 80061b4:	6860      	ldr	r0, [r4, #4]
 80061b6:	f7ff ffa1 	bl	80060fc <std>
 80061ba:	2201      	movs	r2, #1
 80061bc:	2109      	movs	r1, #9
 80061be:	68a0      	ldr	r0, [r4, #8]
 80061c0:	f7ff ff9c 	bl	80060fc <std>
 80061c4:	2202      	movs	r2, #2
 80061c6:	2112      	movs	r1, #18
 80061c8:	68e0      	ldr	r0, [r4, #12]
 80061ca:	f7ff ff97 	bl	80060fc <std>
 80061ce:	2301      	movs	r3, #1
 80061d0:	61a3      	str	r3, [r4, #24]
 80061d2:	bd10      	pop	{r4, pc}
 80061d4:	08006d60 	.word	0x08006d60
 80061d8:	08006145 	.word	0x08006145

080061dc <__sfp>:
 80061dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061de:	4b1b      	ldr	r3, [pc, #108]	; (800624c <__sfp+0x70>)
 80061e0:	681e      	ldr	r6, [r3, #0]
 80061e2:	69b3      	ldr	r3, [r6, #24]
 80061e4:	4607      	mov	r7, r0
 80061e6:	b913      	cbnz	r3, 80061ee <__sfp+0x12>
 80061e8:	4630      	mov	r0, r6
 80061ea:	f7ff ffc7 	bl	800617c <__sinit>
 80061ee:	3648      	adds	r6, #72	; 0x48
 80061f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80061f4:	3b01      	subs	r3, #1
 80061f6:	d503      	bpl.n	8006200 <__sfp+0x24>
 80061f8:	6833      	ldr	r3, [r6, #0]
 80061fa:	b133      	cbz	r3, 800620a <__sfp+0x2e>
 80061fc:	6836      	ldr	r6, [r6, #0]
 80061fe:	e7f7      	b.n	80061f0 <__sfp+0x14>
 8006200:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006204:	b16d      	cbz	r5, 8006222 <__sfp+0x46>
 8006206:	3468      	adds	r4, #104	; 0x68
 8006208:	e7f4      	b.n	80061f4 <__sfp+0x18>
 800620a:	2104      	movs	r1, #4
 800620c:	4638      	mov	r0, r7
 800620e:	f7ff ff9f 	bl	8006150 <__sfmoreglue>
 8006212:	6030      	str	r0, [r6, #0]
 8006214:	2800      	cmp	r0, #0
 8006216:	d1f1      	bne.n	80061fc <__sfp+0x20>
 8006218:	230c      	movs	r3, #12
 800621a:	603b      	str	r3, [r7, #0]
 800621c:	4604      	mov	r4, r0
 800621e:	4620      	mov	r0, r4
 8006220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006222:	4b0b      	ldr	r3, [pc, #44]	; (8006250 <__sfp+0x74>)
 8006224:	6665      	str	r5, [r4, #100]	; 0x64
 8006226:	e9c4 5500 	strd	r5, r5, [r4]
 800622a:	60a5      	str	r5, [r4, #8]
 800622c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006230:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006234:	2208      	movs	r2, #8
 8006236:	4629      	mov	r1, r5
 8006238:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800623c:	f7ff fd6a 	bl	8005d14 <memset>
 8006240:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006244:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006248:	e7e9      	b.n	800621e <__sfp+0x42>
 800624a:	bf00      	nop
 800624c:	08006d60 	.word	0x08006d60
 8006250:	ffff0001 	.word	0xffff0001

08006254 <_fwalk_reent>:
 8006254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006258:	4680      	mov	r8, r0
 800625a:	4689      	mov	r9, r1
 800625c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006260:	2600      	movs	r6, #0
 8006262:	b914      	cbnz	r4, 800626a <_fwalk_reent+0x16>
 8006264:	4630      	mov	r0, r6
 8006266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800626a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800626e:	3f01      	subs	r7, #1
 8006270:	d501      	bpl.n	8006276 <_fwalk_reent+0x22>
 8006272:	6824      	ldr	r4, [r4, #0]
 8006274:	e7f5      	b.n	8006262 <_fwalk_reent+0xe>
 8006276:	89ab      	ldrh	r3, [r5, #12]
 8006278:	2b01      	cmp	r3, #1
 800627a:	d907      	bls.n	800628c <_fwalk_reent+0x38>
 800627c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006280:	3301      	adds	r3, #1
 8006282:	d003      	beq.n	800628c <_fwalk_reent+0x38>
 8006284:	4629      	mov	r1, r5
 8006286:	4640      	mov	r0, r8
 8006288:	47c8      	blx	r9
 800628a:	4306      	orrs	r6, r0
 800628c:	3568      	adds	r5, #104	; 0x68
 800628e:	e7ee      	b.n	800626e <_fwalk_reent+0x1a>

08006290 <__swhatbuf_r>:
 8006290:	b570      	push	{r4, r5, r6, lr}
 8006292:	460e      	mov	r6, r1
 8006294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006298:	2900      	cmp	r1, #0
 800629a:	b096      	sub	sp, #88	; 0x58
 800629c:	4614      	mov	r4, r2
 800629e:	461d      	mov	r5, r3
 80062a0:	da07      	bge.n	80062b2 <__swhatbuf_r+0x22>
 80062a2:	2300      	movs	r3, #0
 80062a4:	602b      	str	r3, [r5, #0]
 80062a6:	89b3      	ldrh	r3, [r6, #12]
 80062a8:	061a      	lsls	r2, r3, #24
 80062aa:	d410      	bmi.n	80062ce <__swhatbuf_r+0x3e>
 80062ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062b0:	e00e      	b.n	80062d0 <__swhatbuf_r+0x40>
 80062b2:	466a      	mov	r2, sp
 80062b4:	f000 fc36 	bl	8006b24 <_fstat_r>
 80062b8:	2800      	cmp	r0, #0
 80062ba:	dbf2      	blt.n	80062a2 <__swhatbuf_r+0x12>
 80062bc:	9a01      	ldr	r2, [sp, #4]
 80062be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80062c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80062c6:	425a      	negs	r2, r3
 80062c8:	415a      	adcs	r2, r3
 80062ca:	602a      	str	r2, [r5, #0]
 80062cc:	e7ee      	b.n	80062ac <__swhatbuf_r+0x1c>
 80062ce:	2340      	movs	r3, #64	; 0x40
 80062d0:	2000      	movs	r0, #0
 80062d2:	6023      	str	r3, [r4, #0]
 80062d4:	b016      	add	sp, #88	; 0x58
 80062d6:	bd70      	pop	{r4, r5, r6, pc}

080062d8 <__smakebuf_r>:
 80062d8:	898b      	ldrh	r3, [r1, #12]
 80062da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80062dc:	079d      	lsls	r5, r3, #30
 80062de:	4606      	mov	r6, r0
 80062e0:	460c      	mov	r4, r1
 80062e2:	d507      	bpl.n	80062f4 <__smakebuf_r+0x1c>
 80062e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80062e8:	6023      	str	r3, [r4, #0]
 80062ea:	6123      	str	r3, [r4, #16]
 80062ec:	2301      	movs	r3, #1
 80062ee:	6163      	str	r3, [r4, #20]
 80062f0:	b002      	add	sp, #8
 80062f2:	bd70      	pop	{r4, r5, r6, pc}
 80062f4:	ab01      	add	r3, sp, #4
 80062f6:	466a      	mov	r2, sp
 80062f8:	f7ff ffca 	bl	8006290 <__swhatbuf_r>
 80062fc:	9900      	ldr	r1, [sp, #0]
 80062fe:	4605      	mov	r5, r0
 8006300:	4630      	mov	r0, r6
 8006302:	f000 f877 	bl	80063f4 <_malloc_r>
 8006306:	b948      	cbnz	r0, 800631c <__smakebuf_r+0x44>
 8006308:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800630c:	059a      	lsls	r2, r3, #22
 800630e:	d4ef      	bmi.n	80062f0 <__smakebuf_r+0x18>
 8006310:	f023 0303 	bic.w	r3, r3, #3
 8006314:	f043 0302 	orr.w	r3, r3, #2
 8006318:	81a3      	strh	r3, [r4, #12]
 800631a:	e7e3      	b.n	80062e4 <__smakebuf_r+0xc>
 800631c:	4b0d      	ldr	r3, [pc, #52]	; (8006354 <__smakebuf_r+0x7c>)
 800631e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006320:	89a3      	ldrh	r3, [r4, #12]
 8006322:	6020      	str	r0, [r4, #0]
 8006324:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006328:	81a3      	strh	r3, [r4, #12]
 800632a:	9b00      	ldr	r3, [sp, #0]
 800632c:	6163      	str	r3, [r4, #20]
 800632e:	9b01      	ldr	r3, [sp, #4]
 8006330:	6120      	str	r0, [r4, #16]
 8006332:	b15b      	cbz	r3, 800634c <__smakebuf_r+0x74>
 8006334:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006338:	4630      	mov	r0, r6
 800633a:	f000 fc05 	bl	8006b48 <_isatty_r>
 800633e:	b128      	cbz	r0, 800634c <__smakebuf_r+0x74>
 8006340:	89a3      	ldrh	r3, [r4, #12]
 8006342:	f023 0303 	bic.w	r3, r3, #3
 8006346:	f043 0301 	orr.w	r3, r3, #1
 800634a:	81a3      	strh	r3, [r4, #12]
 800634c:	89a3      	ldrh	r3, [r4, #12]
 800634e:	431d      	orrs	r5, r3
 8006350:	81a5      	strh	r5, [r4, #12]
 8006352:	e7cd      	b.n	80062f0 <__smakebuf_r+0x18>
 8006354:	08006145 	.word	0x08006145

08006358 <_free_r>:
 8006358:	b538      	push	{r3, r4, r5, lr}
 800635a:	4605      	mov	r5, r0
 800635c:	2900      	cmp	r1, #0
 800635e:	d045      	beq.n	80063ec <_free_r+0x94>
 8006360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006364:	1f0c      	subs	r4, r1, #4
 8006366:	2b00      	cmp	r3, #0
 8006368:	bfb8      	it	lt
 800636a:	18e4      	addlt	r4, r4, r3
 800636c:	f000 fc0e 	bl	8006b8c <__malloc_lock>
 8006370:	4a1f      	ldr	r2, [pc, #124]	; (80063f0 <_free_r+0x98>)
 8006372:	6813      	ldr	r3, [r2, #0]
 8006374:	4610      	mov	r0, r2
 8006376:	b933      	cbnz	r3, 8006386 <_free_r+0x2e>
 8006378:	6063      	str	r3, [r4, #4]
 800637a:	6014      	str	r4, [r2, #0]
 800637c:	4628      	mov	r0, r5
 800637e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006382:	f000 bc04 	b.w	8006b8e <__malloc_unlock>
 8006386:	42a3      	cmp	r3, r4
 8006388:	d90c      	bls.n	80063a4 <_free_r+0x4c>
 800638a:	6821      	ldr	r1, [r4, #0]
 800638c:	1862      	adds	r2, r4, r1
 800638e:	4293      	cmp	r3, r2
 8006390:	bf04      	itt	eq
 8006392:	681a      	ldreq	r2, [r3, #0]
 8006394:	685b      	ldreq	r3, [r3, #4]
 8006396:	6063      	str	r3, [r4, #4]
 8006398:	bf04      	itt	eq
 800639a:	1852      	addeq	r2, r2, r1
 800639c:	6022      	streq	r2, [r4, #0]
 800639e:	6004      	str	r4, [r0, #0]
 80063a0:	e7ec      	b.n	800637c <_free_r+0x24>
 80063a2:	4613      	mov	r3, r2
 80063a4:	685a      	ldr	r2, [r3, #4]
 80063a6:	b10a      	cbz	r2, 80063ac <_free_r+0x54>
 80063a8:	42a2      	cmp	r2, r4
 80063aa:	d9fa      	bls.n	80063a2 <_free_r+0x4a>
 80063ac:	6819      	ldr	r1, [r3, #0]
 80063ae:	1858      	adds	r0, r3, r1
 80063b0:	42a0      	cmp	r0, r4
 80063b2:	d10b      	bne.n	80063cc <_free_r+0x74>
 80063b4:	6820      	ldr	r0, [r4, #0]
 80063b6:	4401      	add	r1, r0
 80063b8:	1858      	adds	r0, r3, r1
 80063ba:	4282      	cmp	r2, r0
 80063bc:	6019      	str	r1, [r3, #0]
 80063be:	d1dd      	bne.n	800637c <_free_r+0x24>
 80063c0:	6810      	ldr	r0, [r2, #0]
 80063c2:	6852      	ldr	r2, [r2, #4]
 80063c4:	605a      	str	r2, [r3, #4]
 80063c6:	4401      	add	r1, r0
 80063c8:	6019      	str	r1, [r3, #0]
 80063ca:	e7d7      	b.n	800637c <_free_r+0x24>
 80063cc:	d902      	bls.n	80063d4 <_free_r+0x7c>
 80063ce:	230c      	movs	r3, #12
 80063d0:	602b      	str	r3, [r5, #0]
 80063d2:	e7d3      	b.n	800637c <_free_r+0x24>
 80063d4:	6820      	ldr	r0, [r4, #0]
 80063d6:	1821      	adds	r1, r4, r0
 80063d8:	428a      	cmp	r2, r1
 80063da:	bf04      	itt	eq
 80063dc:	6811      	ldreq	r1, [r2, #0]
 80063de:	6852      	ldreq	r2, [r2, #4]
 80063e0:	6062      	str	r2, [r4, #4]
 80063e2:	bf04      	itt	eq
 80063e4:	1809      	addeq	r1, r1, r0
 80063e6:	6021      	streq	r1, [r4, #0]
 80063e8:	605c      	str	r4, [r3, #4]
 80063ea:	e7c7      	b.n	800637c <_free_r+0x24>
 80063ec:	bd38      	pop	{r3, r4, r5, pc}
 80063ee:	bf00      	nop
 80063f0:	20004054 	.word	0x20004054

080063f4 <_malloc_r>:
 80063f4:	b570      	push	{r4, r5, r6, lr}
 80063f6:	1ccd      	adds	r5, r1, #3
 80063f8:	f025 0503 	bic.w	r5, r5, #3
 80063fc:	3508      	adds	r5, #8
 80063fe:	2d0c      	cmp	r5, #12
 8006400:	bf38      	it	cc
 8006402:	250c      	movcc	r5, #12
 8006404:	2d00      	cmp	r5, #0
 8006406:	4606      	mov	r6, r0
 8006408:	db01      	blt.n	800640e <_malloc_r+0x1a>
 800640a:	42a9      	cmp	r1, r5
 800640c:	d903      	bls.n	8006416 <_malloc_r+0x22>
 800640e:	230c      	movs	r3, #12
 8006410:	6033      	str	r3, [r6, #0]
 8006412:	2000      	movs	r0, #0
 8006414:	bd70      	pop	{r4, r5, r6, pc}
 8006416:	f000 fbb9 	bl	8006b8c <__malloc_lock>
 800641a:	4a21      	ldr	r2, [pc, #132]	; (80064a0 <_malloc_r+0xac>)
 800641c:	6814      	ldr	r4, [r2, #0]
 800641e:	4621      	mov	r1, r4
 8006420:	b991      	cbnz	r1, 8006448 <_malloc_r+0x54>
 8006422:	4c20      	ldr	r4, [pc, #128]	; (80064a4 <_malloc_r+0xb0>)
 8006424:	6823      	ldr	r3, [r4, #0]
 8006426:	b91b      	cbnz	r3, 8006430 <_malloc_r+0x3c>
 8006428:	4630      	mov	r0, r6
 800642a:	f000 fb05 	bl	8006a38 <_sbrk_r>
 800642e:	6020      	str	r0, [r4, #0]
 8006430:	4629      	mov	r1, r5
 8006432:	4630      	mov	r0, r6
 8006434:	f000 fb00 	bl	8006a38 <_sbrk_r>
 8006438:	1c43      	adds	r3, r0, #1
 800643a:	d124      	bne.n	8006486 <_malloc_r+0x92>
 800643c:	230c      	movs	r3, #12
 800643e:	6033      	str	r3, [r6, #0]
 8006440:	4630      	mov	r0, r6
 8006442:	f000 fba4 	bl	8006b8e <__malloc_unlock>
 8006446:	e7e4      	b.n	8006412 <_malloc_r+0x1e>
 8006448:	680b      	ldr	r3, [r1, #0]
 800644a:	1b5b      	subs	r3, r3, r5
 800644c:	d418      	bmi.n	8006480 <_malloc_r+0x8c>
 800644e:	2b0b      	cmp	r3, #11
 8006450:	d90f      	bls.n	8006472 <_malloc_r+0x7e>
 8006452:	600b      	str	r3, [r1, #0]
 8006454:	50cd      	str	r5, [r1, r3]
 8006456:	18cc      	adds	r4, r1, r3
 8006458:	4630      	mov	r0, r6
 800645a:	f000 fb98 	bl	8006b8e <__malloc_unlock>
 800645e:	f104 000b 	add.w	r0, r4, #11
 8006462:	1d23      	adds	r3, r4, #4
 8006464:	f020 0007 	bic.w	r0, r0, #7
 8006468:	1ac3      	subs	r3, r0, r3
 800646a:	d0d3      	beq.n	8006414 <_malloc_r+0x20>
 800646c:	425a      	negs	r2, r3
 800646e:	50e2      	str	r2, [r4, r3]
 8006470:	e7d0      	b.n	8006414 <_malloc_r+0x20>
 8006472:	428c      	cmp	r4, r1
 8006474:	684b      	ldr	r3, [r1, #4]
 8006476:	bf16      	itet	ne
 8006478:	6063      	strne	r3, [r4, #4]
 800647a:	6013      	streq	r3, [r2, #0]
 800647c:	460c      	movne	r4, r1
 800647e:	e7eb      	b.n	8006458 <_malloc_r+0x64>
 8006480:	460c      	mov	r4, r1
 8006482:	6849      	ldr	r1, [r1, #4]
 8006484:	e7cc      	b.n	8006420 <_malloc_r+0x2c>
 8006486:	1cc4      	adds	r4, r0, #3
 8006488:	f024 0403 	bic.w	r4, r4, #3
 800648c:	42a0      	cmp	r0, r4
 800648e:	d005      	beq.n	800649c <_malloc_r+0xa8>
 8006490:	1a21      	subs	r1, r4, r0
 8006492:	4630      	mov	r0, r6
 8006494:	f000 fad0 	bl	8006a38 <_sbrk_r>
 8006498:	3001      	adds	r0, #1
 800649a:	d0cf      	beq.n	800643c <_malloc_r+0x48>
 800649c:	6025      	str	r5, [r4, #0]
 800649e:	e7db      	b.n	8006458 <_malloc_r+0x64>
 80064a0:	20004054 	.word	0x20004054
 80064a4:	20004058 	.word	0x20004058

080064a8 <__sfputc_r>:
 80064a8:	6893      	ldr	r3, [r2, #8]
 80064aa:	3b01      	subs	r3, #1
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	b410      	push	{r4}
 80064b0:	6093      	str	r3, [r2, #8]
 80064b2:	da08      	bge.n	80064c6 <__sfputc_r+0x1e>
 80064b4:	6994      	ldr	r4, [r2, #24]
 80064b6:	42a3      	cmp	r3, r4
 80064b8:	db01      	blt.n	80064be <__sfputc_r+0x16>
 80064ba:	290a      	cmp	r1, #10
 80064bc:	d103      	bne.n	80064c6 <__sfputc_r+0x1e>
 80064be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064c2:	f7ff bcab 	b.w	8005e1c <__swbuf_r>
 80064c6:	6813      	ldr	r3, [r2, #0]
 80064c8:	1c58      	adds	r0, r3, #1
 80064ca:	6010      	str	r0, [r2, #0]
 80064cc:	7019      	strb	r1, [r3, #0]
 80064ce:	4608      	mov	r0, r1
 80064d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064d4:	4770      	bx	lr

080064d6 <__sfputs_r>:
 80064d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064d8:	4606      	mov	r6, r0
 80064da:	460f      	mov	r7, r1
 80064dc:	4614      	mov	r4, r2
 80064de:	18d5      	adds	r5, r2, r3
 80064e0:	42ac      	cmp	r4, r5
 80064e2:	d101      	bne.n	80064e8 <__sfputs_r+0x12>
 80064e4:	2000      	movs	r0, #0
 80064e6:	e007      	b.n	80064f8 <__sfputs_r+0x22>
 80064e8:	463a      	mov	r2, r7
 80064ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064ee:	4630      	mov	r0, r6
 80064f0:	f7ff ffda 	bl	80064a8 <__sfputc_r>
 80064f4:	1c43      	adds	r3, r0, #1
 80064f6:	d1f3      	bne.n	80064e0 <__sfputs_r+0xa>
 80064f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080064fc <_vfiprintf_r>:
 80064fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006500:	460c      	mov	r4, r1
 8006502:	b09d      	sub	sp, #116	; 0x74
 8006504:	4617      	mov	r7, r2
 8006506:	461d      	mov	r5, r3
 8006508:	4606      	mov	r6, r0
 800650a:	b118      	cbz	r0, 8006514 <_vfiprintf_r+0x18>
 800650c:	6983      	ldr	r3, [r0, #24]
 800650e:	b90b      	cbnz	r3, 8006514 <_vfiprintf_r+0x18>
 8006510:	f7ff fe34 	bl	800617c <__sinit>
 8006514:	4b7c      	ldr	r3, [pc, #496]	; (8006708 <_vfiprintf_r+0x20c>)
 8006516:	429c      	cmp	r4, r3
 8006518:	d158      	bne.n	80065cc <_vfiprintf_r+0xd0>
 800651a:	6874      	ldr	r4, [r6, #4]
 800651c:	89a3      	ldrh	r3, [r4, #12]
 800651e:	0718      	lsls	r0, r3, #28
 8006520:	d55e      	bpl.n	80065e0 <_vfiprintf_r+0xe4>
 8006522:	6923      	ldr	r3, [r4, #16]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d05b      	beq.n	80065e0 <_vfiprintf_r+0xe4>
 8006528:	2300      	movs	r3, #0
 800652a:	9309      	str	r3, [sp, #36]	; 0x24
 800652c:	2320      	movs	r3, #32
 800652e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006532:	2330      	movs	r3, #48	; 0x30
 8006534:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006538:	9503      	str	r5, [sp, #12]
 800653a:	f04f 0b01 	mov.w	fp, #1
 800653e:	46b8      	mov	r8, r7
 8006540:	4645      	mov	r5, r8
 8006542:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006546:	b10b      	cbz	r3, 800654c <_vfiprintf_r+0x50>
 8006548:	2b25      	cmp	r3, #37	; 0x25
 800654a:	d154      	bne.n	80065f6 <_vfiprintf_r+0xfa>
 800654c:	ebb8 0a07 	subs.w	sl, r8, r7
 8006550:	d00b      	beq.n	800656a <_vfiprintf_r+0x6e>
 8006552:	4653      	mov	r3, sl
 8006554:	463a      	mov	r2, r7
 8006556:	4621      	mov	r1, r4
 8006558:	4630      	mov	r0, r6
 800655a:	f7ff ffbc 	bl	80064d6 <__sfputs_r>
 800655e:	3001      	adds	r0, #1
 8006560:	f000 80c2 	beq.w	80066e8 <_vfiprintf_r+0x1ec>
 8006564:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006566:	4453      	add	r3, sl
 8006568:	9309      	str	r3, [sp, #36]	; 0x24
 800656a:	f898 3000 	ldrb.w	r3, [r8]
 800656e:	2b00      	cmp	r3, #0
 8006570:	f000 80ba 	beq.w	80066e8 <_vfiprintf_r+0x1ec>
 8006574:	2300      	movs	r3, #0
 8006576:	f04f 32ff 	mov.w	r2, #4294967295
 800657a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800657e:	9304      	str	r3, [sp, #16]
 8006580:	9307      	str	r3, [sp, #28]
 8006582:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006586:	931a      	str	r3, [sp, #104]	; 0x68
 8006588:	46a8      	mov	r8, r5
 800658a:	2205      	movs	r2, #5
 800658c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006590:	485e      	ldr	r0, [pc, #376]	; (800670c <_vfiprintf_r+0x210>)
 8006592:	f7f9 fe2d 	bl	80001f0 <memchr>
 8006596:	9b04      	ldr	r3, [sp, #16]
 8006598:	bb78      	cbnz	r0, 80065fa <_vfiprintf_r+0xfe>
 800659a:	06d9      	lsls	r1, r3, #27
 800659c:	bf44      	itt	mi
 800659e:	2220      	movmi	r2, #32
 80065a0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80065a4:	071a      	lsls	r2, r3, #28
 80065a6:	bf44      	itt	mi
 80065a8:	222b      	movmi	r2, #43	; 0x2b
 80065aa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80065ae:	782a      	ldrb	r2, [r5, #0]
 80065b0:	2a2a      	cmp	r2, #42	; 0x2a
 80065b2:	d02a      	beq.n	800660a <_vfiprintf_r+0x10e>
 80065b4:	9a07      	ldr	r2, [sp, #28]
 80065b6:	46a8      	mov	r8, r5
 80065b8:	2000      	movs	r0, #0
 80065ba:	250a      	movs	r5, #10
 80065bc:	4641      	mov	r1, r8
 80065be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065c2:	3b30      	subs	r3, #48	; 0x30
 80065c4:	2b09      	cmp	r3, #9
 80065c6:	d969      	bls.n	800669c <_vfiprintf_r+0x1a0>
 80065c8:	b360      	cbz	r0, 8006624 <_vfiprintf_r+0x128>
 80065ca:	e024      	b.n	8006616 <_vfiprintf_r+0x11a>
 80065cc:	4b50      	ldr	r3, [pc, #320]	; (8006710 <_vfiprintf_r+0x214>)
 80065ce:	429c      	cmp	r4, r3
 80065d0:	d101      	bne.n	80065d6 <_vfiprintf_r+0xda>
 80065d2:	68b4      	ldr	r4, [r6, #8]
 80065d4:	e7a2      	b.n	800651c <_vfiprintf_r+0x20>
 80065d6:	4b4f      	ldr	r3, [pc, #316]	; (8006714 <_vfiprintf_r+0x218>)
 80065d8:	429c      	cmp	r4, r3
 80065da:	bf08      	it	eq
 80065dc:	68f4      	ldreq	r4, [r6, #12]
 80065de:	e79d      	b.n	800651c <_vfiprintf_r+0x20>
 80065e0:	4621      	mov	r1, r4
 80065e2:	4630      	mov	r0, r6
 80065e4:	f7ff fc6c 	bl	8005ec0 <__swsetup_r>
 80065e8:	2800      	cmp	r0, #0
 80065ea:	d09d      	beq.n	8006528 <_vfiprintf_r+0x2c>
 80065ec:	f04f 30ff 	mov.w	r0, #4294967295
 80065f0:	b01d      	add	sp, #116	; 0x74
 80065f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065f6:	46a8      	mov	r8, r5
 80065f8:	e7a2      	b.n	8006540 <_vfiprintf_r+0x44>
 80065fa:	4a44      	ldr	r2, [pc, #272]	; (800670c <_vfiprintf_r+0x210>)
 80065fc:	1a80      	subs	r0, r0, r2
 80065fe:	fa0b f000 	lsl.w	r0, fp, r0
 8006602:	4318      	orrs	r0, r3
 8006604:	9004      	str	r0, [sp, #16]
 8006606:	4645      	mov	r5, r8
 8006608:	e7be      	b.n	8006588 <_vfiprintf_r+0x8c>
 800660a:	9a03      	ldr	r2, [sp, #12]
 800660c:	1d11      	adds	r1, r2, #4
 800660e:	6812      	ldr	r2, [r2, #0]
 8006610:	9103      	str	r1, [sp, #12]
 8006612:	2a00      	cmp	r2, #0
 8006614:	db01      	blt.n	800661a <_vfiprintf_r+0x11e>
 8006616:	9207      	str	r2, [sp, #28]
 8006618:	e004      	b.n	8006624 <_vfiprintf_r+0x128>
 800661a:	4252      	negs	r2, r2
 800661c:	f043 0302 	orr.w	r3, r3, #2
 8006620:	9207      	str	r2, [sp, #28]
 8006622:	9304      	str	r3, [sp, #16]
 8006624:	f898 3000 	ldrb.w	r3, [r8]
 8006628:	2b2e      	cmp	r3, #46	; 0x2e
 800662a:	d10e      	bne.n	800664a <_vfiprintf_r+0x14e>
 800662c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006630:	2b2a      	cmp	r3, #42	; 0x2a
 8006632:	d138      	bne.n	80066a6 <_vfiprintf_r+0x1aa>
 8006634:	9b03      	ldr	r3, [sp, #12]
 8006636:	1d1a      	adds	r2, r3, #4
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	9203      	str	r2, [sp, #12]
 800663c:	2b00      	cmp	r3, #0
 800663e:	bfb8      	it	lt
 8006640:	f04f 33ff 	movlt.w	r3, #4294967295
 8006644:	f108 0802 	add.w	r8, r8, #2
 8006648:	9305      	str	r3, [sp, #20]
 800664a:	4d33      	ldr	r5, [pc, #204]	; (8006718 <_vfiprintf_r+0x21c>)
 800664c:	f898 1000 	ldrb.w	r1, [r8]
 8006650:	2203      	movs	r2, #3
 8006652:	4628      	mov	r0, r5
 8006654:	f7f9 fdcc 	bl	80001f0 <memchr>
 8006658:	b140      	cbz	r0, 800666c <_vfiprintf_r+0x170>
 800665a:	2340      	movs	r3, #64	; 0x40
 800665c:	1b40      	subs	r0, r0, r5
 800665e:	fa03 f000 	lsl.w	r0, r3, r0
 8006662:	9b04      	ldr	r3, [sp, #16]
 8006664:	4303      	orrs	r3, r0
 8006666:	f108 0801 	add.w	r8, r8, #1
 800666a:	9304      	str	r3, [sp, #16]
 800666c:	f898 1000 	ldrb.w	r1, [r8]
 8006670:	482a      	ldr	r0, [pc, #168]	; (800671c <_vfiprintf_r+0x220>)
 8006672:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006676:	2206      	movs	r2, #6
 8006678:	f108 0701 	add.w	r7, r8, #1
 800667c:	f7f9 fdb8 	bl	80001f0 <memchr>
 8006680:	2800      	cmp	r0, #0
 8006682:	d037      	beq.n	80066f4 <_vfiprintf_r+0x1f8>
 8006684:	4b26      	ldr	r3, [pc, #152]	; (8006720 <_vfiprintf_r+0x224>)
 8006686:	bb1b      	cbnz	r3, 80066d0 <_vfiprintf_r+0x1d4>
 8006688:	9b03      	ldr	r3, [sp, #12]
 800668a:	3307      	adds	r3, #7
 800668c:	f023 0307 	bic.w	r3, r3, #7
 8006690:	3308      	adds	r3, #8
 8006692:	9303      	str	r3, [sp, #12]
 8006694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006696:	444b      	add	r3, r9
 8006698:	9309      	str	r3, [sp, #36]	; 0x24
 800669a:	e750      	b.n	800653e <_vfiprintf_r+0x42>
 800669c:	fb05 3202 	mla	r2, r5, r2, r3
 80066a0:	2001      	movs	r0, #1
 80066a2:	4688      	mov	r8, r1
 80066a4:	e78a      	b.n	80065bc <_vfiprintf_r+0xc0>
 80066a6:	2300      	movs	r3, #0
 80066a8:	f108 0801 	add.w	r8, r8, #1
 80066ac:	9305      	str	r3, [sp, #20]
 80066ae:	4619      	mov	r1, r3
 80066b0:	250a      	movs	r5, #10
 80066b2:	4640      	mov	r0, r8
 80066b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066b8:	3a30      	subs	r2, #48	; 0x30
 80066ba:	2a09      	cmp	r2, #9
 80066bc:	d903      	bls.n	80066c6 <_vfiprintf_r+0x1ca>
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d0c3      	beq.n	800664a <_vfiprintf_r+0x14e>
 80066c2:	9105      	str	r1, [sp, #20]
 80066c4:	e7c1      	b.n	800664a <_vfiprintf_r+0x14e>
 80066c6:	fb05 2101 	mla	r1, r5, r1, r2
 80066ca:	2301      	movs	r3, #1
 80066cc:	4680      	mov	r8, r0
 80066ce:	e7f0      	b.n	80066b2 <_vfiprintf_r+0x1b6>
 80066d0:	ab03      	add	r3, sp, #12
 80066d2:	9300      	str	r3, [sp, #0]
 80066d4:	4622      	mov	r2, r4
 80066d6:	4b13      	ldr	r3, [pc, #76]	; (8006724 <_vfiprintf_r+0x228>)
 80066d8:	a904      	add	r1, sp, #16
 80066da:	4630      	mov	r0, r6
 80066dc:	f3af 8000 	nop.w
 80066e0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80066e4:	4681      	mov	r9, r0
 80066e6:	d1d5      	bne.n	8006694 <_vfiprintf_r+0x198>
 80066e8:	89a3      	ldrh	r3, [r4, #12]
 80066ea:	065b      	lsls	r3, r3, #25
 80066ec:	f53f af7e 	bmi.w	80065ec <_vfiprintf_r+0xf0>
 80066f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80066f2:	e77d      	b.n	80065f0 <_vfiprintf_r+0xf4>
 80066f4:	ab03      	add	r3, sp, #12
 80066f6:	9300      	str	r3, [sp, #0]
 80066f8:	4622      	mov	r2, r4
 80066fa:	4b0a      	ldr	r3, [pc, #40]	; (8006724 <_vfiprintf_r+0x228>)
 80066fc:	a904      	add	r1, sp, #16
 80066fe:	4630      	mov	r0, r6
 8006700:	f000 f888 	bl	8006814 <_printf_i>
 8006704:	e7ec      	b.n	80066e0 <_vfiprintf_r+0x1e4>
 8006706:	bf00      	nop
 8006708:	08006d84 	.word	0x08006d84
 800670c:	08006dc4 	.word	0x08006dc4
 8006710:	08006da4 	.word	0x08006da4
 8006714:	08006d64 	.word	0x08006d64
 8006718:	08006dca 	.word	0x08006dca
 800671c:	08006dce 	.word	0x08006dce
 8006720:	00000000 	.word	0x00000000
 8006724:	080064d7 	.word	0x080064d7

08006728 <_printf_common>:
 8006728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800672c:	4691      	mov	r9, r2
 800672e:	461f      	mov	r7, r3
 8006730:	688a      	ldr	r2, [r1, #8]
 8006732:	690b      	ldr	r3, [r1, #16]
 8006734:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006738:	4293      	cmp	r3, r2
 800673a:	bfb8      	it	lt
 800673c:	4613      	movlt	r3, r2
 800673e:	f8c9 3000 	str.w	r3, [r9]
 8006742:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006746:	4606      	mov	r6, r0
 8006748:	460c      	mov	r4, r1
 800674a:	b112      	cbz	r2, 8006752 <_printf_common+0x2a>
 800674c:	3301      	adds	r3, #1
 800674e:	f8c9 3000 	str.w	r3, [r9]
 8006752:	6823      	ldr	r3, [r4, #0]
 8006754:	0699      	lsls	r1, r3, #26
 8006756:	bf42      	ittt	mi
 8006758:	f8d9 3000 	ldrmi.w	r3, [r9]
 800675c:	3302      	addmi	r3, #2
 800675e:	f8c9 3000 	strmi.w	r3, [r9]
 8006762:	6825      	ldr	r5, [r4, #0]
 8006764:	f015 0506 	ands.w	r5, r5, #6
 8006768:	d107      	bne.n	800677a <_printf_common+0x52>
 800676a:	f104 0a19 	add.w	sl, r4, #25
 800676e:	68e3      	ldr	r3, [r4, #12]
 8006770:	f8d9 2000 	ldr.w	r2, [r9]
 8006774:	1a9b      	subs	r3, r3, r2
 8006776:	42ab      	cmp	r3, r5
 8006778:	dc28      	bgt.n	80067cc <_printf_common+0xa4>
 800677a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800677e:	6822      	ldr	r2, [r4, #0]
 8006780:	3300      	adds	r3, #0
 8006782:	bf18      	it	ne
 8006784:	2301      	movne	r3, #1
 8006786:	0692      	lsls	r2, r2, #26
 8006788:	d42d      	bmi.n	80067e6 <_printf_common+0xbe>
 800678a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800678e:	4639      	mov	r1, r7
 8006790:	4630      	mov	r0, r6
 8006792:	47c0      	blx	r8
 8006794:	3001      	adds	r0, #1
 8006796:	d020      	beq.n	80067da <_printf_common+0xb2>
 8006798:	6823      	ldr	r3, [r4, #0]
 800679a:	68e5      	ldr	r5, [r4, #12]
 800679c:	f8d9 2000 	ldr.w	r2, [r9]
 80067a0:	f003 0306 	and.w	r3, r3, #6
 80067a4:	2b04      	cmp	r3, #4
 80067a6:	bf08      	it	eq
 80067a8:	1aad      	subeq	r5, r5, r2
 80067aa:	68a3      	ldr	r3, [r4, #8]
 80067ac:	6922      	ldr	r2, [r4, #16]
 80067ae:	bf0c      	ite	eq
 80067b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067b4:	2500      	movne	r5, #0
 80067b6:	4293      	cmp	r3, r2
 80067b8:	bfc4      	itt	gt
 80067ba:	1a9b      	subgt	r3, r3, r2
 80067bc:	18ed      	addgt	r5, r5, r3
 80067be:	f04f 0900 	mov.w	r9, #0
 80067c2:	341a      	adds	r4, #26
 80067c4:	454d      	cmp	r5, r9
 80067c6:	d11a      	bne.n	80067fe <_printf_common+0xd6>
 80067c8:	2000      	movs	r0, #0
 80067ca:	e008      	b.n	80067de <_printf_common+0xb6>
 80067cc:	2301      	movs	r3, #1
 80067ce:	4652      	mov	r2, sl
 80067d0:	4639      	mov	r1, r7
 80067d2:	4630      	mov	r0, r6
 80067d4:	47c0      	blx	r8
 80067d6:	3001      	adds	r0, #1
 80067d8:	d103      	bne.n	80067e2 <_printf_common+0xba>
 80067da:	f04f 30ff 	mov.w	r0, #4294967295
 80067de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067e2:	3501      	adds	r5, #1
 80067e4:	e7c3      	b.n	800676e <_printf_common+0x46>
 80067e6:	18e1      	adds	r1, r4, r3
 80067e8:	1c5a      	adds	r2, r3, #1
 80067ea:	2030      	movs	r0, #48	; 0x30
 80067ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80067f0:	4422      	add	r2, r4
 80067f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80067f6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80067fa:	3302      	adds	r3, #2
 80067fc:	e7c5      	b.n	800678a <_printf_common+0x62>
 80067fe:	2301      	movs	r3, #1
 8006800:	4622      	mov	r2, r4
 8006802:	4639      	mov	r1, r7
 8006804:	4630      	mov	r0, r6
 8006806:	47c0      	blx	r8
 8006808:	3001      	adds	r0, #1
 800680a:	d0e6      	beq.n	80067da <_printf_common+0xb2>
 800680c:	f109 0901 	add.w	r9, r9, #1
 8006810:	e7d8      	b.n	80067c4 <_printf_common+0x9c>
	...

08006814 <_printf_i>:
 8006814:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006818:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800681c:	460c      	mov	r4, r1
 800681e:	7e09      	ldrb	r1, [r1, #24]
 8006820:	b085      	sub	sp, #20
 8006822:	296e      	cmp	r1, #110	; 0x6e
 8006824:	4617      	mov	r7, r2
 8006826:	4606      	mov	r6, r0
 8006828:	4698      	mov	r8, r3
 800682a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800682c:	f000 80b3 	beq.w	8006996 <_printf_i+0x182>
 8006830:	d822      	bhi.n	8006878 <_printf_i+0x64>
 8006832:	2963      	cmp	r1, #99	; 0x63
 8006834:	d036      	beq.n	80068a4 <_printf_i+0x90>
 8006836:	d80a      	bhi.n	800684e <_printf_i+0x3a>
 8006838:	2900      	cmp	r1, #0
 800683a:	f000 80b9 	beq.w	80069b0 <_printf_i+0x19c>
 800683e:	2958      	cmp	r1, #88	; 0x58
 8006840:	f000 8083 	beq.w	800694a <_printf_i+0x136>
 8006844:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006848:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800684c:	e032      	b.n	80068b4 <_printf_i+0xa0>
 800684e:	2964      	cmp	r1, #100	; 0x64
 8006850:	d001      	beq.n	8006856 <_printf_i+0x42>
 8006852:	2969      	cmp	r1, #105	; 0x69
 8006854:	d1f6      	bne.n	8006844 <_printf_i+0x30>
 8006856:	6820      	ldr	r0, [r4, #0]
 8006858:	6813      	ldr	r3, [r2, #0]
 800685a:	0605      	lsls	r5, r0, #24
 800685c:	f103 0104 	add.w	r1, r3, #4
 8006860:	d52a      	bpl.n	80068b8 <_printf_i+0xa4>
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	6011      	str	r1, [r2, #0]
 8006866:	2b00      	cmp	r3, #0
 8006868:	da03      	bge.n	8006872 <_printf_i+0x5e>
 800686a:	222d      	movs	r2, #45	; 0x2d
 800686c:	425b      	negs	r3, r3
 800686e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006872:	486f      	ldr	r0, [pc, #444]	; (8006a30 <_printf_i+0x21c>)
 8006874:	220a      	movs	r2, #10
 8006876:	e039      	b.n	80068ec <_printf_i+0xd8>
 8006878:	2973      	cmp	r1, #115	; 0x73
 800687a:	f000 809d 	beq.w	80069b8 <_printf_i+0x1a4>
 800687e:	d808      	bhi.n	8006892 <_printf_i+0x7e>
 8006880:	296f      	cmp	r1, #111	; 0x6f
 8006882:	d020      	beq.n	80068c6 <_printf_i+0xb2>
 8006884:	2970      	cmp	r1, #112	; 0x70
 8006886:	d1dd      	bne.n	8006844 <_printf_i+0x30>
 8006888:	6823      	ldr	r3, [r4, #0]
 800688a:	f043 0320 	orr.w	r3, r3, #32
 800688e:	6023      	str	r3, [r4, #0]
 8006890:	e003      	b.n	800689a <_printf_i+0x86>
 8006892:	2975      	cmp	r1, #117	; 0x75
 8006894:	d017      	beq.n	80068c6 <_printf_i+0xb2>
 8006896:	2978      	cmp	r1, #120	; 0x78
 8006898:	d1d4      	bne.n	8006844 <_printf_i+0x30>
 800689a:	2378      	movs	r3, #120	; 0x78
 800689c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80068a0:	4864      	ldr	r0, [pc, #400]	; (8006a34 <_printf_i+0x220>)
 80068a2:	e055      	b.n	8006950 <_printf_i+0x13c>
 80068a4:	6813      	ldr	r3, [r2, #0]
 80068a6:	1d19      	adds	r1, r3, #4
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	6011      	str	r1, [r2, #0]
 80068ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80068b4:	2301      	movs	r3, #1
 80068b6:	e08c      	b.n	80069d2 <_printf_i+0x1be>
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	6011      	str	r1, [r2, #0]
 80068bc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80068c0:	bf18      	it	ne
 80068c2:	b21b      	sxthne	r3, r3
 80068c4:	e7cf      	b.n	8006866 <_printf_i+0x52>
 80068c6:	6813      	ldr	r3, [r2, #0]
 80068c8:	6825      	ldr	r5, [r4, #0]
 80068ca:	1d18      	adds	r0, r3, #4
 80068cc:	6010      	str	r0, [r2, #0]
 80068ce:	0628      	lsls	r0, r5, #24
 80068d0:	d501      	bpl.n	80068d6 <_printf_i+0xc2>
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	e002      	b.n	80068dc <_printf_i+0xc8>
 80068d6:	0668      	lsls	r0, r5, #25
 80068d8:	d5fb      	bpl.n	80068d2 <_printf_i+0xbe>
 80068da:	881b      	ldrh	r3, [r3, #0]
 80068dc:	4854      	ldr	r0, [pc, #336]	; (8006a30 <_printf_i+0x21c>)
 80068de:	296f      	cmp	r1, #111	; 0x6f
 80068e0:	bf14      	ite	ne
 80068e2:	220a      	movne	r2, #10
 80068e4:	2208      	moveq	r2, #8
 80068e6:	2100      	movs	r1, #0
 80068e8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80068ec:	6865      	ldr	r5, [r4, #4]
 80068ee:	60a5      	str	r5, [r4, #8]
 80068f0:	2d00      	cmp	r5, #0
 80068f2:	f2c0 8095 	blt.w	8006a20 <_printf_i+0x20c>
 80068f6:	6821      	ldr	r1, [r4, #0]
 80068f8:	f021 0104 	bic.w	r1, r1, #4
 80068fc:	6021      	str	r1, [r4, #0]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d13d      	bne.n	800697e <_printf_i+0x16a>
 8006902:	2d00      	cmp	r5, #0
 8006904:	f040 808e 	bne.w	8006a24 <_printf_i+0x210>
 8006908:	4665      	mov	r5, ip
 800690a:	2a08      	cmp	r2, #8
 800690c:	d10b      	bne.n	8006926 <_printf_i+0x112>
 800690e:	6823      	ldr	r3, [r4, #0]
 8006910:	07db      	lsls	r3, r3, #31
 8006912:	d508      	bpl.n	8006926 <_printf_i+0x112>
 8006914:	6923      	ldr	r3, [r4, #16]
 8006916:	6862      	ldr	r2, [r4, #4]
 8006918:	429a      	cmp	r2, r3
 800691a:	bfde      	ittt	le
 800691c:	2330      	movle	r3, #48	; 0x30
 800691e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006922:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006926:	ebac 0305 	sub.w	r3, ip, r5
 800692a:	6123      	str	r3, [r4, #16]
 800692c:	f8cd 8000 	str.w	r8, [sp]
 8006930:	463b      	mov	r3, r7
 8006932:	aa03      	add	r2, sp, #12
 8006934:	4621      	mov	r1, r4
 8006936:	4630      	mov	r0, r6
 8006938:	f7ff fef6 	bl	8006728 <_printf_common>
 800693c:	3001      	adds	r0, #1
 800693e:	d14d      	bne.n	80069dc <_printf_i+0x1c8>
 8006940:	f04f 30ff 	mov.w	r0, #4294967295
 8006944:	b005      	add	sp, #20
 8006946:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800694a:	4839      	ldr	r0, [pc, #228]	; (8006a30 <_printf_i+0x21c>)
 800694c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006950:	6813      	ldr	r3, [r2, #0]
 8006952:	6821      	ldr	r1, [r4, #0]
 8006954:	1d1d      	adds	r5, r3, #4
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	6015      	str	r5, [r2, #0]
 800695a:	060a      	lsls	r2, r1, #24
 800695c:	d50b      	bpl.n	8006976 <_printf_i+0x162>
 800695e:	07ca      	lsls	r2, r1, #31
 8006960:	bf44      	itt	mi
 8006962:	f041 0120 	orrmi.w	r1, r1, #32
 8006966:	6021      	strmi	r1, [r4, #0]
 8006968:	b91b      	cbnz	r3, 8006972 <_printf_i+0x15e>
 800696a:	6822      	ldr	r2, [r4, #0]
 800696c:	f022 0220 	bic.w	r2, r2, #32
 8006970:	6022      	str	r2, [r4, #0]
 8006972:	2210      	movs	r2, #16
 8006974:	e7b7      	b.n	80068e6 <_printf_i+0xd2>
 8006976:	064d      	lsls	r5, r1, #25
 8006978:	bf48      	it	mi
 800697a:	b29b      	uxthmi	r3, r3
 800697c:	e7ef      	b.n	800695e <_printf_i+0x14a>
 800697e:	4665      	mov	r5, ip
 8006980:	fbb3 f1f2 	udiv	r1, r3, r2
 8006984:	fb02 3311 	mls	r3, r2, r1, r3
 8006988:	5cc3      	ldrb	r3, [r0, r3]
 800698a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800698e:	460b      	mov	r3, r1
 8006990:	2900      	cmp	r1, #0
 8006992:	d1f5      	bne.n	8006980 <_printf_i+0x16c>
 8006994:	e7b9      	b.n	800690a <_printf_i+0xf6>
 8006996:	6813      	ldr	r3, [r2, #0]
 8006998:	6825      	ldr	r5, [r4, #0]
 800699a:	6961      	ldr	r1, [r4, #20]
 800699c:	1d18      	adds	r0, r3, #4
 800699e:	6010      	str	r0, [r2, #0]
 80069a0:	0628      	lsls	r0, r5, #24
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	d501      	bpl.n	80069aa <_printf_i+0x196>
 80069a6:	6019      	str	r1, [r3, #0]
 80069a8:	e002      	b.n	80069b0 <_printf_i+0x19c>
 80069aa:	066a      	lsls	r2, r5, #25
 80069ac:	d5fb      	bpl.n	80069a6 <_printf_i+0x192>
 80069ae:	8019      	strh	r1, [r3, #0]
 80069b0:	2300      	movs	r3, #0
 80069b2:	6123      	str	r3, [r4, #16]
 80069b4:	4665      	mov	r5, ip
 80069b6:	e7b9      	b.n	800692c <_printf_i+0x118>
 80069b8:	6813      	ldr	r3, [r2, #0]
 80069ba:	1d19      	adds	r1, r3, #4
 80069bc:	6011      	str	r1, [r2, #0]
 80069be:	681d      	ldr	r5, [r3, #0]
 80069c0:	6862      	ldr	r2, [r4, #4]
 80069c2:	2100      	movs	r1, #0
 80069c4:	4628      	mov	r0, r5
 80069c6:	f7f9 fc13 	bl	80001f0 <memchr>
 80069ca:	b108      	cbz	r0, 80069d0 <_printf_i+0x1bc>
 80069cc:	1b40      	subs	r0, r0, r5
 80069ce:	6060      	str	r0, [r4, #4]
 80069d0:	6863      	ldr	r3, [r4, #4]
 80069d2:	6123      	str	r3, [r4, #16]
 80069d4:	2300      	movs	r3, #0
 80069d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069da:	e7a7      	b.n	800692c <_printf_i+0x118>
 80069dc:	6923      	ldr	r3, [r4, #16]
 80069de:	462a      	mov	r2, r5
 80069e0:	4639      	mov	r1, r7
 80069e2:	4630      	mov	r0, r6
 80069e4:	47c0      	blx	r8
 80069e6:	3001      	adds	r0, #1
 80069e8:	d0aa      	beq.n	8006940 <_printf_i+0x12c>
 80069ea:	6823      	ldr	r3, [r4, #0]
 80069ec:	079b      	lsls	r3, r3, #30
 80069ee:	d413      	bmi.n	8006a18 <_printf_i+0x204>
 80069f0:	68e0      	ldr	r0, [r4, #12]
 80069f2:	9b03      	ldr	r3, [sp, #12]
 80069f4:	4298      	cmp	r0, r3
 80069f6:	bfb8      	it	lt
 80069f8:	4618      	movlt	r0, r3
 80069fa:	e7a3      	b.n	8006944 <_printf_i+0x130>
 80069fc:	2301      	movs	r3, #1
 80069fe:	464a      	mov	r2, r9
 8006a00:	4639      	mov	r1, r7
 8006a02:	4630      	mov	r0, r6
 8006a04:	47c0      	blx	r8
 8006a06:	3001      	adds	r0, #1
 8006a08:	d09a      	beq.n	8006940 <_printf_i+0x12c>
 8006a0a:	3501      	adds	r5, #1
 8006a0c:	68e3      	ldr	r3, [r4, #12]
 8006a0e:	9a03      	ldr	r2, [sp, #12]
 8006a10:	1a9b      	subs	r3, r3, r2
 8006a12:	42ab      	cmp	r3, r5
 8006a14:	dcf2      	bgt.n	80069fc <_printf_i+0x1e8>
 8006a16:	e7eb      	b.n	80069f0 <_printf_i+0x1dc>
 8006a18:	2500      	movs	r5, #0
 8006a1a:	f104 0919 	add.w	r9, r4, #25
 8006a1e:	e7f5      	b.n	8006a0c <_printf_i+0x1f8>
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d1ac      	bne.n	800697e <_printf_i+0x16a>
 8006a24:	7803      	ldrb	r3, [r0, #0]
 8006a26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a2a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a2e:	e76c      	b.n	800690a <_printf_i+0xf6>
 8006a30:	08006dd5 	.word	0x08006dd5
 8006a34:	08006de6 	.word	0x08006de6

08006a38 <_sbrk_r>:
 8006a38:	b538      	push	{r3, r4, r5, lr}
 8006a3a:	4c06      	ldr	r4, [pc, #24]	; (8006a54 <_sbrk_r+0x1c>)
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	4605      	mov	r5, r0
 8006a40:	4608      	mov	r0, r1
 8006a42:	6023      	str	r3, [r4, #0]
 8006a44:	f7fa fc8e 	bl	8001364 <_sbrk>
 8006a48:	1c43      	adds	r3, r0, #1
 8006a4a:	d102      	bne.n	8006a52 <_sbrk_r+0x1a>
 8006a4c:	6823      	ldr	r3, [r4, #0]
 8006a4e:	b103      	cbz	r3, 8006a52 <_sbrk_r+0x1a>
 8006a50:	602b      	str	r3, [r5, #0]
 8006a52:	bd38      	pop	{r3, r4, r5, pc}
 8006a54:	200041bc 	.word	0x200041bc

08006a58 <__sread>:
 8006a58:	b510      	push	{r4, lr}
 8006a5a:	460c      	mov	r4, r1
 8006a5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a60:	f000 f896 	bl	8006b90 <_read_r>
 8006a64:	2800      	cmp	r0, #0
 8006a66:	bfab      	itete	ge
 8006a68:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a6a:	89a3      	ldrhlt	r3, [r4, #12]
 8006a6c:	181b      	addge	r3, r3, r0
 8006a6e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a72:	bfac      	ite	ge
 8006a74:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a76:	81a3      	strhlt	r3, [r4, #12]
 8006a78:	bd10      	pop	{r4, pc}

08006a7a <__swrite>:
 8006a7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a7e:	461f      	mov	r7, r3
 8006a80:	898b      	ldrh	r3, [r1, #12]
 8006a82:	05db      	lsls	r3, r3, #23
 8006a84:	4605      	mov	r5, r0
 8006a86:	460c      	mov	r4, r1
 8006a88:	4616      	mov	r6, r2
 8006a8a:	d505      	bpl.n	8006a98 <__swrite+0x1e>
 8006a8c:	2302      	movs	r3, #2
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a94:	f000 f868 	bl	8006b68 <_lseek_r>
 8006a98:	89a3      	ldrh	r3, [r4, #12]
 8006a9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006aa2:	81a3      	strh	r3, [r4, #12]
 8006aa4:	4632      	mov	r2, r6
 8006aa6:	463b      	mov	r3, r7
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006aae:	f000 b817 	b.w	8006ae0 <_write_r>

08006ab2 <__sseek>:
 8006ab2:	b510      	push	{r4, lr}
 8006ab4:	460c      	mov	r4, r1
 8006ab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aba:	f000 f855 	bl	8006b68 <_lseek_r>
 8006abe:	1c43      	adds	r3, r0, #1
 8006ac0:	89a3      	ldrh	r3, [r4, #12]
 8006ac2:	bf15      	itete	ne
 8006ac4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ac6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006aca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ace:	81a3      	strheq	r3, [r4, #12]
 8006ad0:	bf18      	it	ne
 8006ad2:	81a3      	strhne	r3, [r4, #12]
 8006ad4:	bd10      	pop	{r4, pc}

08006ad6 <__sclose>:
 8006ad6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ada:	f000 b813 	b.w	8006b04 <_close_r>
	...

08006ae0 <_write_r>:
 8006ae0:	b538      	push	{r3, r4, r5, lr}
 8006ae2:	4c07      	ldr	r4, [pc, #28]	; (8006b00 <_write_r+0x20>)
 8006ae4:	4605      	mov	r5, r0
 8006ae6:	4608      	mov	r0, r1
 8006ae8:	4611      	mov	r1, r2
 8006aea:	2200      	movs	r2, #0
 8006aec:	6022      	str	r2, [r4, #0]
 8006aee:	461a      	mov	r2, r3
 8006af0:	f7fa fbe7 	bl	80012c2 <_write>
 8006af4:	1c43      	adds	r3, r0, #1
 8006af6:	d102      	bne.n	8006afe <_write_r+0x1e>
 8006af8:	6823      	ldr	r3, [r4, #0]
 8006afa:	b103      	cbz	r3, 8006afe <_write_r+0x1e>
 8006afc:	602b      	str	r3, [r5, #0]
 8006afe:	bd38      	pop	{r3, r4, r5, pc}
 8006b00:	200041bc 	.word	0x200041bc

08006b04 <_close_r>:
 8006b04:	b538      	push	{r3, r4, r5, lr}
 8006b06:	4c06      	ldr	r4, [pc, #24]	; (8006b20 <_close_r+0x1c>)
 8006b08:	2300      	movs	r3, #0
 8006b0a:	4605      	mov	r5, r0
 8006b0c:	4608      	mov	r0, r1
 8006b0e:	6023      	str	r3, [r4, #0]
 8006b10:	f7fa fbf3 	bl	80012fa <_close>
 8006b14:	1c43      	adds	r3, r0, #1
 8006b16:	d102      	bne.n	8006b1e <_close_r+0x1a>
 8006b18:	6823      	ldr	r3, [r4, #0]
 8006b1a:	b103      	cbz	r3, 8006b1e <_close_r+0x1a>
 8006b1c:	602b      	str	r3, [r5, #0]
 8006b1e:	bd38      	pop	{r3, r4, r5, pc}
 8006b20:	200041bc 	.word	0x200041bc

08006b24 <_fstat_r>:
 8006b24:	b538      	push	{r3, r4, r5, lr}
 8006b26:	4c07      	ldr	r4, [pc, #28]	; (8006b44 <_fstat_r+0x20>)
 8006b28:	2300      	movs	r3, #0
 8006b2a:	4605      	mov	r5, r0
 8006b2c:	4608      	mov	r0, r1
 8006b2e:	4611      	mov	r1, r2
 8006b30:	6023      	str	r3, [r4, #0]
 8006b32:	f7fa fbee 	bl	8001312 <_fstat>
 8006b36:	1c43      	adds	r3, r0, #1
 8006b38:	d102      	bne.n	8006b40 <_fstat_r+0x1c>
 8006b3a:	6823      	ldr	r3, [r4, #0]
 8006b3c:	b103      	cbz	r3, 8006b40 <_fstat_r+0x1c>
 8006b3e:	602b      	str	r3, [r5, #0]
 8006b40:	bd38      	pop	{r3, r4, r5, pc}
 8006b42:	bf00      	nop
 8006b44:	200041bc 	.word	0x200041bc

08006b48 <_isatty_r>:
 8006b48:	b538      	push	{r3, r4, r5, lr}
 8006b4a:	4c06      	ldr	r4, [pc, #24]	; (8006b64 <_isatty_r+0x1c>)
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	4605      	mov	r5, r0
 8006b50:	4608      	mov	r0, r1
 8006b52:	6023      	str	r3, [r4, #0]
 8006b54:	f7fa fbed 	bl	8001332 <_isatty>
 8006b58:	1c43      	adds	r3, r0, #1
 8006b5a:	d102      	bne.n	8006b62 <_isatty_r+0x1a>
 8006b5c:	6823      	ldr	r3, [r4, #0]
 8006b5e:	b103      	cbz	r3, 8006b62 <_isatty_r+0x1a>
 8006b60:	602b      	str	r3, [r5, #0]
 8006b62:	bd38      	pop	{r3, r4, r5, pc}
 8006b64:	200041bc 	.word	0x200041bc

08006b68 <_lseek_r>:
 8006b68:	b538      	push	{r3, r4, r5, lr}
 8006b6a:	4c07      	ldr	r4, [pc, #28]	; (8006b88 <_lseek_r+0x20>)
 8006b6c:	4605      	mov	r5, r0
 8006b6e:	4608      	mov	r0, r1
 8006b70:	4611      	mov	r1, r2
 8006b72:	2200      	movs	r2, #0
 8006b74:	6022      	str	r2, [r4, #0]
 8006b76:	461a      	mov	r2, r3
 8006b78:	f7fa fbe6 	bl	8001348 <_lseek>
 8006b7c:	1c43      	adds	r3, r0, #1
 8006b7e:	d102      	bne.n	8006b86 <_lseek_r+0x1e>
 8006b80:	6823      	ldr	r3, [r4, #0]
 8006b82:	b103      	cbz	r3, 8006b86 <_lseek_r+0x1e>
 8006b84:	602b      	str	r3, [r5, #0]
 8006b86:	bd38      	pop	{r3, r4, r5, pc}
 8006b88:	200041bc 	.word	0x200041bc

08006b8c <__malloc_lock>:
 8006b8c:	4770      	bx	lr

08006b8e <__malloc_unlock>:
 8006b8e:	4770      	bx	lr

08006b90 <_read_r>:
 8006b90:	b538      	push	{r3, r4, r5, lr}
 8006b92:	4c07      	ldr	r4, [pc, #28]	; (8006bb0 <_read_r+0x20>)
 8006b94:	4605      	mov	r5, r0
 8006b96:	4608      	mov	r0, r1
 8006b98:	4611      	mov	r1, r2
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	6022      	str	r2, [r4, #0]
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	f7fa fb72 	bl	8001288 <_read>
 8006ba4:	1c43      	adds	r3, r0, #1
 8006ba6:	d102      	bne.n	8006bae <_read_r+0x1e>
 8006ba8:	6823      	ldr	r3, [r4, #0]
 8006baa:	b103      	cbz	r3, 8006bae <_read_r+0x1e>
 8006bac:	602b      	str	r3, [r5, #0]
 8006bae:	bd38      	pop	{r3, r4, r5, pc}
 8006bb0:	200041bc 	.word	0x200041bc

08006bb4 <_init>:
 8006bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bb6:	bf00      	nop
 8006bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bba:	bc08      	pop	{r3}
 8006bbc:	469e      	mov	lr, r3
 8006bbe:	4770      	bx	lr

08006bc0 <_fini>:
 8006bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bc2:	bf00      	nop
 8006bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bc6:	bc08      	pop	{r3}
 8006bc8:	469e      	mov	lr, r3
 8006bca:	4770      	bx	lr
