{"id":3293,"idSubCategory":476,"idUser":1,"meanEng":"interrupt","meanVN":"gi\u00e1n \u0111o\u1ea1n","kind":"(verb)","audio":"interrupt.mp3","phonetic":"\/\u02cc\u026ant\u0259\u02c8r\u028cpt\/","image":"interrupt.jpg","fullMean":"<h2 class=\"h2\">Th\u00f4ng d\u1ee5ng<\/h2><div class=\"d0\"> <div id=\"d2\"><h3 class=\"h3\">Ngo\u1ea1i \u0111\u1ed9ng t\u1eeb<\/h3> <div class=\"i5\"><h5 id=\"h5\">L\u00e0m gi\u00e1n \u0111o\u1ea1n, l\u00e0m \u0111\u1ee9t qu\u00e3ng<\/h5><h5 id=\"h5\">Ng\u1eaft l\u1eddi<\/h5><h5 id=\"h5\">\u00c1n ng\u1eef, ch\u1eafn (s\u1ef1 nh\u00ecn...)<\/h5><h5 id=\"h5\">(\u0111i\u1ec7n h\u1ecdc) ng\u1eaft<\/h5><\/div><\/div><\/div><h2 class=\"h2\">Chuy\u00ean ng\u00e0nh<\/h2><div class=\"d1\"> <div id=\"d2\"><h3 class=\"h3\">To\u00e1n &amp; tin<\/h3> <div class=\"i5\"><h5 id=\"h5\">gi\u00e1n \u0111o\u1ea1n, \u0111\u1ee9t \u0111o\u1ea1n<\/h5><\/div><\/div><div id=\"d2\"><h3 class=\"h3\"> X\u00e2y d\u1ef1ng<\/h3> <div class=\"i5\"><h5 id=\"h5\">s\u1ef1 ng\u1eaft, ng\u1eaft, c\u1eaft<\/h5><\/div><\/div><div id=\"d2\"><h3 class=\"h3\">C\u01a1 - \u0110i\u1ec7n t\u1eed<\/h3> <div class=\"i5\"><h5 id=\"h5\">S\u1ef1 ng\u1eaft, (v) ng\u1eaft, c\u1eaft, l\u00e0m gi\u00e1n \u0111o\u1ea1n<\/h5><\/div><\/div><div id=\"d2\"><h3 class=\"h3\"> \u0110i\u1ec7n l\u1ea1nh<\/h3> <div class=\"i5\"><h5 id=\"h5\">s\u1ef1 l\u00e0m gi\u00e1n \u0111o\u1ea1n<\/h5><\/div><\/div><div id=\"d2\"><h3 class=\"h3\"> \u0110i\u1ec7n t\u1eed &amp; vi\u1ec5n th\u00f4ng<\/h3> <div class=\"i5\"><h5 id=\"h5\">s\u1ef1 ng\u01b0ng d\u1eebng<\/h5><\/div><\/div><div id=\"d2\"><h3 class=\"h3\"> K\u1ef9 thu\u1eadt chung <\/h3> <div class=\"i5\"><h5 id=\"h5\">c\u1eaft<\/h5><h5 id=\"h5\">ng\u1eaft<\/h5><ul><li><span class=\"en\">(CPU) interrupt <\/span><br\/><span class=\"vi\">s\u1ef1 ng\u1eaft <\/span><\/li><li><span class=\"en\">asynchronous interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft d\u1ecb b\u1ed9 <\/span><\/li><li><span class=\"en\">automatic interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft t\u1ef1 \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">CICP (communicationinterrupt control program) <\/span><br\/><span class=\"vi\">ch\u01b0\u01a1ng tr\u00ecnh \u0111i\u1ec1u khi\u1ec3n ng\u1eaft truy\u1ec1n th\u00f4ng <\/span><\/li><li><span class=\"en\">class interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft l\u1edbp <\/span><\/li><li><span class=\"en\">command interrupt mode <\/span><br\/><span class=\"vi\">ch\u1ebf \u0111\u1ed9 ng\u1eaft l\u00eanh <\/span><\/li><li><span class=\"en\">command interrupt mode <\/span><br\/><span class=\"vi\">ch\u1ebf \u0111\u1ed9 ng\u1eaft l\u1ec7nh <\/span><\/li><li><span class=\"en\">communication interrupt control program (CICP) <\/span><br\/><span class=\"vi\">ch\u01b0\u01a1ng tr\u00ecnh \u0111i\u1ec1u khi\u1ec3n ng\u1eaft truy\u1ec1n th\u00f4ng <\/span><\/li><li><span class=\"en\">contingency interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft ng\u1eabu nhi\u00ean <\/span><\/li><li><span class=\"en\">daisy chain interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft x\u00edch v\u00f2ng <\/span><\/li><li><span class=\"en\">disabled interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft b\u1ecb ch\u1eb7n <\/span><\/li><li><span class=\"en\">EIB (externalinterrupt block) <\/span><br\/><span class=\"vi\">kh\u1ed1i ng\u1eaft ngo\u00e0i <\/span><\/li><li><span class=\"en\">EIRV (errorinterrupt request vector) <\/span><br\/><span class=\"vi\">vect\u01a1 y\u00eau c\u1ea7u ng\u1eaft l\u1ed7i <\/span><\/li><li><span class=\"en\">EIS (externalinterrupt support) <\/span><br\/><span class=\"vi\">s\u1ef1 h\u1ed7 tr\u1ee3 ng\u1eaft ngo\u00e0i <\/span><\/li><li><span class=\"en\">End Of Interrupt\/ End Of Identify\/ End of Image (EOI) <\/span><br\/><span class=\"vi\">K\u1ebft th\u00fac ng\u1eaft\/K\u1ebft th\u00fac nh\u1eadn d\u1ea1ng\/K\u1ebft th\u00fac \u1ea3nh <\/span><\/li><li><span class=\"en\">error interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft b\u00e1o l\u1ed7i <\/span><\/li><li><span class=\"en\">error interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft do l\u1ed7i <\/span><\/li><li><span class=\"en\">error interrupt request vector (EIRV) <\/span><br\/><span class=\"vi\">vect\u01a1 y\u00eau c\u1ea7u ng\u1eaft l\u1ed7i <\/span><\/li><li><span class=\"en\">external interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft ngo\u00e0i <\/span><\/li><li><span class=\"en\">external interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft ngo\u1ea1i b\u1ed9 <\/span><\/li><li><span class=\"en\">external interrupt support (EIS) <\/span><br\/><span class=\"vi\">s\u1ef1 h\u1ed7 tr\u1ee3 ng\u1eaft ngo\u00e0i <\/span><\/li><li><span class=\"en\">external-interrupt block (EIB) <\/span><br\/><span class=\"vi\">kh\u1ed1i ng\u1eaft ngo\u00e0i <\/span><\/li><li><span class=\"en\">external-interrupt status word <\/span><br\/><span class=\"vi\">t\u1eeb tr\u1ea1ng th\u00e1i ng\u1eaft ngo\u00e0i <\/span><\/li><li><span class=\"en\">First Level Interrupt Handler (FLIH) <\/span><br\/><span class=\"vi\">b\u1ed9 x\u1eed l\u00fd ng\u1eaft m\u1ee9c th\u1ee9 nh\u1ea5t <\/span><\/li><li><span class=\"en\">first-level interrupt handler (FLIH) <\/span><br\/><span class=\"vi\">b\u1ed9 x\u1eed l\u00fd ng\u1eaft m\u1eafc th\u1ee9 nh\u1ea5t <\/span><\/li><li><span class=\"en\">FLIH (first-level interrupt handler) <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111i\u1ec1u khi\u1ec3n ng\u1eaft m\u1ee9c th\u1ee9 nh\u1ea5t <\/span><\/li><li><span class=\"en\">hardware interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft ph\u1ea7n c\u1ee9ng <\/span><\/li><li><span class=\"en\">hardware interrupt <\/span><br\/><span class=\"vi\">s\u1ef1 ng\u1eaft do ph\u1ea7n c\u1ee9ng <\/span><\/li><li><span class=\"en\">I\/O interrupt request vector (IOIRV) <\/span><br\/><span class=\"vi\">vect\u01a1 y\u00eau c\u1ea7u ng\u1eaft nh\u1eadp\/xu\u1ea5t <\/span><\/li><li><span class=\"en\">ICB (interruptcontrol block) <\/span><br\/><span class=\"vi\">kh\u1ed1i \u0111i\u1ec1u khi\u1ec3n ng\u1eaft <\/span><\/li><li><span class=\"en\">idle interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft idle <\/span><\/li><li><span class=\"en\">idle interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft kh\u00f4ng ho\u1ea1t \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">idle interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft r\u1ed7i <\/span><\/li><li><span class=\"en\">IH (interrupthandler) <\/span><br\/><span class=\"vi\">b\u1ed9 x\u1eed l\u00fd ng\u1eaft <\/span><\/li><li><span class=\"en\">input\/output interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft nh\u1eadp\/xu\u1ea5t <\/span><\/li><li><span class=\"en\">input\/output interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft ra\/v\u00e0o <\/span><\/li><li><span class=\"en\">input\/output interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft v\u00e0o\/ra <\/span><\/li><li><span class=\"en\">input\/output interrupt <\/span><br\/><span class=\"vi\">s\u1ef1 ng\u1eaft nh\u1eadp\/xu\u1ea5t <\/span><\/li><li><span class=\"en\">input\/output interrupt identification <\/span><br\/><span class=\"vi\">s\u1ef1 nh\u1eadn d\u1ea1ng ng\u1eaft nh\u1eadp\/xu\u1ea5t <\/span><\/li><li><span class=\"en\">input\/output interrupt identification <\/span><br\/><span class=\"vi\">s\u1ef1 nh\u1eadn d\u1ea1ng ng\u1eaft ra\/v\u00e0o <\/span><\/li><li><span class=\"en\">input\/output interrupt indicator <\/span><br\/><span class=\"vi\">b\u1ed9 ch\u1ec9 b\u00e1o ng\u1eaft nh\u1eadp\/xu\u1ea5t <\/span><\/li><li><span class=\"en\">input\/output interrupt indicator <\/span><br\/><span class=\"vi\">b\u1ed9 ch\u1ec9 b\u00e1o ng\u1eaft ra\/v\u00e0o <\/span><\/li><li><span class=\"en\">internal interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft trong <\/span><\/li><li><span class=\"en\">Interrupt ( enable ) Flag (IF) <\/span><br\/><span class=\"vi\">c\u1edd (cho ph\u00e9p) ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt acknowledge <\/span><br\/><span class=\"vi\">b\u00e1o nh\u1eadn ng\u1eaft <\/span><\/li><li><span class=\"en\">Interrupt Acknowledge (INTA) <\/span><br\/><span class=\"vi\">b\u00e1o nh\u1eadn ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt confirmation <\/span><br\/><span class=\"vi\">s\u1ef1 x\u00e1c nh\u1eadn ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt control block <\/span><br\/><span class=\"vi\">kh\u1ed1i \u0111i\u1ec1u khi\u1ec3n ng\u1eaft <\/span><\/li><li><span class=\"en\">Interrupt Control Block (ICB) <\/span><br\/><span class=\"vi\">kh\u1ed1i \u0111i\u1ec1u khi\u1ec3n ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt control routine <\/span><br\/><span class=\"vi\">\u0111o\u1ea1n ch\u01b0\u01a1ng tr\u00ecnh \u0111i\u1ec1u khi\u1ec3n ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt control routine <\/span><br\/><span class=\"vi\">th\u1ee7 t\u1ee5c \u0111i\u1ec1u khi\u1ec3n ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt control unit <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111i\u1ec1u khi\u1ec3n ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt controller <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111i\u1ec1u khi\u1ec3n ng\u1eaft <\/span><\/li><li><span class=\"en\">Interrupt Controller (IC) <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111i\u1ec1u khi\u1ec3n ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt descriptor table <\/span><br\/><span class=\"vi\">b\u1ea3ng m\u00f4 t\u1ea3 ng\u1eaft <\/span><\/li><li><span class=\"en\">Interrupt Descriptor Table (IDT) <\/span><br\/><span class=\"vi\">b\u1ea3ng m\u00f4 t\u1ea3 ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt enable flip-flop <\/span><br\/><span class=\"vi\">l\u1eadt cho ph\u00e9p ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt flag <\/span><br\/><span class=\"vi\">c\u1edd ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt gate <\/span><br\/><span class=\"vi\">c\u1ed5ng ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt handler <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111i\u1ec1u h\u00e0nh ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt handler <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111i\u1ec1u khi\u1ec3n ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt handler <\/span><br\/><span class=\"vi\">tr\u00ecnh x\u1eed l\u00fd ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt handler (IH) <\/span><br\/><span class=\"vi\">ch\u01b0\u01a1ng tr\u00ecnh x\u1eed l\u00fd ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt handling <\/span><br\/><span class=\"vi\">s\u1ef1 x\u1eed l\u00fd ng\u1eaft <\/span><\/li><li><span class=\"en\">Interrupt if Overflow occurs (INTO) <\/span><br\/><span class=\"vi\">ng\u1eaft n\u1ebfu x\u1ea3y ra tr\u00e0n <\/span><\/li><li><span class=\"en\">interrupt level <\/span><br\/><span class=\"vi\">m\u1ee9c ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt line <\/span><br\/><span class=\"vi\">d\u00f2ng ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt list <\/span><br\/><span class=\"vi\">danh s\u00e1ch ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt location <\/span><br\/><span class=\"vi\">\u0111\u1ecba ch\u1ec9 ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt location <\/span><br\/><span class=\"vi\">v\u1ecb tr\u00ed ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt mask <\/span><br\/><span class=\"vi\">m\u1ea1ng che ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt mask <\/span><br\/><span class=\"vi\">m\u1eb7t n\u1ea1 ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt mask bit <\/span><br\/><span class=\"vi\">bit c\u00f3 m\u1eb7t n\u1ea1 ng\u1eaft <\/span><\/li><li><span class=\"en\">Interrupt Mask Registers (IMR) <\/span><br\/><span class=\"vi\">c\u00e1c b\u1ed9 ghi m\u00e0n ch\u1eafn ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt packet <\/span><br\/><span class=\"vi\">b\u00f3 ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt priorities <\/span><br\/><span class=\"vi\">quy\u1ec1n \u01b0u ti\u00ean ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt priorities <\/span><br\/><span class=\"vi\">\u01b0u ti\u00ean ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt priority <\/span><br\/><span class=\"vi\">s\u1ef1 \u01b0u ti\u00ean ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt priority <\/span><br\/><span class=\"vi\">\u01b0u ti\u00ean ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt priority level <\/span><br\/><span class=\"vi\">m\u1ee9c \u01b0u ti\u00ean ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt queue processor <\/span><br\/><span class=\"vi\">b\u1ed9 x\u1eed l\u00fd h\u00e0ng ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt request <\/span><br\/><span class=\"vi\">s\u1ef1 y\u00eau c\u1ea7u ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt request (IRQ) <\/span><br\/><span class=\"vi\">t\u00edn hi\u1ec7u y\u00eau c\u1ea7u ng\u1eaft <\/span><\/li><li><span class=\"en\">Interrupt ReQuest Level (IRQL) <\/span><br\/><span class=\"vi\">m\u1ee9c y\u00eau c\u1ea7u ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt request line <\/span><br\/><span class=\"vi\">\u0111\u01b0\u1eddng th\u1ec9nh c\u1ea7u ng\u1eaft <\/span><\/li><li><span class=\"en\">Interrupt ReQuest line (IRQ) <\/span><br\/><span class=\"vi\">\u0111\u01b0\u1eddng d\u00e2y y\u00eau c\u1ea7u ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt request lines <\/span><br\/><span class=\"vi\">\u0111\u01b0\u1eddng y\u00eau c\u1ea7u ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt request register <\/span><br\/><span class=\"vi\">thanh ghi y\u00eau c\u1ea7u ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt request-IRQ-lines <\/span><br\/><span class=\"vi\">\u0111\u01b0\u1eddng d\u00e2y y\u00eau c\u1ea7u ng\u1eaft <\/span><\/li><li><span class=\"en\">Interrupt Sender Receiver (ISR) <\/span><br\/><span class=\"vi\">m\u00e1y ph\u00e1t-m\u00e1y thu ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt service <\/span><br\/><span class=\"vi\">d\u1ecbch v\u1ee5 ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt service routine <\/span><br\/><span class=\"vi\">th\u1ee7 t\u1ee5c d\u1ecbch v\u1ee5 ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt service routine <\/span><br\/><span class=\"vi\">th\u01b0\u1eddng tr\u00ecnh d\u1ecbch v\u1ee5 ng\u1eaft <\/span><\/li><li><span class=\"en\">Interrupt Service Routines (ISR) <\/span><br\/><span class=\"vi\">c\u00e1c th\u01b0\u1eddng tr\u00ecnh d\u1ecbch v\u1ee5 ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt signal <\/span><br\/><span class=\"vi\">t\u00edn hi\u1ec7u ng\u1eaft <\/span><\/li><li><span class=\"en\">Interrupt Status Register (ISR) <\/span><br\/><span class=\"vi\">b\u1ed9 ghi tr\u1ea1ng th\u00e1i ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt system <\/span><br\/><span class=\"vi\">h\u1ec7 ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt system <\/span><br\/><span class=\"vi\">h\u1ec7 th\u1ed1ng ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt time <\/span><br\/><span class=\"vi\">th\u1eddi gian ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt trap <\/span><br\/><span class=\"vi\">b\u1eaby ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt vector <\/span><br\/><span class=\"vi\">h\u01b0\u1edbng l\u01b0\u1ee3ng ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt vector <\/span><br\/><span class=\"vi\">vect\u01a1 ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt vector table <\/span><br\/><span class=\"vi\">b\u1ea3ng vect\u01a1 ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt vectoring <\/span><br\/><span class=\"vi\">s\u1ef1 t\u1ea1o vect\u01a1 ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt-driven <\/span><br\/><span class=\"vi\">\u0111i\u1ec1u khi\u1ec3n b\u1eb1ng ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt-driven <\/span><br\/><span class=\"vi\">truy\u1ec1n \u0111\u1ed9ng b\u1eb1ng ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt-driven (a-no) <\/span><br\/><span class=\"vi\">ph\u01b0\u01a1ng th\u1ee9c ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt-driven system <\/span><br\/><span class=\"vi\">h\u1ec7 \u0111i\u1ec1u khi\u1ec3n b\u1eb1ng ng\u1eaft <\/span><\/li><li><span class=\"en\">interrupt-driven system <\/span><br\/><span class=\"vi\">h\u1ec7 k\u00edch b\u1eb1ng ng\u1eaft <\/span><\/li><li><span class=\"en\">IOIRV (input\/output interrupt request vector) <\/span><br\/><span class=\"vi\">vect\u01a1 y\u00eau c\u1ea7u ng\u1eaft nh\u1eadp\/xu\u1ea5t <\/span><\/li><li><span class=\"en\">IOIRV (input\/output interrupt request vector) <\/span><br\/><span class=\"vi\">vect\u01a1 y\u00eau c\u1ea7u ng\u1eaft v\u00e0o\/ ra <\/span><\/li><li><span class=\"en\">IRQ (InterruptReQuest) <\/span><br\/><span class=\"vi\">ng\u1eaft (IRQ) <\/span><\/li><li><span class=\"en\">Load Interrupt Descriptor Table (LIDT) <\/span><br\/><span class=\"vi\">b\u1ea3ng m\u00f4 t\u1ea3 ng\u1eaft t\u1ea3i <\/span><\/li><li><span class=\"en\">maskable interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft ch\u1eafn \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">maskable interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft che \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">maskable interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft c\u00f3 th\u1ec3 che <\/span><\/li><li><span class=\"en\">maskable interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft kh\u1ea3 ng\u1ee5y <\/span><\/li><li><span class=\"en\">master control interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft \u0111i\u1ec1u khi\u1ec3n ch\u00ednh <\/span><\/li><li><span class=\"en\">nested interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft l\u1ed3ng nhau <\/span><\/li><li><span class=\"en\">NMI (nanmaskableinterrupt) <\/span><br\/><span class=\"vi\">ng\u1eaft kh\u00f4ng che \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">NMI (nonmaskableinterrupt) <\/span><br\/><span class=\"vi\">ng\u1eaft kh\u00f4ng che \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">non-maskable interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft b\u1ea5t kh\u1ea3 ng\u1ee5y <\/span><\/li><li><span class=\"en\">non-maskable interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft kh\u00f4ng che \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">non-maskable interrupt (NMI) <\/span><br\/><span class=\"vi\">ng\u1eaft kh\u00f4ng ch\u1eafn \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">Non-Maskable Interrupt (NMI) <\/span><br\/><span class=\"vi\">ng\u1eaft kh\u00f4ng che \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">non-priority interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft kh\u00f4ng \u01b0u ti\u00ean <\/span><\/li><li><span class=\"en\">operator interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft ng\u01b0\u1eddi thao t\u00e1c <\/span><\/li><li><span class=\"en\">operator-initiated interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft do ng\u01b0\u1eddi thao t\u00e1c <\/span><\/li><li><span class=\"en\">parity interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft ch\u1eb5n l\u1ebb <\/span><\/li><li><span class=\"en\">PCL (programcontrolled interrupt) <\/span><br\/><span class=\"vi\">ng\u1eaft \u0111i\u1ec1u khi\u1ec3n b\u1eb1ng ch\u01b0\u01a1ng tr\u00ecnh <\/span><\/li><li><span class=\"en\">PIC (Programmableinterrupt controller) <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111i\u1ec1u khi\u1ec3n ng\u1eaft l\u1eadp tr\u00ecnh \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">PIRV (programmedinterrupt request vector) <\/span><br\/><span class=\"vi\">vect\u01a1 y\u00eau c\u1ea7u ng\u1eaft \u0111\u01b0\u1ee3c l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">polled interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft (kh\u1ecfi) v\u00f2ng <\/span><\/li><li><span class=\"en\">power interrupt <\/span><br\/><span class=\"vi\">s\u1ef1 ng\u1eaft ngu\u1ed3n \u0111i\u1ec7n <\/span><\/li><li><span class=\"en\">power supply interrupt <\/span><br\/><span class=\"vi\">s\u1ef1 ng\u1eaft ngu\u1ed3n nu\u00f4i <\/span><\/li><li><span class=\"en\">priority interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft \u01b0u ti\u00ean <\/span><\/li><li><span class=\"en\">Priority Interrupt Controller\/Programmable Interrupt Controller (PIC) <\/span><br\/><span class=\"vi\">B\u1ed9 \u0111i\u1ec1u khi\u1ec3n ng\u1eaft \u01b0u ti\u00ean\/B\u1ed9 \u0111i\u1ec1u khi\u1ec3n ng\u1eaft c\u00f3 th\u1ec3 l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">priority interrupt level <\/span><br\/><span class=\"vi\">m\u1ee9c ng\u1eaft \u01b0u ti\u00ean <\/span><\/li><li><span class=\"en\">priority interrupt table <\/span><br\/><span class=\"vi\">b\u1ea3ng ng\u1eaft \u01b0u ti\u00ean <\/span><\/li><li><span class=\"en\">Procedure Interrupt - End - Of - Message (PRI-EOM) <\/span><br\/><span class=\"vi\">ng\u1eaft th\u1ee7 t\u1ee5c - k\u1ebft th\u00fac tin b\u00e1o <\/span><\/li><li><span class=\"en\">Procedure Interrupt - Multipage Signal (PRI-MPS) <\/span><br\/><span class=\"vi\">ng\u1eaft th\u1ee7 t\u1ee5c - t\u00edn hi\u1ec7u nhi\u1ec1u trang <\/span><\/li><li><span class=\"en\">process interrupt <\/span><br\/><span class=\"vi\">s\u1ef1 ng\u1eaft qu\u00e1 tr\u00ecnh <\/span><\/li><li><span class=\"en\">process interrupt signal <\/span><br\/><span class=\"vi\">t\u00edn hi\u1ec7u ng\u1eaft qu\u00e1 tr\u00ecnh <\/span><\/li><li><span class=\"en\">process interrupt signal <\/span><br\/><span class=\"vi\">t\u00edn hi\u1ec7u ng\u1eaft ti\u1ebfn tr\u00ecnh <\/span><\/li><li><span class=\"en\">processing interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft x\u1eed l\u00fd <\/span><\/li><li><span class=\"en\">processor error interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft l\u1ed7i b\u1ed9 x\u1eed l\u00fd <\/span><\/li><li><span class=\"en\">processor interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft b\u1ed9 x\u1eed l\u00fd <\/span><\/li><li><span class=\"en\">program check interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft ki\u1ec3m tra ch\u01b0\u01a1ng tr\u00ecnh <\/span><\/li><li><span class=\"en\">program controlled interrupt (PCI) <\/span><br\/><span class=\"vi\">ng\u1eaft \u0111i\u1ec1u khi\u1ec3n b\u1eb1ng ch\u01b0\u01a1ng tr\u00ecnh <\/span><\/li><li><span class=\"en\">programmable interrupt controller (PIC) <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111i\u1ec1u khi\u1ec3n ng\u1eaft l\u1eadp tr\u00ecnh \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">programmed interrupt request vector (PIRV) <\/span><br\/><span class=\"vi\">vect\u01a1 y\u00eau c\u1ea7u ng\u1eaft \u0111\u01b0\u1ee3c l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">recovery interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft kh\u00f4i ph\u1ee5c <\/span><\/li><li><span class=\"en\">relocation interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft \u0111\u1ecbnh v\u1ecb l\u1ea1i <\/span><\/li><li><span class=\"en\">reverse interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft ng\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">Reverse Interrupt (RVI) <\/span><br\/><span class=\"vi\">ng\u1eaft ngh\u1ecbch \u0111\u1ea3o <\/span><\/li><li><span class=\"en\">reverse interrupt character <\/span><br\/><span class=\"vi\">k\u00fd t\u1ef1 ng\u1eaft ng\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">second-level interrupt handler (SLIH) <\/span><br\/><span class=\"vi\">b\u1ed9 x\u1eed l\u00fd ng\u1eaft c\u1ea5p hai <\/span><\/li><li><span class=\"en\">Set Interrupt Flag (STI) <\/span><br\/><span class=\"vi\">c\u1edd x\u00e1c l\u1eadp ng\u1eaft <\/span><\/li><li><span class=\"en\">SLIH (second-level interrupt handler) <\/span><br\/><span class=\"vi\">b\u1ed9 x\u1eed l\u00fd ng\u1eaft c\u1ea5p hai <\/span><\/li><li><span class=\"en\">software interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft ph\u1ea7n m\u1ec1m <\/span><\/li><li><span class=\"en\">supervisor interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft ch\u01b0\u01a1ng tr\u00ecnh gi\u00e1m s\u00e1t <\/span><\/li><li><span class=\"en\">system interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft h\u1ec7 th\u1ed1ng <\/span><\/li><li><span class=\"en\">task interrupt control <\/span><br\/><span class=\"vi\">\u0111i\u1ec1u khi\u1ec3n ng\u1eaft t\u00e1c v\u1ee5 <\/span><\/li><li><span class=\"en\">transmission interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft truy\u1ec1n <\/span><\/li><li><span class=\"en\">Un-numbered Interrupt (UI) <\/span><br\/><span class=\"vi\">ng\u1eaft kh\u00f4ng \u0111\u00e1nh s\u1ed1 <\/span><\/li><li><span class=\"en\">unsolicited interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft kh\u00f4ng theo y\u00eau c\u1ea7u <\/span><\/li><li><span class=\"en\">vector interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft theo vect\u01a1 <\/span><\/li><li><span class=\"en\">vectored interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft theo h\u01b0\u1edbng <\/span><\/li><li><span class=\"en\">vectored interrupt <\/span><br\/><span class=\"vi\">ng\u1eaft theo vect\u01a1 <\/span><\/li><li><span class=\"en\">VEIB (virtualexternal interrupt block) <\/span><br\/><span class=\"vi\">kh\u1ed1i ng\u1eaft \u1ea3o ngo\u00e0i <\/span><\/li><li><span class=\"en\">virtual external interrupt block (VEIB) <\/span><br\/><span class=\"vi\">kh\u1ed1i ng\u1eaft \u1ea3o ngo\u00e0i <\/span><\/li><\/ul><h5 id=\"h5\">ng\u1eaft (cung l\u1eeda \u0111i\u1ec7n)<\/h5><h5 id=\"h5\">ng\u1eaft \u0111i\u1ec7n<\/h5><h5 id=\"h5\">ng\u1eebng (tar\u00f4)<\/h5><h5 id=\"h5\">l\u00e0m \u0111\u1ee9t qu\u00e3ng<\/h5><h5 id=\"h5\">l\u00e0m gi\u00e1n \u0111o\u1ea1n<\/h5><h5 id=\"h5\">s\u1ef1 c\u1eaft m\u1ea1ch<\/h5><h5 id=\"h5\">s\u1ef1 ng\u1eaft<\/h5><ul><li><span class=\"en\">hardware interrupt <\/span><br\/><span class=\"vi\">s\u1ef1 ng\u1eaft do ph\u1ea7n c\u1ee9ng <\/span><\/li><li><span class=\"en\">input\/output interrupt <\/span><br\/><span class=\"vi\">s\u1ef1 ng\u1eaft nh\u1eadp\/xu\u1ea5t <\/span><\/li><li><span class=\"en\">power interrupt <\/span><br\/><span class=\"vi\">s\u1ef1 ng\u1eaft ngu\u1ed3n \u0111i\u1ec7n <\/span><\/li><li><span class=\"en\">power supply interrupt <\/span><br\/><span class=\"vi\">s\u1ef1 ng\u1eaft ngu\u1ed3n nu\u00f4i <\/span><\/li><li><span class=\"en\">process interrupt <\/span><br\/><span class=\"vi\">s\u1ef1 ng\u1eaft qu\u00e1 tr\u00ecnh <\/span><\/li><\/ul><\/div><\/div><\/div>","fullMeanEng":"<div class=\"d1\"><li class=\"sense\"> <span class=\"gr\">[intransitive, transitive]<\/span> <span class=\"def\">to say or do something that makes somebody stop what they are saying or doing<\/span><ul class=\"eg\"><li><span class=\"x\">Sorry to interrupt, but there's someone to see you.<\/span><\/li><li> <b>interrupt with something<\/b> <span class=\"x\">Would you mind not interrupting with questions all the time?<\/span><\/li><li> <b>interrupt somebody\/something<\/b> <span class=\"x\">I hope I'm not interrupting you.<\/span><\/li><li><span class=\"x\">They were interrupted by a knock at the door.<\/span><\/li><li> <b>interrupt somebody\/something with something<\/b> <span class=\"x\">The President's speech was constantly interrrupted with boos and jeers.<\/span><\/li><li> <b>interrupt + speech<\/b> <span class=\"x\">\u2018I have a question,\u2019 she interrupted.<\/span><\/li><li> <b>interrupt somebody + speech<\/b> <span class=\"x\">\u2018Just listen for a moment,\u2019 he interrupted her angrily.<\/span><\/li><\/ul><div class=\"coll\"><div class=\"box\"><span>Express Yourself <\/span><\/div><span class=\"body\"><span class=\"unb\">Interrupting<\/span><br\/><span class=\"p\">You may need to say something when somebody else is speaking, or you may be chairing a discussion where you have to stop one person talking too much. If you start talking at the same time as someone else, this will seem rude. To interrupt politely, you can say, for example:<\/span><ul class=\"bullet\"><li class=\"li\"><ul class=\"eg\"><li><span class=\"unx\"><span class=\"ebi\">Sorry to interrupt,<\/span> but I have to disagree with that.<\/span><\/li><\/ul><\/li><li class=\"li\"><ul class=\"eg\"><li><span class=\"unx\"><span class=\"ebi\">Could I just say something here?<\/span><\/span><\/li><\/ul><\/li><li class=\"li\"><ul class=\"eg\"><li><span class=\"unx\"><span class=\"ebi\">If I could, let me stop you there for a moment<\/span> and go back to your previous point.<\/span><\/li><\/ul><\/li><li class=\"li\"><ul class=\"eg\"><li><span class=\"unx\"><span class=\"ebi\">Actually, we seem to have strayed a bit from the topic. Can we go back to<\/span> the first point?<\/span><\/li><\/ul><\/li><li class=\"li\"><ul class=\"eg\"><li><span class=\"unx\"><span class=\"ebi\">Just a moment,<\/span> Sue. Can we hear what Jack has to say on this?<\/span><\/li><\/ul><\/li><li class=\"li\"><ul class=\"eg\"><li><span class=\"unx\"><span class=\"ebi\">May I interrupt you there?<\/span> I don't think that's true.<\/span><\/li><\/ul> <span class=\"labels\">(formal)<\/span><\/li><li class=\"li\"><ul class=\"eg\"><li><span class=\"unx\"><span class=\"ebi\">I\u2019m sorry, but we\u2019re running short on time.<\/span> Can you please summarize very quickly so we can finish up?<\/span><\/li><\/ul> <span class=\"labels\">(formal)<\/span><\/li><li class=\"li\"><ul class=\"eg\"><li><span class=\"unx\"><span class=\"ebi\">I appreciate your enthusiasm on this topic, but I\u2019m afraid we have a couple more people to hear from.<\/span><\/span><\/li><\/ul> <span class=\"labels\">(formal)<\/span><\/li><li class=\"li\"><ul class=\"eg\"><li><span class=\"unx\"><span class=\"ebi\">Could you two please discuss that issue privately after the meeting? We have several more items to cover and need to move on at this point.<\/span><\/span><\/li><\/ul> <span class=\"labels\">(formal)<\/span><\/li><li class=\"li\"><ul class=\"eg\"><li><span class=\"unx\"><span class=\"ebi\">I\u2019m sorry, I really have to stop you<\/span> there. We've run out of time.<\/span><\/li><\/ul> <span class=\"labels\">(formal)<\/span><\/li><li class=\"li\"><ul class=\"eg\"><li><span class=\"unx\"><span class=\"ebi\">Let\u2019s save that conversation for another time.<\/span><\/span><\/li><\/ul><\/li><\/ul><\/span><\/div> <\/li><li class=\"sense\"> <span class=\"gr\">[transitive]<\/span> <b>interrupt something<\/b> <span class=\"def\">to stop something for a short time<\/span><ul class=\"eg\"><li><span class=\"x\">The game was interrupted several times by rain.<\/span><\/li><li><span class=\"x\">We interrupt this programme to bring you an important news bulletin.<\/span><\/li><\/ul>  <\/li><li class=\"sense\"><span class=\"sensetop\"><span class=\"gr\">[transitive]<\/span><\/span> <b>interrupt something<\/b> <span class=\"def\">to stop a line, surface, view, etc. from being even or continuous<\/span><ul class=\"eg\"><li><span class=\"x\">There were no other buildings to interrupt the view of the valley.<\/span><\/li><\/ul> <\/li><\/div>","meanDetailEng":"to say or do something that makes somebody stop what they are saying or doing","antonym":"","exampleEng1":"I wish you'd stop interrupting.","exampleVN1":"T\u00f4i mu\u1ed1n anh ng\u1eebng gi\u00e1n \u0111o\u1ea1n t\u00f4i.","exampleEng2":"They were interrupted by a knock at the door.","exampleVN2":"H\u1ecd b\u1ecb gi\u00e1n \u0111o\u1ea1n b\u1edfi m\u1ed9t ti\u1ebfng g\u00f5 c\u1eeda.","slug":"interrupt","type":2,"synonym":"arrest,break,break in,break off,check","created_at":null,"updated_at":"2021-10-22T07:26:18.000000Z"}