<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_uotghs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_uotghs.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__uotghs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a7e71d59a6d4c443f4ae903200dfb127c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a7e71d59a6d4c443f4ae903200dfb127c">REG_UOTGHS_DEVCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC000U)</td></tr>
<tr class="memdesc:a7e71d59a6d4c443f4ae903200dfb127c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device General Control Register  <a href="#a7e71d59a6d4c443f4ae903200dfb127c">More...</a><br /></td></tr>
<tr class="separator:a7e71d59a6d4c443f4ae903200dfb127c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af107041e3be241f391cff1399ccb4dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#af107041e3be241f391cff1399ccb4dd7">REG_UOTGHS_DEVISR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC004U)</td></tr>
<tr class="memdesc:af107041e3be241f391cff1399ccb4dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Global Interrupt Status Register  <a href="#af107041e3be241f391cff1399ccb4dd7">More...</a><br /></td></tr>
<tr class="separator:af107041e3be241f391cff1399ccb4dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656d02e6c98a3e77ad469b32e2c98a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a656d02e6c98a3e77ad469b32e2c98a23">REG_UOTGHS_DEVICR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC008U)</td></tr>
<tr class="memdesc:a656d02e6c98a3e77ad469b32e2c98a23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Global Interrupt Clear Register  <a href="#a656d02e6c98a3e77ad469b32e2c98a23">More...</a><br /></td></tr>
<tr class="separator:a656d02e6c98a3e77ad469b32e2c98a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4895f3232e6ee206cd7936f9014b881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ac4895f3232e6ee206cd7936f9014b881">REG_UOTGHS_DEVIFR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC00CU)</td></tr>
<tr class="memdesc:ac4895f3232e6ee206cd7936f9014b881"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Global Interrupt Set Register  <a href="#ac4895f3232e6ee206cd7936f9014b881">More...</a><br /></td></tr>
<tr class="separator:ac4895f3232e6ee206cd7936f9014b881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b966226cc7afe3949b832cbf1b49b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a97b966226cc7afe3949b832cbf1b49b9">REG_UOTGHS_DEVIMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC010U)</td></tr>
<tr class="memdesc:a97b966226cc7afe3949b832cbf1b49b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Global Interrupt Mask Register  <a href="#a97b966226cc7afe3949b832cbf1b49b9">More...</a><br /></td></tr>
<tr class="separator:a97b966226cc7afe3949b832cbf1b49b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad93a47eb5b5374c3e507355e6a980932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ad93a47eb5b5374c3e507355e6a980932">REG_UOTGHS_DEVIDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC014U)</td></tr>
<tr class="memdesc:ad93a47eb5b5374c3e507355e6a980932"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Global Interrupt Disable Register  <a href="#ad93a47eb5b5374c3e507355e6a980932">More...</a><br /></td></tr>
<tr class="separator:ad93a47eb5b5374c3e507355e6a980932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb62276bbd2bb6363f9bf66c23b0930f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#acb62276bbd2bb6363f9bf66c23b0930f">REG_UOTGHS_DEVIER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC018U)</td></tr>
<tr class="memdesc:acb62276bbd2bb6363f9bf66c23b0930f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Global Interrupt Enable Register  <a href="#acb62276bbd2bb6363f9bf66c23b0930f">More...</a><br /></td></tr>
<tr class="separator:acb62276bbd2bb6363f9bf66c23b0930f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c55e6da61c32cc8c5a42f9faa09710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ad2c55e6da61c32cc8c5a42f9faa09710">REG_UOTGHS_DEVEPT</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC01CU)</td></tr>
<tr class="memdesc:ad2c55e6da61c32cc8c5a42f9faa09710"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Endpoint Register  <a href="#ad2c55e6da61c32cc8c5a42f9faa09710">More...</a><br /></td></tr>
<tr class="separator:ad2c55e6da61c32cc8c5a42f9faa09710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8bac55153f0471c3716e340762e56e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#af8bac55153f0471c3716e340762e56e6">REG_UOTGHS_DEVFNUM</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC020U)</td></tr>
<tr class="memdesc:af8bac55153f0471c3716e340762e56e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Frame Number Register  <a href="#af8bac55153f0471c3716e340762e56e6">More...</a><br /></td></tr>
<tr class="separator:af8bac55153f0471c3716e340762e56e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6c1e6f7b77ac0d5faa762b1b260185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#adb6c1e6f7b77ac0d5faa762b1b260185">REG_UOTGHS_DEVEPTCFG</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC100U)</td></tr>
<tr class="memdesc:adb6c1e6f7b77ac0d5faa762b1b260185"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Endpoint Configuration Register (n = 0)  <a href="#adb6c1e6f7b77ac0d5faa762b1b260185">More...</a><br /></td></tr>
<tr class="separator:adb6c1e6f7b77ac0d5faa762b1b260185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd54f5dc55a552f8da98ef6d9dfaca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a3fd54f5dc55a552f8da98ef6d9dfaca0">REG_UOTGHS_DEVEPTISR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC130U)</td></tr>
<tr class="memdesc:a3fd54f5dc55a552f8da98ef6d9dfaca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Endpoint Status Register (n = 0)  <a href="#a3fd54f5dc55a552f8da98ef6d9dfaca0">More...</a><br /></td></tr>
<tr class="separator:a3fd54f5dc55a552f8da98ef6d9dfaca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55fe024da73ce6dff46dc0ed1a3d652f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a55fe024da73ce6dff46dc0ed1a3d652f">REG_UOTGHS_DEVEPTICR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC160U)</td></tr>
<tr class="memdesc:a55fe024da73ce6dff46dc0ed1a3d652f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Endpoint Clear Register (n = 0)  <a href="#a55fe024da73ce6dff46dc0ed1a3d652f">More...</a><br /></td></tr>
<tr class="separator:a55fe024da73ce6dff46dc0ed1a3d652f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6533fa773acf26e4e23b8a778ec59d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#af6533fa773acf26e4e23b8a778ec59d2">REG_UOTGHS_DEVEPTIFR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC190U)</td></tr>
<tr class="memdesc:af6533fa773acf26e4e23b8a778ec59d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Endpoint Set Register (n = 0)  <a href="#af6533fa773acf26e4e23b8a778ec59d2">More...</a><br /></td></tr>
<tr class="separator:af6533fa773acf26e4e23b8a778ec59d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190bde3f9ca90c183b577c18e75b84dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a190bde3f9ca90c183b577c18e75b84dd">REG_UOTGHS_DEVEPTIMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC1C0U)</td></tr>
<tr class="memdesc:a190bde3f9ca90c183b577c18e75b84dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Endpoint Mask Register (n = 0)  <a href="#a190bde3f9ca90c183b577c18e75b84dd">More...</a><br /></td></tr>
<tr class="separator:a190bde3f9ca90c183b577c18e75b84dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff26241000520323ae0c64cff65bc862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#aff26241000520323ae0c64cff65bc862">REG_UOTGHS_DEVEPTIER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC1F0U)</td></tr>
<tr class="memdesc:aff26241000520323ae0c64cff65bc862"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Endpoint Enable Register (n = 0)  <a href="#aff26241000520323ae0c64cff65bc862">More...</a><br /></td></tr>
<tr class="separator:aff26241000520323ae0c64cff65bc862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a060270babd2dc8d68dd5d9ded3106823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a060270babd2dc8d68dd5d9ded3106823">REG_UOTGHS_DEVEPTIDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC220U)</td></tr>
<tr class="memdesc:a060270babd2dc8d68dd5d9ded3106823"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device Endpoint Disable Register (n = 0)  <a href="#a060270babd2dc8d68dd5d9ded3106823">More...</a><br /></td></tr>
<tr class="separator:a060270babd2dc8d68dd5d9ded3106823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76eaa89a578fc56248f87ad8f11ec36f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a76eaa89a578fc56248f87ad8f11ec36f">REG_UOTGHS_DEVDMANXTDSC1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC310U)</td></tr>
<tr class="memdesc:a76eaa89a578fc56248f87ad8f11ec36f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 1)  <a href="#a76eaa89a578fc56248f87ad8f11ec36f">More...</a><br /></td></tr>
<tr class="separator:a76eaa89a578fc56248f87ad8f11ec36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21deb5f59e7bdfb4d47c3e264c2f650d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a21deb5f59e7bdfb4d47c3e264c2f650d">REG_UOTGHS_DEVDMAADDRESS1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC314U)</td></tr>
<tr class="memdesc:a21deb5f59e7bdfb4d47c3e264c2f650d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Address Register (n = 1)  <a href="#a21deb5f59e7bdfb4d47c3e264c2f650d">More...</a><br /></td></tr>
<tr class="separator:a21deb5f59e7bdfb4d47c3e264c2f650d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e046edadae5c512aa22318d34979f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a41e046edadae5c512aa22318d34979f9">REG_UOTGHS_DEVDMACONTROL1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC318U)</td></tr>
<tr class="memdesc:a41e046edadae5c512aa22318d34979f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Control Register (n = 1)  <a href="#a41e046edadae5c512aa22318d34979f9">More...</a><br /></td></tr>
<tr class="separator:a41e046edadae5c512aa22318d34979f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f18921c92b5d2e062bc1ce5319095ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a5f18921c92b5d2e062bc1ce5319095ef">REG_UOTGHS_DEVDMASTATUS1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC31CU)</td></tr>
<tr class="memdesc:a5f18921c92b5d2e062bc1ce5319095ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Status Register (n = 1)  <a href="#a5f18921c92b5d2e062bc1ce5319095ef">More...</a><br /></td></tr>
<tr class="separator:a5f18921c92b5d2e062bc1ce5319095ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae0160f926f2c1f7c750d315a64bffa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#aae0160f926f2c1f7c750d315a64bffa0">REG_UOTGHS_DEVDMANXTDSC2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC320U)</td></tr>
<tr class="memdesc:aae0160f926f2c1f7c750d315a64bffa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 2)  <a href="#aae0160f926f2c1f7c750d315a64bffa0">More...</a><br /></td></tr>
<tr class="separator:aae0160f926f2c1f7c750d315a64bffa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa64f1ccb0eb6b1903484ffcc1de2e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#afa64f1ccb0eb6b1903484ffcc1de2e3e">REG_UOTGHS_DEVDMAADDRESS2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC324U)</td></tr>
<tr class="memdesc:afa64f1ccb0eb6b1903484ffcc1de2e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Address Register (n = 2)  <a href="#afa64f1ccb0eb6b1903484ffcc1de2e3e">More...</a><br /></td></tr>
<tr class="separator:afa64f1ccb0eb6b1903484ffcc1de2e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71bb86dc82085ddd0134b4cf014f588b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a71bb86dc82085ddd0134b4cf014f588b">REG_UOTGHS_DEVDMACONTROL2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC328U)</td></tr>
<tr class="memdesc:a71bb86dc82085ddd0134b4cf014f588b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Control Register (n = 2)  <a href="#a71bb86dc82085ddd0134b4cf014f588b">More...</a><br /></td></tr>
<tr class="separator:a71bb86dc82085ddd0134b4cf014f588b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9284cbab31507dada7abf6ada023785c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a9284cbab31507dada7abf6ada023785c">REG_UOTGHS_DEVDMASTATUS2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC32CU)</td></tr>
<tr class="memdesc:a9284cbab31507dada7abf6ada023785c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Status Register (n = 2)  <a href="#a9284cbab31507dada7abf6ada023785c">More...</a><br /></td></tr>
<tr class="separator:a9284cbab31507dada7abf6ada023785c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c690af1f68ef0388cf4cfbdfa379dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ab1c690af1f68ef0388cf4cfbdfa379dd">REG_UOTGHS_DEVDMANXTDSC3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC330U)</td></tr>
<tr class="memdesc:ab1c690af1f68ef0388cf4cfbdfa379dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 3)  <a href="#ab1c690af1f68ef0388cf4cfbdfa379dd">More...</a><br /></td></tr>
<tr class="separator:ab1c690af1f68ef0388cf4cfbdfa379dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201e94fa058b13bded1d51743b0b7594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a201e94fa058b13bded1d51743b0b7594">REG_UOTGHS_DEVDMAADDRESS3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC334U)</td></tr>
<tr class="memdesc:a201e94fa058b13bded1d51743b0b7594"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Address Register (n = 3)  <a href="#a201e94fa058b13bded1d51743b0b7594">More...</a><br /></td></tr>
<tr class="separator:a201e94fa058b13bded1d51743b0b7594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660440e8005eb4157ea6ea92d2f710f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a660440e8005eb4157ea6ea92d2f710f7">REG_UOTGHS_DEVDMACONTROL3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC338U)</td></tr>
<tr class="memdesc:a660440e8005eb4157ea6ea92d2f710f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Control Register (n = 3)  <a href="#a660440e8005eb4157ea6ea92d2f710f7">More...</a><br /></td></tr>
<tr class="separator:a660440e8005eb4157ea6ea92d2f710f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9536cf27da19e5b49aa5ddfd71e1965e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a9536cf27da19e5b49aa5ddfd71e1965e">REG_UOTGHS_DEVDMASTATUS3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC33CU)</td></tr>
<tr class="memdesc:a9536cf27da19e5b49aa5ddfd71e1965e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Status Register (n = 3)  <a href="#a9536cf27da19e5b49aa5ddfd71e1965e">More...</a><br /></td></tr>
<tr class="separator:a9536cf27da19e5b49aa5ddfd71e1965e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9ef194a98495ae27551e5842812656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a0d9ef194a98495ae27551e5842812656">REG_UOTGHS_DEVDMANXTDSC4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC340U)</td></tr>
<tr class="memdesc:a0d9ef194a98495ae27551e5842812656"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 4)  <a href="#a0d9ef194a98495ae27551e5842812656">More...</a><br /></td></tr>
<tr class="separator:a0d9ef194a98495ae27551e5842812656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a475256dbf9c71aeb1b5da9895f2b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a28a475256dbf9c71aeb1b5da9895f2b2">REG_UOTGHS_DEVDMAADDRESS4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC344U)</td></tr>
<tr class="memdesc:a28a475256dbf9c71aeb1b5da9895f2b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Address Register (n = 4)  <a href="#a28a475256dbf9c71aeb1b5da9895f2b2">More...</a><br /></td></tr>
<tr class="separator:a28a475256dbf9c71aeb1b5da9895f2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbea5c5b80494e165429cb10c0598757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#afbea5c5b80494e165429cb10c0598757">REG_UOTGHS_DEVDMACONTROL4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC348U)</td></tr>
<tr class="memdesc:afbea5c5b80494e165429cb10c0598757"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Control Register (n = 4)  <a href="#afbea5c5b80494e165429cb10c0598757">More...</a><br /></td></tr>
<tr class="separator:afbea5c5b80494e165429cb10c0598757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c00ae9601c09b143ee581bef0c2f153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a5c00ae9601c09b143ee581bef0c2f153">REG_UOTGHS_DEVDMASTATUS4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC34CU)</td></tr>
<tr class="memdesc:a5c00ae9601c09b143ee581bef0c2f153"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Status Register (n = 4)  <a href="#a5c00ae9601c09b143ee581bef0c2f153">More...</a><br /></td></tr>
<tr class="separator:a5c00ae9601c09b143ee581bef0c2f153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f9f602eca50ae78e5cadae70e1464c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a75f9f602eca50ae78e5cadae70e1464c">REG_UOTGHS_DEVDMANXTDSC5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC350U)</td></tr>
<tr class="memdesc:a75f9f602eca50ae78e5cadae70e1464c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 5)  <a href="#a75f9f602eca50ae78e5cadae70e1464c">More...</a><br /></td></tr>
<tr class="separator:a75f9f602eca50ae78e5cadae70e1464c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e184f426a0c16a287ed1cfc9246983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a58e184f426a0c16a287ed1cfc9246983">REG_UOTGHS_DEVDMAADDRESS5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC354U)</td></tr>
<tr class="memdesc:a58e184f426a0c16a287ed1cfc9246983"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Address Register (n = 5)  <a href="#a58e184f426a0c16a287ed1cfc9246983">More...</a><br /></td></tr>
<tr class="separator:a58e184f426a0c16a287ed1cfc9246983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f4f8b9b18d43437916925117e55635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#aa1f4f8b9b18d43437916925117e55635">REG_UOTGHS_DEVDMACONTROL5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC358U)</td></tr>
<tr class="memdesc:aa1f4f8b9b18d43437916925117e55635"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Control Register (n = 5)  <a href="#aa1f4f8b9b18d43437916925117e55635">More...</a><br /></td></tr>
<tr class="separator:aa1f4f8b9b18d43437916925117e55635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112b1464a78fbf19e12ff9b9234f0b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a112b1464a78fbf19e12ff9b9234f0b5c">REG_UOTGHS_DEVDMASTATUS5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC35CU)</td></tr>
<tr class="memdesc:a112b1464a78fbf19e12ff9b9234f0b5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Status Register (n = 5)  <a href="#a112b1464a78fbf19e12ff9b9234f0b5c">More...</a><br /></td></tr>
<tr class="separator:a112b1464a78fbf19e12ff9b9234f0b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c39538b785189e22cf0c4f707efdd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ae3c39538b785189e22cf0c4f707efdd4">REG_UOTGHS_DEVDMANXTDSC6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC360U)</td></tr>
<tr class="memdesc:ae3c39538b785189e22cf0c4f707efdd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 6)  <a href="#ae3c39538b785189e22cf0c4f707efdd4">More...</a><br /></td></tr>
<tr class="separator:ae3c39538b785189e22cf0c4f707efdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b93b958af15887940ca4d00824b95d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#af5b93b958af15887940ca4d00824b95d">REG_UOTGHS_DEVDMAADDRESS6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC364U)</td></tr>
<tr class="memdesc:af5b93b958af15887940ca4d00824b95d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Address Register (n = 6)  <a href="#af5b93b958af15887940ca4d00824b95d">More...</a><br /></td></tr>
<tr class="separator:af5b93b958af15887940ca4d00824b95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1206ece0e8943c4da411d13a25f6f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a6d1206ece0e8943c4da411d13a25f6f4">REG_UOTGHS_DEVDMACONTROL6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC368U)</td></tr>
<tr class="memdesc:a6d1206ece0e8943c4da411d13a25f6f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Control Register (n = 6)  <a href="#a6d1206ece0e8943c4da411d13a25f6f4">More...</a><br /></td></tr>
<tr class="separator:a6d1206ece0e8943c4da411d13a25f6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeec507aed0f894b072b6b63e9c82b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#aeeec507aed0f894b072b6b63e9c82b36">REG_UOTGHS_DEVDMASTATUS6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC36CU)</td></tr>
<tr class="memdesc:aeeec507aed0f894b072b6b63e9c82b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Status Register (n = 6)  <a href="#aeeec507aed0f894b072b6b63e9c82b36">More...</a><br /></td></tr>
<tr class="separator:aeeec507aed0f894b072b6b63e9c82b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995cfa2187ed8ea70098ce955cc2389d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a995cfa2187ed8ea70098ce955cc2389d">REG_UOTGHS_DEVDMANXTDSC7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC370U)</td></tr>
<tr class="memdesc:a995cfa2187ed8ea70098ce955cc2389d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 7)  <a href="#a995cfa2187ed8ea70098ce955cc2389d">More...</a><br /></td></tr>
<tr class="separator:a995cfa2187ed8ea70098ce955cc2389d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e34e769fa0213d77e3f6b6f0cb49285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a3e34e769fa0213d77e3f6b6f0cb49285">REG_UOTGHS_DEVDMAADDRESS7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC374U)</td></tr>
<tr class="memdesc:a3e34e769fa0213d77e3f6b6f0cb49285"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Address Register (n = 7)  <a href="#a3e34e769fa0213d77e3f6b6f0cb49285">More...</a><br /></td></tr>
<tr class="separator:a3e34e769fa0213d77e3f6b6f0cb49285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99598eb5a6aa071f54d5b2e448a6cf9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a99598eb5a6aa071f54d5b2e448a6cf9a">REG_UOTGHS_DEVDMACONTROL7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC378U)</td></tr>
<tr class="memdesc:a99598eb5a6aa071f54d5b2e448a6cf9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Control Register (n = 7)  <a href="#a99598eb5a6aa071f54d5b2e448a6cf9a">More...</a><br /></td></tr>
<tr class="separator:a99598eb5a6aa071f54d5b2e448a6cf9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771cca91d9b56fb8464373a4931e3b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a771cca91d9b56fb8464373a4931e3b99">REG_UOTGHS_DEVDMASTATUS7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC37CU)</td></tr>
<tr class="memdesc:a771cca91d9b56fb8464373a4931e3b99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Device DMA Channel Status Register (n = 7)  <a href="#a771cca91d9b56fb8464373a4931e3b99">More...</a><br /></td></tr>
<tr class="separator:a771cca91d9b56fb8464373a4931e3b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0003e7eae55b8ceeae2bbe78e9065614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a0003e7eae55b8ceeae2bbe78e9065614">REG_UOTGHS_HSTCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC400U)</td></tr>
<tr class="memdesc:a0003e7eae55b8ceeae2bbe78e9065614"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host General Control Register  <a href="#a0003e7eae55b8ceeae2bbe78e9065614">More...</a><br /></td></tr>
<tr class="separator:a0003e7eae55b8ceeae2bbe78e9065614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a252bb3196cdf139a6909cba614d11506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a252bb3196cdf139a6909cba614d11506">REG_UOTGHS_HSTISR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC404U)</td></tr>
<tr class="memdesc:a252bb3196cdf139a6909cba614d11506"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Global Interrupt Status Register  <a href="#a252bb3196cdf139a6909cba614d11506">More...</a><br /></td></tr>
<tr class="separator:a252bb3196cdf139a6909cba614d11506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c24e81f6577cfc96d7b4ede3eee2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#af8c24e81f6577cfc96d7b4ede3eee2b7">REG_UOTGHS_HSTICR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC408U)</td></tr>
<tr class="memdesc:af8c24e81f6577cfc96d7b4ede3eee2b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Global Interrupt Clear Register  <a href="#af8c24e81f6577cfc96d7b4ede3eee2b7">More...</a><br /></td></tr>
<tr class="separator:af8c24e81f6577cfc96d7b4ede3eee2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b64afecbf6802c117ab0e5c2da3437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a42b64afecbf6802c117ab0e5c2da3437">REG_UOTGHS_HSTIFR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC40CU)</td></tr>
<tr class="memdesc:a42b64afecbf6802c117ab0e5c2da3437"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Global Interrupt Set Register  <a href="#a42b64afecbf6802c117ab0e5c2da3437">More...</a><br /></td></tr>
<tr class="separator:a42b64afecbf6802c117ab0e5c2da3437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa245eb3fb810486e4c5e5412e50eb06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#afa245eb3fb810486e4c5e5412e50eb06">REG_UOTGHS_HSTIMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC410U)</td></tr>
<tr class="memdesc:afa245eb3fb810486e4c5e5412e50eb06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Global Interrupt Mask Register  <a href="#afa245eb3fb810486e4c5e5412e50eb06">More...</a><br /></td></tr>
<tr class="separator:afa245eb3fb810486e4c5e5412e50eb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd9389855ed0a1490c06472b66dc6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#abdd9389855ed0a1490c06472b66dc6b7">REG_UOTGHS_HSTIDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC414U)</td></tr>
<tr class="memdesc:abdd9389855ed0a1490c06472b66dc6b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Global Interrupt Disable Register  <a href="#abdd9389855ed0a1490c06472b66dc6b7">More...</a><br /></td></tr>
<tr class="separator:abdd9389855ed0a1490c06472b66dc6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6750f70d0bb0239c4245e856ebfacec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a6750f70d0bb0239c4245e856ebfacec2">REG_UOTGHS_HSTIER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC418U)</td></tr>
<tr class="memdesc:a6750f70d0bb0239c4245e856ebfacec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Global Interrupt Enable Register  <a href="#a6750f70d0bb0239c4245e856ebfacec2">More...</a><br /></td></tr>
<tr class="separator:a6750f70d0bb0239c4245e856ebfacec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0883c91712c649a95b2c2a99b4793526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a0883c91712c649a95b2c2a99b4793526">REG_UOTGHS_HSTPIP</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC41CU)</td></tr>
<tr class="memdesc:a0883c91712c649a95b2c2a99b4793526"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Pipe Register  <a href="#a0883c91712c649a95b2c2a99b4793526">More...</a><br /></td></tr>
<tr class="separator:a0883c91712c649a95b2c2a99b4793526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a749ac1f56435b4b010cdc1d0c9d55eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a749ac1f56435b4b010cdc1d0c9d55eb1">REG_UOTGHS_HSTFNUM</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC420U)</td></tr>
<tr class="memdesc:a749ac1f56435b4b010cdc1d0c9d55eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Frame Number Register  <a href="#a749ac1f56435b4b010cdc1d0c9d55eb1">More...</a><br /></td></tr>
<tr class="separator:a749ac1f56435b4b010cdc1d0c9d55eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c88722c673bc11bd5b04681dcd42cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a3c88722c673bc11bd5b04681dcd42cf9">REG_UOTGHS_HSTADDR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC424U)</td></tr>
<tr class="memdesc:a3c88722c673bc11bd5b04681dcd42cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Address 1 Register  <a href="#a3c88722c673bc11bd5b04681dcd42cf9">More...</a><br /></td></tr>
<tr class="separator:a3c88722c673bc11bd5b04681dcd42cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33da30b365df08f40ccec3c52c42702e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a33da30b365df08f40ccec3c52c42702e">REG_UOTGHS_HSTADDR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC428U)</td></tr>
<tr class="memdesc:a33da30b365df08f40ccec3c52c42702e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Address 2 Register  <a href="#a33da30b365df08f40ccec3c52c42702e">More...</a><br /></td></tr>
<tr class="separator:a33da30b365df08f40ccec3c52c42702e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079886ba18e24650e588a1455e0e6a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a079886ba18e24650e588a1455e0e6a11">REG_UOTGHS_HSTADDR3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC42CU)</td></tr>
<tr class="memdesc:a079886ba18e24650e588a1455e0e6a11"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Address 3 Register  <a href="#a079886ba18e24650e588a1455e0e6a11">More...</a><br /></td></tr>
<tr class="separator:a079886ba18e24650e588a1455e0e6a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b2ebe32f6e326339e4390a6e6ef6e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a2b2ebe32f6e326339e4390a6e6ef6e47">REG_UOTGHS_HSTPIPCFG</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC500U)</td></tr>
<tr class="memdesc:a2b2ebe32f6e326339e4390a6e6ef6e47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Pipe Configuration Register (n = 0)  <a href="#a2b2ebe32f6e326339e4390a6e6ef6e47">More...</a><br /></td></tr>
<tr class="separator:a2b2ebe32f6e326339e4390a6e6ef6e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b74e1761fc5df0e2e24be4757afb4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a1b74e1761fc5df0e2e24be4757afb4de">REG_UOTGHS_HSTPIPISR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC530U)</td></tr>
<tr class="memdesc:a1b74e1761fc5df0e2e24be4757afb4de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Pipe Status Register (n = 0)  <a href="#a1b74e1761fc5df0e2e24be4757afb4de">More...</a><br /></td></tr>
<tr class="separator:a1b74e1761fc5df0e2e24be4757afb4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08902419fc9f42721aa5249ff6ce5b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a08902419fc9f42721aa5249ff6ce5b61">REG_UOTGHS_HSTPIPICR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC560U)</td></tr>
<tr class="memdesc:a08902419fc9f42721aa5249ff6ce5b61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Pipe Clear Register (n = 0)  <a href="#a08902419fc9f42721aa5249ff6ce5b61">More...</a><br /></td></tr>
<tr class="separator:a08902419fc9f42721aa5249ff6ce5b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391422826564c1cf67497d5fa24937d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a391422826564c1cf67497d5fa24937d4">REG_UOTGHS_HSTPIPIFR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC590U)</td></tr>
<tr class="memdesc:a391422826564c1cf67497d5fa24937d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Pipe Set Register (n = 0)  <a href="#a391422826564c1cf67497d5fa24937d4">More...</a><br /></td></tr>
<tr class="separator:a391422826564c1cf67497d5fa24937d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4a549235278aaf1335888c7e0067e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a5f4a549235278aaf1335888c7e0067e2">REG_UOTGHS_HSTPIPIMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC5C0U)</td></tr>
<tr class="memdesc:a5f4a549235278aaf1335888c7e0067e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Pipe Mask Register (n = 0)  <a href="#a5f4a549235278aaf1335888c7e0067e2">More...</a><br /></td></tr>
<tr class="separator:a5f4a549235278aaf1335888c7e0067e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f67913e0535725c197987c18b436750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a7f67913e0535725c197987c18b436750">REG_UOTGHS_HSTPIPIER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC5F0U)</td></tr>
<tr class="memdesc:a7f67913e0535725c197987c18b436750"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Pipe Enable Register (n = 0)  <a href="#a7f67913e0535725c197987c18b436750">More...</a><br /></td></tr>
<tr class="separator:a7f67913e0535725c197987c18b436750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672fd184081b3be6784bcff9b0a77c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a672fd184081b3be6784bcff9b0a77c1d">REG_UOTGHS_HSTPIPIDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC620U)</td></tr>
<tr class="memdesc:a672fd184081b3be6784bcff9b0a77c1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Pipe Disable Register (n = 0)  <a href="#a672fd184081b3be6784bcff9b0a77c1d">More...</a><br /></td></tr>
<tr class="separator:a672fd184081b3be6784bcff9b0a77c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a31d30208067763fc40d6a5722fdfdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a1a31d30208067763fc40d6a5722fdfdb">REG_UOTGHS_HSTPIPINRQ</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC650U)</td></tr>
<tr class="memdesc:a1a31d30208067763fc40d6a5722fdfdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Pipe IN Request Register (n = 0)  <a href="#a1a31d30208067763fc40d6a5722fdfdb">More...</a><br /></td></tr>
<tr class="separator:a1a31d30208067763fc40d6a5722fdfdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57849eb4f35989e7ad8d185c465714c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ad57849eb4f35989e7ad8d185c465714c">REG_UOTGHS_HSTPIPERR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC680U)</td></tr>
<tr class="memdesc:ad57849eb4f35989e7ad8d185c465714c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host Pipe Error Register (n = 0)  <a href="#ad57849eb4f35989e7ad8d185c465714c">More...</a><br /></td></tr>
<tr class="separator:ad57849eb4f35989e7ad8d185c465714c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a33c4aa1864d3651e88d5e214caf5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ab2a33c4aa1864d3651e88d5e214caf5f">REG_UOTGHS_HSTDMANXTDSC1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC710U)</td></tr>
<tr class="memdesc:ab2a33c4aa1864d3651e88d5e214caf5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 1)  <a href="#ab2a33c4aa1864d3651e88d5e214caf5f">More...</a><br /></td></tr>
<tr class="separator:ab2a33c4aa1864d3651e88d5e214caf5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eaf2f0e523a5c648335ca40f5ae9aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a2eaf2f0e523a5c648335ca40f5ae9aa3">REG_UOTGHS_HSTDMAADDRESS1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC714U)</td></tr>
<tr class="memdesc:a2eaf2f0e523a5c648335ca40f5ae9aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Address Register (n = 1)  <a href="#a2eaf2f0e523a5c648335ca40f5ae9aa3">More...</a><br /></td></tr>
<tr class="separator:a2eaf2f0e523a5c648335ca40f5ae9aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33869703ad51fe1f891b7f752b53b9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a33869703ad51fe1f891b7f752b53b9d5">REG_UOTGHS_HSTDMACONTROL1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC718U)</td></tr>
<tr class="memdesc:a33869703ad51fe1f891b7f752b53b9d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Control Register (n = 1)  <a href="#a33869703ad51fe1f891b7f752b53b9d5">More...</a><br /></td></tr>
<tr class="separator:a33869703ad51fe1f891b7f752b53b9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a526ee98eabc44295ed1d4bbcdde8e070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a526ee98eabc44295ed1d4bbcdde8e070">REG_UOTGHS_HSTDMASTATUS1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC71CU)</td></tr>
<tr class="memdesc:a526ee98eabc44295ed1d4bbcdde8e070"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Status Register (n = 1)  <a href="#a526ee98eabc44295ed1d4bbcdde8e070">More...</a><br /></td></tr>
<tr class="separator:a526ee98eabc44295ed1d4bbcdde8e070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcaa309831f70400a36f42c29076bc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#afcaa309831f70400a36f42c29076bc01">REG_UOTGHS_HSTDMANXTDSC2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC720U)</td></tr>
<tr class="memdesc:afcaa309831f70400a36f42c29076bc01"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 2)  <a href="#afcaa309831f70400a36f42c29076bc01">More...</a><br /></td></tr>
<tr class="separator:afcaa309831f70400a36f42c29076bc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4905798f9b7b76e91be0846fac982d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a4905798f9b7b76e91be0846fac982d00">REG_UOTGHS_HSTDMAADDRESS2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC724U)</td></tr>
<tr class="memdesc:a4905798f9b7b76e91be0846fac982d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Address Register (n = 2)  <a href="#a4905798f9b7b76e91be0846fac982d00">More...</a><br /></td></tr>
<tr class="separator:a4905798f9b7b76e91be0846fac982d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56406fec7f376cbe9ddd53c0d15ee28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a56406fec7f376cbe9ddd53c0d15ee28d">REG_UOTGHS_HSTDMACONTROL2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC728U)</td></tr>
<tr class="memdesc:a56406fec7f376cbe9ddd53c0d15ee28d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Control Register (n = 2)  <a href="#a56406fec7f376cbe9ddd53c0d15ee28d">More...</a><br /></td></tr>
<tr class="separator:a56406fec7f376cbe9ddd53c0d15ee28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae184a8108772cd5ae49e7be8a49247c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ae184a8108772cd5ae49e7be8a49247c1">REG_UOTGHS_HSTDMASTATUS2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC72CU)</td></tr>
<tr class="memdesc:ae184a8108772cd5ae49e7be8a49247c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Status Register (n = 2)  <a href="#ae184a8108772cd5ae49e7be8a49247c1">More...</a><br /></td></tr>
<tr class="separator:ae184a8108772cd5ae49e7be8a49247c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8804516badf27b4653ef1898a1ff0e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a8804516badf27b4653ef1898a1ff0e1c">REG_UOTGHS_HSTDMANXTDSC3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC730U)</td></tr>
<tr class="memdesc:a8804516badf27b4653ef1898a1ff0e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 3)  <a href="#a8804516badf27b4653ef1898a1ff0e1c">More...</a><br /></td></tr>
<tr class="separator:a8804516badf27b4653ef1898a1ff0e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a427f522a9c749a4b7f23e29aff3e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a0a427f522a9c749a4b7f23e29aff3e9d">REG_UOTGHS_HSTDMAADDRESS3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC734U)</td></tr>
<tr class="memdesc:a0a427f522a9c749a4b7f23e29aff3e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Address Register (n = 3)  <a href="#a0a427f522a9c749a4b7f23e29aff3e9d">More...</a><br /></td></tr>
<tr class="separator:a0a427f522a9c749a4b7f23e29aff3e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac11a9b7ba60ee728fbbd3e652374c6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ac11a9b7ba60ee728fbbd3e652374c6b9">REG_UOTGHS_HSTDMACONTROL3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC738U)</td></tr>
<tr class="memdesc:ac11a9b7ba60ee728fbbd3e652374c6b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Control Register (n = 3)  <a href="#ac11a9b7ba60ee728fbbd3e652374c6b9">More...</a><br /></td></tr>
<tr class="separator:ac11a9b7ba60ee728fbbd3e652374c6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14481fc3e353a58de7846f12f497a4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a14481fc3e353a58de7846f12f497a4af">REG_UOTGHS_HSTDMASTATUS3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC73CU)</td></tr>
<tr class="memdesc:a14481fc3e353a58de7846f12f497a4af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Status Register (n = 3)  <a href="#a14481fc3e353a58de7846f12f497a4af">More...</a><br /></td></tr>
<tr class="separator:a14481fc3e353a58de7846f12f497a4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac98de835fc07089a49138cd1562627a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#aac98de835fc07089a49138cd1562627a">REG_UOTGHS_HSTDMANXTDSC4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC740U)</td></tr>
<tr class="memdesc:aac98de835fc07089a49138cd1562627a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 4)  <a href="#aac98de835fc07089a49138cd1562627a">More...</a><br /></td></tr>
<tr class="separator:aac98de835fc07089a49138cd1562627a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e2694f96aa39d21d5b2215a9b0a17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a27e2694f96aa39d21d5b2215a9b0a17c">REG_UOTGHS_HSTDMAADDRESS4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC744U)</td></tr>
<tr class="memdesc:a27e2694f96aa39d21d5b2215a9b0a17c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Address Register (n = 4)  <a href="#a27e2694f96aa39d21d5b2215a9b0a17c">More...</a><br /></td></tr>
<tr class="separator:a27e2694f96aa39d21d5b2215a9b0a17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a507abc5115535e86039266e2eb5dce00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a507abc5115535e86039266e2eb5dce00">REG_UOTGHS_HSTDMACONTROL4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC748U)</td></tr>
<tr class="memdesc:a507abc5115535e86039266e2eb5dce00"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Control Register (n = 4)  <a href="#a507abc5115535e86039266e2eb5dce00">More...</a><br /></td></tr>
<tr class="separator:a507abc5115535e86039266e2eb5dce00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17c4a363f6f74b84cb4f18c03c0f462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ad17c4a363f6f74b84cb4f18c03c0f462">REG_UOTGHS_HSTDMASTATUS4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC74CU)</td></tr>
<tr class="memdesc:ad17c4a363f6f74b84cb4f18c03c0f462"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Status Register (n = 4)  <a href="#ad17c4a363f6f74b84cb4f18c03c0f462">More...</a><br /></td></tr>
<tr class="separator:ad17c4a363f6f74b84cb4f18c03c0f462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8deaac49bf8d38222fcfcf666192fe36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a8deaac49bf8d38222fcfcf666192fe36">REG_UOTGHS_HSTDMANXTDSC5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC750U)</td></tr>
<tr class="memdesc:a8deaac49bf8d38222fcfcf666192fe36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 5)  <a href="#a8deaac49bf8d38222fcfcf666192fe36">More...</a><br /></td></tr>
<tr class="separator:a8deaac49bf8d38222fcfcf666192fe36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0e2115045a78e7691ef52578df5f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a7d0e2115045a78e7691ef52578df5f62">REG_UOTGHS_HSTDMAADDRESS5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC754U)</td></tr>
<tr class="memdesc:a7d0e2115045a78e7691ef52578df5f62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Address Register (n = 5)  <a href="#a7d0e2115045a78e7691ef52578df5f62">More...</a><br /></td></tr>
<tr class="separator:a7d0e2115045a78e7691ef52578df5f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea670e30591f2ff67cfaad2ec2953d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a7ea670e30591f2ff67cfaad2ec2953d9">REG_UOTGHS_HSTDMACONTROL5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC758U)</td></tr>
<tr class="memdesc:a7ea670e30591f2ff67cfaad2ec2953d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Control Register (n = 5)  <a href="#a7ea670e30591f2ff67cfaad2ec2953d9">More...</a><br /></td></tr>
<tr class="separator:a7ea670e30591f2ff67cfaad2ec2953d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a490994ccaa76d6b2f210abc2a7bb7804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a490994ccaa76d6b2f210abc2a7bb7804">REG_UOTGHS_HSTDMASTATUS5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC75CU)</td></tr>
<tr class="memdesc:a490994ccaa76d6b2f210abc2a7bb7804"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Status Register (n = 5)  <a href="#a490994ccaa76d6b2f210abc2a7bb7804">More...</a><br /></td></tr>
<tr class="separator:a490994ccaa76d6b2f210abc2a7bb7804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a05f3be29b81e7c28ae7f06d4795875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a9a05f3be29b81e7c28ae7f06d4795875">REG_UOTGHS_HSTDMANXTDSC6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC760U)</td></tr>
<tr class="memdesc:a9a05f3be29b81e7c28ae7f06d4795875"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 6)  <a href="#a9a05f3be29b81e7c28ae7f06d4795875">More...</a><br /></td></tr>
<tr class="separator:a9a05f3be29b81e7c28ae7f06d4795875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620fb7aead8f1c2ea8a355a41b42d5af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a620fb7aead8f1c2ea8a355a41b42d5af">REG_UOTGHS_HSTDMAADDRESS6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC764U)</td></tr>
<tr class="memdesc:a620fb7aead8f1c2ea8a355a41b42d5af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Address Register (n = 6)  <a href="#a620fb7aead8f1c2ea8a355a41b42d5af">More...</a><br /></td></tr>
<tr class="separator:a620fb7aead8f1c2ea8a355a41b42d5af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad053390976d9787df20db03f1dd93086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ad053390976d9787df20db03f1dd93086">REG_UOTGHS_HSTDMACONTROL6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC768U)</td></tr>
<tr class="memdesc:ad053390976d9787df20db03f1dd93086"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Control Register (n = 6)  <a href="#ad053390976d9787df20db03f1dd93086">More...</a><br /></td></tr>
<tr class="separator:ad053390976d9787df20db03f1dd93086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa85809f1ab57d99e52cae6f32aa283d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#afa85809f1ab57d99e52cae6f32aa283d">REG_UOTGHS_HSTDMASTATUS6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC76CU)</td></tr>
<tr class="memdesc:afa85809f1ab57d99e52cae6f32aa283d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Status Register (n = 6)  <a href="#afa85809f1ab57d99e52cae6f32aa283d">More...</a><br /></td></tr>
<tr class="separator:afa85809f1ab57d99e52cae6f32aa283d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c7aeb46f2848a8ad140f2f1173d353b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a7c7aeb46f2848a8ad140f2f1173d353b">REG_UOTGHS_HSTDMANXTDSC7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC770U)</td></tr>
<tr class="memdesc:a7c7aeb46f2848a8ad140f2f1173d353b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 7)  <a href="#a7c7aeb46f2848a8ad140f2f1173d353b">More...</a><br /></td></tr>
<tr class="separator:a7c7aeb46f2848a8ad140f2f1173d353b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5430f7142c13e4bc310a1d0973ec3635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a5430f7142c13e4bc310a1d0973ec3635">REG_UOTGHS_HSTDMAADDRESS7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC774U)</td></tr>
<tr class="memdesc:a5430f7142c13e4bc310a1d0973ec3635"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Address Register (n = 7)  <a href="#a5430f7142c13e4bc310a1d0973ec3635">More...</a><br /></td></tr>
<tr class="separator:a5430f7142c13e4bc310a1d0973ec3635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45c2d3599793da40f413a260bc5bafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ae45c2d3599793da40f413a260bc5bafc">REG_UOTGHS_HSTDMACONTROL7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC778U)</td></tr>
<tr class="memdesc:ae45c2d3599793da40f413a260bc5bafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Control Register (n = 7)  <a href="#ae45c2d3599793da40f413a260bc5bafc">More...</a><br /></td></tr>
<tr class="separator:ae45c2d3599793da40f413a260bc5bafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0822270558d69e67b3be7e1ff3cf47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ae0822270558d69e67b3be7e1ff3cf47b">REG_UOTGHS_HSTDMASTATUS7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC77CU)</td></tr>
<tr class="memdesc:ae0822270558d69e67b3be7e1ff3cf47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) Host DMA Channel Status Register (n = 7)  <a href="#ae0822270558d69e67b3be7e1ff3cf47b">More...</a><br /></td></tr>
<tr class="separator:ae0822270558d69e67b3be7e1ff3cf47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c8dfaa9464dda4450652d6943b5922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a07c8dfaa9464dda4450652d6943b5922">REG_UOTGHS_CTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC800U)</td></tr>
<tr class="memdesc:a07c8dfaa9464dda4450652d6943b5922"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) General Control Register  <a href="#a07c8dfaa9464dda4450652d6943b5922">More...</a><br /></td></tr>
<tr class="separator:a07c8dfaa9464dda4450652d6943b5922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e2bde353aaf4ad29171b8673efcf8ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a5e2bde353aaf4ad29171b8673efcf8ac">REG_UOTGHS_SR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC804U)</td></tr>
<tr class="memdesc:a5e2bde353aaf4ad29171b8673efcf8ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) General Status Register  <a href="#a5e2bde353aaf4ad29171b8673efcf8ac">More...</a><br /></td></tr>
<tr class="separator:a5e2bde353aaf4ad29171b8673efcf8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae1cd84b971054fa79cbf59b04d5c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#a1ae1cd84b971054fa79cbf59b04d5c25">REG_UOTGHS_SCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC808U)</td></tr>
<tr class="memdesc:a1ae1cd84b971054fa79cbf59b04d5c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) General Status Clear Register  <a href="#a1ae1cd84b971054fa79cbf59b04d5c25">More...</a><br /></td></tr>
<tr class="separator:a1ae1cd84b971054fa79cbf59b04d5c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebda30127d0e0afaccb752da110254ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#aebda30127d0e0afaccb752da110254ae">REG_UOTGHS_SFR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC80CU)</td></tr>
<tr class="memdesc:aebda30127d0e0afaccb752da110254ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) General Status Set Register  <a href="#aebda30127d0e0afaccb752da110254ae">More...</a><br /></td></tr>
<tr class="separator:aebda30127d0e0afaccb752da110254ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae210aa9b195b4fa97ec10eb5bcea9cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__uotghs_8h.html#ae210aa9b195b4fa97ec10eb5bcea9cfe">REG_UOTGHS_FSM</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC82CU)</td></tr>
<tr class="memdesc:ae210aa9b195b4fa97ec10eb5bcea9cfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UOTGHS) General Finite State Machine Register  <a href="#ae210aa9b195b4fa97ec10eb5bcea9cfe">More...</a><br /></td></tr>
<tr class="separator:ae210aa9b195b4fa97ec10eb5bcea9cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a07c8dfaa9464dda4450652d6943b5922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07c8dfaa9464dda4450652d6943b5922">&#9670;&nbsp;</a></span>REG_UOTGHS_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_CTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC800U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) General Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00231">231</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a7e71d59a6d4c443f4ae903200dfb127c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e71d59a6d4c443f4ae903200dfb127c">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device General Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00138">138</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a21deb5f59e7bdfb4d47c3e264c2f650d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21deb5f59e7bdfb4d47c3e264c2f650d">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMAADDRESS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMAADDRESS1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC314U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Address Register (n = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00155">155</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="afa64f1ccb0eb6b1903484ffcc1de2e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa64f1ccb0eb6b1903484ffcc1de2e3e">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMAADDRESS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMAADDRESS2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC324U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Address Register (n = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00159">159</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a201e94fa058b13bded1d51743b0b7594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201e94fa058b13bded1d51743b0b7594">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMAADDRESS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMAADDRESS3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC334U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Address Register (n = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00163">163</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a28a475256dbf9c71aeb1b5da9895f2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28a475256dbf9c71aeb1b5da9895f2b2">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMAADDRESS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMAADDRESS4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC344U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Address Register (n = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00167">167</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a58e184f426a0c16a287ed1cfc9246983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e184f426a0c16a287ed1cfc9246983">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMAADDRESS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMAADDRESS5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC354U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Address Register (n = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00171">171</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="af5b93b958af15887940ca4d00824b95d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b93b958af15887940ca4d00824b95d">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMAADDRESS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMAADDRESS6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC364U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Address Register (n = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00175">175</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a3e34e769fa0213d77e3f6b6f0cb49285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e34e769fa0213d77e3f6b6f0cb49285">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMAADDRESS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMAADDRESS7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC374U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Address Register (n = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00179">179</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a41e046edadae5c512aa22318d34979f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e046edadae5c512aa22318d34979f9">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMACONTROL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMACONTROL1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC318U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Control Register (n = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00156">156</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a71bb86dc82085ddd0134b4cf014f588b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71bb86dc82085ddd0134b4cf014f588b">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMACONTROL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMACONTROL2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC328U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Control Register (n = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00160">160</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a660440e8005eb4157ea6ea92d2f710f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a660440e8005eb4157ea6ea92d2f710f7">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMACONTROL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMACONTROL3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC338U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Control Register (n = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00164">164</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="afbea5c5b80494e165429cb10c0598757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbea5c5b80494e165429cb10c0598757">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMACONTROL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMACONTROL4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC348U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Control Register (n = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00168">168</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="aa1f4f8b9b18d43437916925117e55635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f4f8b9b18d43437916925117e55635">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMACONTROL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMACONTROL5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC358U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Control Register (n = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00172">172</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a6d1206ece0e8943c4da411d13a25f6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1206ece0e8943c4da411d13a25f6f4">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMACONTROL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMACONTROL6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC368U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Control Register (n = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00176">176</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a99598eb5a6aa071f54d5b2e448a6cf9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99598eb5a6aa071f54d5b2e448a6cf9a">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMACONTROL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMACONTROL7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC378U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Control Register (n = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00180">180</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a76eaa89a578fc56248f87ad8f11ec36f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76eaa89a578fc56248f87ad8f11ec36f">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMANXTDSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMANXTDSC1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC310U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00154">154</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="aae0160f926f2c1f7c750d315a64bffa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae0160f926f2c1f7c750d315a64bffa0">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMANXTDSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMANXTDSC2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC320U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00158">158</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ab1c690af1f68ef0388cf4cfbdfa379dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c690af1f68ef0388cf4cfbdfa379dd">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMANXTDSC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMANXTDSC3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC330U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00162">162</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a0d9ef194a98495ae27551e5842812656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9ef194a98495ae27551e5842812656">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMANXTDSC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMANXTDSC4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC340U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00166">166</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a75f9f602eca50ae78e5cadae70e1464c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f9f602eca50ae78e5cadae70e1464c">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMANXTDSC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMANXTDSC5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC350U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00170">170</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ae3c39538b785189e22cf0c4f707efdd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c39538b785189e22cf0c4f707efdd4">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMANXTDSC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMANXTDSC6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC360U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00174">174</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a995cfa2187ed8ea70098ce955cc2389d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995cfa2187ed8ea70098ce955cc2389d">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMANXTDSC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMANXTDSC7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC370U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Next Descriptor Address Register (n = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00178">178</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a5f18921c92b5d2e062bc1ce5319095ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f18921c92b5d2e062bc1ce5319095ef">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMASTATUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMASTATUS1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC31CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Status Register (n = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00157">157</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a9284cbab31507dada7abf6ada023785c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9284cbab31507dada7abf6ada023785c">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMASTATUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMASTATUS2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC32CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Status Register (n = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00161">161</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a9536cf27da19e5b49aa5ddfd71e1965e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9536cf27da19e5b49aa5ddfd71e1965e">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMASTATUS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMASTATUS3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC33CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Status Register (n = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00165">165</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a5c00ae9601c09b143ee581bef0c2f153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c00ae9601c09b143ee581bef0c2f153">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMASTATUS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMASTATUS4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC34CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Status Register (n = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00169">169</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a112b1464a78fbf19e12ff9b9234f0b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a112b1464a78fbf19e12ff9b9234f0b5c">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMASTATUS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMASTATUS5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC35CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Status Register (n = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00173">173</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="aeeec507aed0f894b072b6b63e9c82b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeec507aed0f894b072b6b63e9c82b36">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMASTATUS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMASTATUS6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC36CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Status Register (n = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00177">177</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a771cca91d9b56fb8464373a4931e3b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a771cca91d9b56fb8464373a4931e3b99">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVDMASTATUS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVDMASTATUS7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC37CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device DMA Channel Status Register (n = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00181">181</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ad2c55e6da61c32cc8c5a42f9faa09710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c55e6da61c32cc8c5a42f9faa09710">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVEPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVEPT&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC01CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Endpoint Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00145">145</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="adb6c1e6f7b77ac0d5faa762b1b260185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb6c1e6f7b77ac0d5faa762b1b260185">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVEPTCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVEPTCFG&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Endpoint Configuration Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00147">147</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a55fe024da73ce6dff46dc0ed1a3d652f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55fe024da73ce6dff46dc0ed1a3d652f">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVEPTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVEPTICR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC160U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Endpoint Clear Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00149">149</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a060270babd2dc8d68dd5d9ded3106823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a060270babd2dc8d68dd5d9ded3106823">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVEPTIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVEPTIDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Endpoint Disable Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00153">153</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="aff26241000520323ae0c64cff65bc862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff26241000520323ae0c64cff65bc862">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVEPTIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVEPTIER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC1F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Endpoint Enable Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00152">152</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="af6533fa773acf26e4e23b8a778ec59d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6533fa773acf26e4e23b8a778ec59d2">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVEPTIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVEPTIFR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC190U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Endpoint Set Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00150">150</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a190bde3f9ca90c183b577c18e75b84dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190bde3f9ca90c183b577c18e75b84dd">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVEPTIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVEPTIMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC1C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Endpoint Mask Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00151">151</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a3fd54f5dc55a552f8da98ef6d9dfaca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd54f5dc55a552f8da98ef6d9dfaca0">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVEPTISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVEPTISR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC130U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Endpoint Status Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00148">148</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="af8bac55153f0471c3716e340762e56e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8bac55153f0471c3716e340762e56e6">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVFNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVFNUM&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Frame Number Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00146">146</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a656d02e6c98a3e77ad469b32e2c98a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656d02e6c98a3e77ad469b32e2c98a23">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVICR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Global Interrupt Clear Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00140">140</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ad93a47eb5b5374c3e507355e6a980932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad93a47eb5b5374c3e507355e6a980932">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVIDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Global Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00143">143</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="acb62276bbd2bb6363f9bf66c23b0930f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb62276bbd2bb6363f9bf66c23b0930f">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVIER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Global Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00144">144</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ac4895f3232e6ee206cd7936f9014b881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4895f3232e6ee206cd7936f9014b881">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVIFR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC00CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Global Interrupt Set Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00141">141</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a97b966226cc7afe3949b832cbf1b49b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97b966226cc7afe3949b832cbf1b49b9">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVIMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Global Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00142">142</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="af107041e3be241f391cff1399ccb4dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af107041e3be241f391cff1399ccb4dd7">&#9670;&nbsp;</a></span>REG_UOTGHS_DEVISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_DEVISR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Device Global Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00139">139</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ae210aa9b195b4fa97ec10eb5bcea9cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae210aa9b195b4fa97ec10eb5bcea9cfe">&#9670;&nbsp;</a></span>REG_UOTGHS_FSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_FSM&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC82CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) General Finite State Machine Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00235">235</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a3c88722c673bc11bd5b04681dcd42cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c88722c673bc11bd5b04681dcd42cf9">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTADDR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC424U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Address 1 Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00191">191</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a33da30b365df08f40ccec3c52c42702e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33da30b365df08f40ccec3c52c42702e">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTADDR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC428U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Address 2 Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00192">192</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a079886ba18e24650e588a1455e0e6a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a079886ba18e24650e588a1455e0e6a11">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTADDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTADDR3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC42CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Address 3 Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00193">193</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a0003e7eae55b8ceeae2bbe78e9065614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0003e7eae55b8ceeae2bbe78e9065614">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host General Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00182">182</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a2eaf2f0e523a5c648335ca40f5ae9aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eaf2f0e523a5c648335ca40f5ae9aa3">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMAADDRESS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMAADDRESS1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC714U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Address Register (n = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00204">204</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a4905798f9b7b76e91be0846fac982d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4905798f9b7b76e91be0846fac982d00">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMAADDRESS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMAADDRESS2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC724U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Address Register (n = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00208">208</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a0a427f522a9c749a4b7f23e29aff3e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a427f522a9c749a4b7f23e29aff3e9d">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMAADDRESS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMAADDRESS3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC734U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Address Register (n = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00212">212</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a27e2694f96aa39d21d5b2215a9b0a17c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e2694f96aa39d21d5b2215a9b0a17c">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMAADDRESS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMAADDRESS4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC744U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Address Register (n = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00216">216</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a7d0e2115045a78e7691ef52578df5f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d0e2115045a78e7691ef52578df5f62">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMAADDRESS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMAADDRESS5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC754U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Address Register (n = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00220">220</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a620fb7aead8f1c2ea8a355a41b42d5af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a620fb7aead8f1c2ea8a355a41b42d5af">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMAADDRESS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMAADDRESS6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC764U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Address Register (n = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00224">224</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a5430f7142c13e4bc310a1d0973ec3635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5430f7142c13e4bc310a1d0973ec3635">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMAADDRESS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMAADDRESS7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC774U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Address Register (n = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00228">228</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a33869703ad51fe1f891b7f752b53b9d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33869703ad51fe1f891b7f752b53b9d5">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMACONTROL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMACONTROL1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC718U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Control Register (n = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00205">205</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a56406fec7f376cbe9ddd53c0d15ee28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56406fec7f376cbe9ddd53c0d15ee28d">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMACONTROL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMACONTROL2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC728U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Control Register (n = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00209">209</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ac11a9b7ba60ee728fbbd3e652374c6b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac11a9b7ba60ee728fbbd3e652374c6b9">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMACONTROL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMACONTROL3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC738U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Control Register (n = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00213">213</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a507abc5115535e86039266e2eb5dce00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a507abc5115535e86039266e2eb5dce00">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMACONTROL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMACONTROL4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC748U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Control Register (n = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00217">217</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a7ea670e30591f2ff67cfaad2ec2953d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ea670e30591f2ff67cfaad2ec2953d9">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMACONTROL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMACONTROL5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC758U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Control Register (n = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00221">221</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ad053390976d9787df20db03f1dd93086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad053390976d9787df20db03f1dd93086">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMACONTROL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMACONTROL6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC768U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Control Register (n = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00225">225</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ae45c2d3599793da40f413a260bc5bafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae45c2d3599793da40f413a260bc5bafc">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMACONTROL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMACONTROL7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC778U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Control Register (n = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00229">229</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ab2a33c4aa1864d3651e88d5e214caf5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a33c4aa1864d3651e88d5e214caf5f">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMANXTDSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMANXTDSC1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC710U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00203">203</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="afcaa309831f70400a36f42c29076bc01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcaa309831f70400a36f42c29076bc01">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMANXTDSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMANXTDSC2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC720U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00207">207</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a8804516badf27b4653ef1898a1ff0e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8804516badf27b4653ef1898a1ff0e1c">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMANXTDSC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMANXTDSC3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC730U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00211">211</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="aac98de835fc07089a49138cd1562627a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac98de835fc07089a49138cd1562627a">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMANXTDSC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMANXTDSC4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC740U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00215">215</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a8deaac49bf8d38222fcfcf666192fe36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8deaac49bf8d38222fcfcf666192fe36">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMANXTDSC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMANXTDSC5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC750U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00219">219</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a9a05f3be29b81e7c28ae7f06d4795875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a05f3be29b81e7c28ae7f06d4795875">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMANXTDSC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMANXTDSC6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC760U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00223">223</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a7c7aeb46f2848a8ad140f2f1173d353b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c7aeb46f2848a8ad140f2f1173d353b">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMANXTDSC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMANXTDSC7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC770U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Next Descriptor Address Register (n = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00227">227</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a526ee98eabc44295ed1d4bbcdde8e070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a526ee98eabc44295ed1d4bbcdde8e070">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMASTATUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMASTATUS1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC71CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Status Register (n = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00206">206</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ae184a8108772cd5ae49e7be8a49247c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae184a8108772cd5ae49e7be8a49247c1">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMASTATUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMASTATUS2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC72CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Status Register (n = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00210">210</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a14481fc3e353a58de7846f12f497a4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14481fc3e353a58de7846f12f497a4af">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMASTATUS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMASTATUS3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC73CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Status Register (n = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00214">214</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ad17c4a363f6f74b84cb4f18c03c0f462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad17c4a363f6f74b84cb4f18c03c0f462">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMASTATUS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMASTATUS4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC74CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Status Register (n = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00218">218</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a490994ccaa76d6b2f210abc2a7bb7804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a490994ccaa76d6b2f210abc2a7bb7804">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMASTATUS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMASTATUS5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC75CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Status Register (n = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00222">222</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="afa85809f1ab57d99e52cae6f32aa283d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa85809f1ab57d99e52cae6f32aa283d">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMASTATUS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMASTATUS6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC76CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Status Register (n = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00226">226</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ae0822270558d69e67b3be7e1ff3cf47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0822270558d69e67b3be7e1ff3cf47b">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTDMASTATUS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTDMASTATUS7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC77CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host DMA Channel Status Register (n = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00230">230</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a749ac1f56435b4b010cdc1d0c9d55eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a749ac1f56435b4b010cdc1d0c9d55eb1">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTFNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTFNUM&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC420U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Frame Number Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00190">190</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="af8c24e81f6577cfc96d7b4ede3eee2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c24e81f6577cfc96d7b4ede3eee2b7">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTICR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Global Interrupt Clear Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00184">184</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="abdd9389855ed0a1490c06472b66dc6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdd9389855ed0a1490c06472b66dc6b7">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTIDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Global Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00187">187</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a6750f70d0bb0239c4245e856ebfacec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6750f70d0bb0239c4245e856ebfacec2">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTIER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Global Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00188">188</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a42b64afecbf6802c117ab0e5c2da3437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b64afecbf6802c117ab0e5c2da3437">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTIFR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC40CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Global Interrupt Set Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00185">185</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="afa245eb3fb810486e4c5e5412e50eb06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa245eb3fb810486e4c5e5412e50eb06">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTIMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Global Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00186">186</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a252bb3196cdf139a6909cba614d11506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a252bb3196cdf139a6909cba614d11506">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTISR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Global Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00183">183</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a0883c91712c649a95b2c2a99b4793526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0883c91712c649a95b2c2a99b4793526">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTPIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTPIP&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC41CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Pipe Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00189">189</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a2b2ebe32f6e326339e4390a6e6ef6e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b2ebe32f6e326339e4390a6e6ef6e47">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTPIPCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTPIPCFG&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Pipe Configuration Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00194">194</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="ad57849eb4f35989e7ad8d185c465714c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57849eb4f35989e7ad8d185c465714c">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTPIPERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTPIPERR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC680U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Pipe Error Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00202">202</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a08902419fc9f42721aa5249ff6ce5b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08902419fc9f42721aa5249ff6ce5b61">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTPIPICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTPIPICR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC560U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Pipe Clear Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00196">196</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a672fd184081b3be6784bcff9b0a77c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672fd184081b3be6784bcff9b0a77c1d">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTPIPIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTPIPIDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC620U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Pipe Disable Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00200">200</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a7f67913e0535725c197987c18b436750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f67913e0535725c197987c18b436750">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTPIPIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTPIPIER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC5F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Pipe Enable Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00199">199</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a391422826564c1cf67497d5fa24937d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a391422826564c1cf67497d5fa24937d4">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTPIPIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTPIPIFR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC590U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Pipe Set Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00197">197</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a5f4a549235278aaf1335888c7e0067e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4a549235278aaf1335888c7e0067e2">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTPIPIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTPIPIMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC5C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Pipe Mask Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00198">198</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a1a31d30208067763fc40d6a5722fdfdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a31d30208067763fc40d6a5722fdfdb">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTPIPINRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTPIPINRQ&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400AC650U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Pipe IN Request Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00201">201</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a1b74e1761fc5df0e2e24be4757afb4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b74e1761fc5df0e2e24be4757afb4de">&#9670;&nbsp;</a></span>REG_UOTGHS_HSTPIPISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_HSTPIPISR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC530U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) Host Pipe Status Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00195">195</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a1ae1cd84b971054fa79cbf59b04d5c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae1cd84b971054fa79cbf59b04d5c25">&#9670;&nbsp;</a></span>REG_UOTGHS_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_SCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC808U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) General Status Clear Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00233">233</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="aebda30127d0e0afaccb752da110254ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebda30127d0e0afaccb752da110254ae">&#9670;&nbsp;</a></span>REG_UOTGHS_SFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_SFR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400AC80CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) General Status Set Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00234">234</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
<a id="a5e2bde353aaf4ad29171b8673efcf8ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e2bde353aaf4ad29171b8673efcf8ac">&#9670;&nbsp;</a></span>REG_UOTGHS_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_UOTGHS_SR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400AC804U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UOTGHS) General Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__uotghs_8h_source.html#l00232">232</a> of file <a class="el" href="instance__uotghs_8h_source.html">instance_uotghs.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
