INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kleen/Documents/hsd/lab05/lab04_0329/lab04_0329.srcs/sources_1/new/pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pe
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/kleen/Documents/hsd/lab05/lab04_0329/lab04_0329.srcs/sources_1/new/pe.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kleen/Documents/hsd/lab05/lab04_0329/lab04_0329.srcs/sources_1/new/tb_my_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_my_pe
