verilog xil_defaultlib  \
"../../../../mycpu.gen/sources_1/ip/MyROM/sim/MyROM.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
