- 3 independent 16-bit counters
- each counter TWO INPUTs (CLK GATE)
  one OUTPUT OUT
- each counter handle clock inputs upto 10MHz

![[Pasted image 20241101110622.png]]

- Data Bus buffer
	  bi-directional 8 bit buffer
		  program modes
		  load count registers
		  reading count values
- Read Write Logic
	  5 signals RD WR CS A0 A1 
	  in **PERIPHERAL I/O** RD and WR connected to **IOR and IOW**
	  in **MEMORY MAPPED I/O** connected to **MEMR and MEMW**

