{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541222290320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541222290325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 01:18:10 2018 " "Processing started: Sat Nov 03 01:18:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541222290325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541222290325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541222290340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541222291716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541222291716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A counter.v(134) " "Verilog HDL Declaration information at counter.v(134): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "counter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/counter.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541222305169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B counter.v(134) " "Verilog HDL Declaration information at counter.v(134): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "counter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/counter.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541222305198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C counter.v(134) " "Verilog HDL Declaration information at counter.v(134): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "counter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/counter.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541222305198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D counter.v(134) " "Verilog HDL Declaration information at counter.v(134): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "counter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/counter.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541222305198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 5 5 " "Found 5 design units, including 5 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541222305278 ""} { "Info" "ISGN_ENTITY_NAME" "2 counters " "Found entity 2: counters" {  } { { "counter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/counter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541222305278 ""} { "Info" "ISGN_ENTITY_NAME" "3 tff_async " "Found entity 3: tff_async" {  } { { "counter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/counter.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541222305278 ""} { "Info" "ISGN_ENTITY_NAME" "4 sevensegment " "Found entity 4: sevensegment" {  } { { "counter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/counter.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541222305278 ""} { "Info" "ISGN_ENTITY_NAME" "5 segments " "Found entity 5: segments" {  } { { "counter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/counter.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541222305278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541222305278 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "sevensegment clockcounter.v(93) " "Verilog HDL error at clockcounter.v(93): module \"sevensegment\" cannot be declared more than once" {  } { { "clockcounter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/clockcounter.v" 93 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1541222305291 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sevensegment counter.v(113) " "HDL info at counter.v(113): see declaration for object \"sevensegment\"" {  } { { "counter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/counter.v" 113 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541222305291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A clockcounter.v(114) " "Verilog HDL Declaration information at clockcounter.v(114): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "clockcounter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/clockcounter.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541222305291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B clockcounter.v(114) " "Verilog HDL Declaration information at clockcounter.v(114): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "clockcounter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/clockcounter.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541222305291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C clockcounter.v(114) " "Verilog HDL Declaration information at clockcounter.v(114): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "clockcounter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/clockcounter.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541222305291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D clockcounter.v(114) " "Verilog HDL Declaration information at clockcounter.v(114): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "clockcounter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/clockcounter.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541222305291 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segments clockcounter.v(113) " "Ignored design unit \"segments\" at clockcounter.v(113) due to previous errors" {  } { { "clockcounter.v" "" { Text "C:/Users/LucasX/Documents/Lab05/clockcounter.v" 113 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1541222305291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcounter.v 0 0 " "Found 0 design units, including 0 entities, in source file clockcounter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541222305292 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "morseencoder.v(57) " "Verilog HDL warning at morseencoder.v(57): extended using \"x\" or \"z\"" {  } { { "morseencoder.v" "" { Text "C:/Users/LucasX/Documents/Lab05/morseencoder.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1541222305299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morseencoder.v 4 4 " "Found 4 design units, including 4 entities, in source file morseencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 morseCode " "Found entity 1: morseCode" {  } { { "morseencoder.v" "" { Text "C:/Users/LucasX/Documents/Lab05/morseencoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541222305299 ""} { "Info" "ISGN_ENTITY_NAME" "2 LUT " "Found entity 2: LUT" {  } { { "morseencoder.v" "" { Text "C:/Users/LucasX/Documents/Lab05/morseencoder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541222305299 ""} { "Info" "ISGN_ENTITY_NAME" "3 RateDivider " "Found entity 3: RateDivider" {  } { { "morseencoder.v" "" { Text "C:/Users/LucasX/Documents/Lab05/morseencoder.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541222305299 ""} { "Info" "ISGN_ENTITY_NAME" "4 register " "Found entity 4: register" {  } { { "morseencoder.v" "" { Text "C:/Users/LucasX/Documents/Lab05/morseencoder.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541222305299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541222305299 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LucasX/Documents/Lab05/output_files/Lab5.map.smsg " "Generated suppressed messages file C:/Users/LucasX/Documents/Lab05/output_files/Lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541222305461 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541222305703 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 03 01:18:25 2018 " "Processing ended: Sat Nov 03 01:18:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541222305703 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541222305703 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541222305703 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541222305703 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541222306621 ""}
