// Seed: 2126006413
module module_0 (
    input  tri0  id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  tri   id_4,
    output uwire id_5
);
  assign id_5 = 1;
  wire id_7;
  assign id_5 = "" == -1;
  parameter id_8 = (-1);
  if (1) assign id_5 = -1;
  else assign id_7 = ~-1;
  wire id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    output wor   id_0,
    output tri0  id_1,
    output tri0  id_2,
    input  tri0  id_3,
    input  tri   id_4,
    output logic id_5
);
  initial id_5 = 1 + 1;
  timeunit 1ps;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
