// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module nnlayer_nnlayer_Pipeline_VITIS_LOOP_47_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        numOfInNeurons,
        sext_ln1245,
        sext_ln1245_1,
        sext_ln1245_2,
        sext_ln1245_3,
        sext_ln1245_4,
        sext_ln1245_5,
        sext_ln1245_6,
        sext_ln1245_7,
        p_ZL7output_0_0_i,
        p_ZL7output_0_0_o,
        p_ZL7output_0_0_o_ap_vld,
        p_ZL7output_0_1_i,
        p_ZL7output_0_1_o,
        p_ZL7output_0_1_o_ap_vld,
        p_ZL7output_1_0_i,
        p_ZL7output_1_0_o,
        p_ZL7output_1_0_o_ap_vld,
        p_ZL7output_1_1_i,
        p_ZL7output_1_1_o,
        p_ZL7output_1_1_o_ap_vld,
        p_ZL7output_2_0_i,
        p_ZL7output_2_0_o,
        p_ZL7output_2_0_o_ap_vld,
        p_ZL7output_2_1_i,
        p_ZL7output_2_1_o,
        p_ZL7output_2_1_o_ap_vld,
        p_ZL7output_3_0_i,
        p_ZL7output_3_0_o,
        p_ZL7output_3_0_o_ap_vld,
        p_ZL7output_3_1_i,
        p_ZL7output_3_1_o,
        p_ZL7output_3_1_o_ap_vld,
        p_ZL8weights_0_address0,
        p_ZL8weights_0_ce0,
        p_ZL8weights_0_q0,
        p_ZL8weights_0_address1,
        p_ZL8weights_0_ce1,
        p_ZL8weights_0_q1,
        p_ZL8weights_1_address0,
        p_ZL8weights_1_ce0,
        p_ZL8weights_1_q0,
        p_ZL8weights_1_address1,
        p_ZL8weights_1_ce1,
        p_ZL8weights_1_q1,
        p_ZL8weights_2_address0,
        p_ZL8weights_2_ce0,
        p_ZL8weights_2_q0,
        p_ZL8weights_2_address1,
        p_ZL8weights_2_ce1,
        p_ZL8weights_2_q1,
        p_ZL8weights_3_address0,
        p_ZL8weights_3_ce0,
        p_ZL8weights_3_q0,
        p_ZL8weights_3_address1,
        p_ZL8weights_3_ce1,
        p_ZL8weights_3_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] numOfInNeurons;
input  [15:0] sext_ln1245;
input  [15:0] sext_ln1245_1;
input  [15:0] sext_ln1245_2;
input  [15:0] sext_ln1245_3;
input  [15:0] sext_ln1245_4;
input  [15:0] sext_ln1245_5;
input  [15:0] sext_ln1245_6;
input  [15:0] sext_ln1245_7;
input  [15:0] p_ZL7output_0_0_i;
output  [15:0] p_ZL7output_0_0_o;
output   p_ZL7output_0_0_o_ap_vld;
input  [15:0] p_ZL7output_0_1_i;
output  [15:0] p_ZL7output_0_1_o;
output   p_ZL7output_0_1_o_ap_vld;
input  [15:0] p_ZL7output_1_0_i;
output  [15:0] p_ZL7output_1_0_o;
output   p_ZL7output_1_0_o_ap_vld;
input  [15:0] p_ZL7output_1_1_i;
output  [15:0] p_ZL7output_1_1_o;
output   p_ZL7output_1_1_o_ap_vld;
input  [15:0] p_ZL7output_2_0_i;
output  [15:0] p_ZL7output_2_0_o;
output   p_ZL7output_2_0_o_ap_vld;
input  [15:0] p_ZL7output_2_1_i;
output  [15:0] p_ZL7output_2_1_o;
output   p_ZL7output_2_1_o_ap_vld;
input  [15:0] p_ZL7output_3_0_i;
output  [15:0] p_ZL7output_3_0_o;
output   p_ZL7output_3_0_o_ap_vld;
input  [15:0] p_ZL7output_3_1_i;
output  [15:0] p_ZL7output_3_1_o;
output   p_ZL7output_3_1_o_ap_vld;
output  [3:0] p_ZL8weights_0_address0;
output   p_ZL8weights_0_ce0;
input  [15:0] p_ZL8weights_0_q0;
output  [3:0] p_ZL8weights_0_address1;
output   p_ZL8weights_0_ce1;
input  [15:0] p_ZL8weights_0_q1;
output  [3:0] p_ZL8weights_1_address0;
output   p_ZL8weights_1_ce0;
input  [15:0] p_ZL8weights_1_q0;
output  [3:0] p_ZL8weights_1_address1;
output   p_ZL8weights_1_ce1;
input  [15:0] p_ZL8weights_1_q1;
output  [3:0] p_ZL8weights_2_address0;
output   p_ZL8weights_2_ce0;
input  [15:0] p_ZL8weights_2_q0;
output  [3:0] p_ZL8weights_2_address1;
output   p_ZL8weights_2_ce1;
input  [15:0] p_ZL8weights_2_q1;
output  [3:0] p_ZL8weights_3_address0;
output   p_ZL8weights_3_ce0;
input  [15:0] p_ZL8weights_3_q0;
output  [3:0] p_ZL8weights_3_address1;
output   p_ZL8weights_3_ce1;
input  [15:0] p_ZL8weights_3_q1;

reg ap_idle;
reg[15:0] p_ZL7output_0_0_o;
reg p_ZL7output_0_0_o_ap_vld;
reg[15:0] p_ZL7output_0_1_o;
reg p_ZL7output_0_1_o_ap_vld;
reg[15:0] p_ZL7output_1_0_o;
reg p_ZL7output_1_0_o_ap_vld;
reg[15:0] p_ZL7output_1_1_o;
reg p_ZL7output_1_1_o_ap_vld;
reg[15:0] p_ZL7output_2_0_o;
reg p_ZL7output_2_0_o_ap_vld;
reg[15:0] p_ZL7output_2_1_o;
reg p_ZL7output_2_1_o_ap_vld;
reg[15:0] p_ZL7output_3_0_o;
reg p_ZL7output_3_0_o_ap_vld;
reg[15:0] p_ZL7output_3_1_o;
reg p_ZL7output_3_1_o_ap_vld;
reg[3:0] p_ZL8weights_0_address0;
reg p_ZL8weights_0_ce0;
reg[3:0] p_ZL8weights_0_address1;
reg p_ZL8weights_0_ce1;
reg[3:0] p_ZL8weights_1_address0;
reg p_ZL8weights_1_ce0;
reg[3:0] p_ZL8weights_1_address1;
reg p_ZL8weights_1_ce1;
reg[3:0] p_ZL8weights_2_address0;
reg p_ZL8weights_2_ce0;
reg[3:0] p_ZL8weights_2_address1;
reg p_ZL8weights_2_ce1;
reg[3:0] p_ZL8weights_3_address0;
reg p_ZL8weights_3_ce0;
reg[3:0] p_ZL8weights_3_address1;
reg p_ZL8weights_3_ce1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] icmp_ln47_reg_1316;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_subdone;
wire  signed [23:0] sext_ln1245_7_cast_fu_488_p1;
reg  signed [23:0] sext_ln1245_7_cast_reg_1276;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire  signed [23:0] sext_ln1245_6_cast_fu_492_p1;
reg  signed [23:0] sext_ln1245_6_cast_reg_1281;
wire  signed [23:0] sext_ln1245_5_cast_fu_496_p1;
reg  signed [23:0] sext_ln1245_5_cast_reg_1286;
wire  signed [23:0] sext_ln1245_4_cast_fu_500_p1;
reg  signed [23:0] sext_ln1245_4_cast_reg_1291;
wire  signed [23:0] sext_ln1245_3_cast_fu_504_p1;
reg  signed [23:0] sext_ln1245_3_cast_reg_1296;
wire  signed [23:0] sext_ln1245_2_cast_fu_508_p1;
reg  signed [23:0] sext_ln1245_2_cast_reg_1301;
wire  signed [23:0] sext_ln1245_1_cast_fu_512_p1;
reg  signed [23:0] sext_ln1245_1_cast_reg_1306;
wire  signed [23:0] sext_ln1245_cast_fu_516_p1;
reg  signed [23:0] sext_ln1245_cast_reg_1311;
wire   [0:0] icmp_ln47_fu_533_p2;
reg   [15:0] conv1250_i_load_reg_1320;
wire   [3:0] empty_37_fu_548_p1;
reg   [3:0] empty_37_reg_1325;
reg   [1:0] tmp_6_reg_1335;
reg   [1:0] tmp_6_reg_1335_pp0_iter1_reg;
wire   [0:0] empty_38_fu_562_p1;
reg   [0:0] empty_38_reg_1340;
reg   [0:0] empty_38_reg_1340_pp0_iter1_reg;
reg   [11:0] lshr_ln_reg_1348;
wire   [16:0] conv1250_i_cast6_fu_617_p1;
reg   [16:0] conv1250_i_cast6_reg_1393;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [15:0] tmp_1_1_fu_653_p6;
reg  signed [15:0] tmp_1_1_reg_1408;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [15:0] tmp_1_2_fu_711_p6;
reg  signed [15:0] tmp_1_2_reg_1458;
wire   [15:0] tmp_1_3_fu_740_p6;
reg  signed [15:0] tmp_1_3_reg_1463;
wire    ap_block_pp0_stage3_11001;
wire   [15:0] tmp_1_4_fu_879_p6;
reg  signed [15:0] tmp_1_4_reg_1518;
wire   [15:0] tmp_1_5_fu_908_p6;
reg  signed [15:0] tmp_1_5_reg_1523;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire   [15:0] tmp_1_6_fu_983_p6;
reg  signed [15:0] tmp_1_6_reg_1578;
wire   [15:0] tmp_1_7_fu_1012_p6;
reg  signed [15:0] tmp_1_7_reg_1583;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_pp0_stage7_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln1169_fu_576_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1169_1_fu_590_p1;
wire   [63:0] zext_ln1169_2_fu_672_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln1169_3_fu_685_p1;
wire   [63:0] zext_ln1169_4_fu_759_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln1169_5_fu_772_p1;
wire   [63:0] zext_ln1169_6_fu_927_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln1169_7_fu_940_p1;
reg   [15:0] ap_sig_allocacmp_p_ZL7output_0_0_load;
reg   [15:0] ap_sig_allocacmp_p_ZL7output_0_1_load;
reg   [15:0] ap_sig_allocacmp_p_ZL7output_1_0_load;
reg   [15:0] ap_sig_allocacmp_p_ZL7output_1_1_load;
reg   [15:0] ap_sig_allocacmp_p_ZL7output_2_0_load;
reg   [15:0] ap_sig_allocacmp_p_ZL7output_2_1_load;
reg   [15:0] ap_sig_allocacmp_p_ZL7output_3_0_load;
reg   [15:0] ap_sig_allocacmp_p_ZL7output_3_1_load;
reg   [15:0] conv1250_i_fu_134;
wire   [15:0] add_ln54_fu_601_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_conv1250_i_load;
reg   [15:0] ap_sig_allocacmp_conv1250_i_load_1;
reg   [3:0] indvars_iv16_fu_138;
wire   [3:0] add_ln47_fu_539_p2;
reg   [3:0] ap_sig_allocacmp_indvars_iv16_load;
wire   [3:0] add_ln1169_fu_584_p2;
wire  signed [15:0] tmp_1_fu_620_p6;
wire   [16:0] add_ln52_fu_637_p2;
wire   [12:0] tmp_1_1_fu_653_p5;
wire   [3:0] add_ln1169_1_fu_667_p2;
wire   [3:0] add_ln1169_2_fu_680_p2;
wire   [16:0] add_ln52_1_fu_696_p2;
wire   [12:0] tmp_1_2_fu_711_p5;
wire   [16:0] add_ln52_2_fu_725_p2;
wire   [12:0] tmp_1_3_fu_740_p5;
wire   [3:0] add_ln1169_3_fu_754_p2;
wire   [3:0] add_ln1169_4_fu_767_p2;
wire   [15:0] tmp_fu_840_p1;
wire   [15:0] tmp_fu_840_p2;
wire   [15:0] tmp_fu_840_p3;
wire   [15:0] tmp_fu_840_p4;
wire   [15:0] tmp_fu_840_p6;
wire   [16:0] add_ln52_3_fu_864_p2;
wire   [12:0] tmp_1_4_fu_879_p5;
wire   [16:0] add_ln52_4_fu_893_p2;
wire   [12:0] tmp_1_5_fu_908_p5;
wire   [3:0] add_ln1169_5_fu_922_p2;
wire   [3:0] add_ln1169_6_fu_935_p2;
wire  signed [23:0] tmp_7_fu_948_p1;
wire   [23:0] grp_fu_1197_p3;
wire    ap_block_pp0_stage4;
wire   [15:0] tmp_7_fu_948_p4;
wire   [16:0] add_ln52_5_fu_968_p2;
wire   [12:0] tmp_1_6_fu_983_p5;
wire   [16:0] add_ln52_6_fu_997_p2;
wire   [12:0] tmp_1_7_fu_1012_p5;
wire  signed [23:0] tmp_8_fu_1026_p1;
wire   [23:0] grp_fu_1205_p3;
wire    ap_block_pp0_stage5;
wire   [15:0] tmp_8_fu_1026_p4;
wire  signed [23:0] tmp_9_fu_1046_p1;
wire   [23:0] grp_fu_1213_p3;
wire    ap_block_pp0_stage6;
wire   [15:0] tmp_9_fu_1046_p4;
wire  signed [23:0] tmp_s_fu_1066_p1;
wire   [23:0] grp_fu_1221_p3;
wire    ap_block_pp0_stage7;
wire   [15:0] tmp_s_fu_1066_p4;
wire  signed [23:0] tmp_2_fu_1086_p1;
wire   [23:0] grp_fu_1229_p3;
wire   [15:0] tmp_2_fu_1086_p4;
wire  signed [23:0] tmp_3_fu_1106_p1;
wire   [23:0] grp_fu_1237_p3;
wire   [15:0] tmp_3_fu_1106_p4;
wire  signed [23:0] tmp_4_fu_1123_p1;
wire   [23:0] grp_fu_1245_p3;
wire   [15:0] tmp_4_fu_1123_p4;
wire  signed [23:0] trunc_ln717_7_fu_1140_p1;
wire   [23:0] grp_fu_1253_p3;
wire  signed [15:0] grp_fu_1197_p0;
wire   [23:0] grp_fu_1197_p2;
wire  signed [15:0] grp_fu_1205_p0;
wire   [23:0] grp_fu_1205_p2;
wire  signed [15:0] grp_fu_1213_p0;
wire   [23:0] grp_fu_1213_p2;
wire  signed [15:0] grp_fu_1221_p0;
wire   [23:0] grp_fu_1221_p2;
wire  signed [15:0] grp_fu_1229_p0;
wire   [23:0] grp_fu_1229_p2;
wire  signed [15:0] grp_fu_1237_p0;
wire   [23:0] grp_fu_1237_p2;
wire  signed [15:0] grp_fu_1245_p0;
wire   [23:0] grp_fu_1245_p2;
wire  signed [15:0] grp_fu_1253_p0;
wire   [23:0] grp_fu_1253_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

nnlayer_mux_412_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 12 ),
    .dout_WIDTH( 16 ))
mux_412_16_1_1_U18(
    .din0(p_ZL8weights_0_q1),
    .din1(p_ZL8weights_1_q1),
    .din2(p_ZL8weights_2_q1),
    .din3(p_ZL8weights_3_q1),
    .din4(lshr_ln_reg_1348),
    .dout(tmp_1_fu_620_p6)
);

nnlayer_mux_413_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
mux_413_16_1_1_U19(
    .din0(p_ZL8weights_0_q0),
    .din1(p_ZL8weights_1_q0),
    .din2(p_ZL8weights_2_q0),
    .din3(p_ZL8weights_3_q0),
    .din4(tmp_1_1_fu_653_p5),
    .dout(tmp_1_1_fu_653_p6)
);

nnlayer_mux_413_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
mux_413_16_1_1_U20(
    .din0(p_ZL8weights_0_q1),
    .din1(p_ZL8weights_1_q1),
    .din2(p_ZL8weights_2_q1),
    .din3(p_ZL8weights_3_q1),
    .din4(tmp_1_2_fu_711_p5),
    .dout(tmp_1_2_fu_711_p6)
);

nnlayer_mux_413_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
mux_413_16_1_1_U21(
    .din0(p_ZL8weights_0_q0),
    .din1(p_ZL8weights_1_q0),
    .din2(p_ZL8weights_2_q0),
    .din3(p_ZL8weights_3_q0),
    .din4(tmp_1_3_fu_740_p5),
    .dout(tmp_1_3_fu_740_p6)
);

nnlayer_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U22(
    .din0(tmp_fu_840_p1),
    .din1(tmp_fu_840_p2),
    .din2(tmp_fu_840_p3),
    .din3(tmp_fu_840_p4),
    .din4(tmp_6_reg_1335),
    .dout(tmp_fu_840_p6)
);

nnlayer_mux_413_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
mux_413_16_1_1_U23(
    .din0(p_ZL8weights_0_q1),
    .din1(p_ZL8weights_1_q1),
    .din2(p_ZL8weights_2_q1),
    .din3(p_ZL8weights_3_q1),
    .din4(tmp_1_4_fu_879_p5),
    .dout(tmp_1_4_fu_879_p6)
);

nnlayer_mux_413_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
mux_413_16_1_1_U24(
    .din0(p_ZL8weights_0_q0),
    .din1(p_ZL8weights_1_q0),
    .din2(p_ZL8weights_2_q0),
    .din3(p_ZL8weights_3_q0),
    .din4(tmp_1_5_fu_908_p5),
    .dout(tmp_1_5_fu_908_p6)
);

nnlayer_mux_413_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
mux_413_16_1_1_U25(
    .din0(p_ZL8weights_0_q1),
    .din1(p_ZL8weights_1_q1),
    .din2(p_ZL8weights_2_q1),
    .din3(p_ZL8weights_3_q1),
    .din4(tmp_1_6_fu_983_p5),
    .dout(tmp_1_6_fu_983_p6)
);

nnlayer_mux_413_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
mux_413_16_1_1_U26(
    .din0(p_ZL8weights_0_q0),
    .din1(p_ZL8weights_1_q0),
    .din2(p_ZL8weights_2_q0),
    .din3(p_ZL8weights_3_q0),
    .din4(tmp_1_7_fu_1012_p5),
    .dout(tmp_1_7_fu_1012_p6)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1197_p0),
    .din1(tmp_1_fu_620_p6),
    .din2(grp_fu_1197_p2),
    .ce(1'b1),
    .dout(grp_fu_1197_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1205_p0),
    .din1(tmp_1_1_reg_1408),
    .din2(grp_fu_1205_p2),
    .ce(1'b1),
    .dout(grp_fu_1205_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1213_p0),
    .din1(tmp_1_2_reg_1458),
    .din2(grp_fu_1213_p2),
    .ce(1'b1),
    .dout(grp_fu_1213_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1221_p0),
    .din1(tmp_1_3_reg_1463),
    .din2(grp_fu_1221_p2),
    .ce(1'b1),
    .dout(grp_fu_1221_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1229_p0),
    .din1(tmp_1_4_reg_1518),
    .din2(grp_fu_1229_p2),
    .ce(1'b1),
    .dout(grp_fu_1229_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1237_p0),
    .din1(tmp_1_5_reg_1523),
    .din2(grp_fu_1237_p2),
    .ce(1'b1),
    .dout(grp_fu_1237_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1245_p0),
    .din1(tmp_1_6_reg_1578),
    .din2(grp_fu_1245_p2),
    .ce(1'b1),
    .dout(grp_fu_1245_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1253_p0),
    .din1(tmp_1_7_reg_1583),
    .din2(grp_fu_1253_p2),
    .ce(1'b1),
    .dout(grp_fu_1253_p3)
);

nnlayer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln47_fu_533_p2 == 1'd0))) begin
            conv1250_i_fu_134 <= add_ln54_fu_601_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            conv1250_i_fu_134 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln47_fu_533_p2 == 1'd0))) begin
            indvars_iv16_fu_138 <= add_ln47_fu_539_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvars_iv16_fu_138 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln47_reg_1316 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1250_i_cast6_reg_1393[15 : 0] <= conv1250_i_cast6_fu_617_p1[15 : 0];
        tmp_1_1_reg_1408 <= tmp_1_1_fu_653_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln47_fu_533_p2 == 1'd0))) begin
        conv1250_i_load_reg_1320 <= ap_sig_allocacmp_conv1250_i_load;
        empty_37_reg_1325 <= empty_37_fu_548_p1;
        empty_38_reg_1340 <= empty_38_fu_562_p1;
        lshr_ln_reg_1348 <= {{ap_sig_allocacmp_conv1250_i_load[15:4]}};
        tmp_6_reg_1335 <= {{ap_sig_allocacmp_indvars_iv16_load[2:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_38_reg_1340_pp0_iter1_reg <= empty_38_reg_1340;
        icmp_ln47_reg_1316 <= icmp_ln47_fu_533_p2;
        sext_ln1245_1_cast_reg_1306 <= sext_ln1245_1_cast_fu_512_p1;
        sext_ln1245_2_cast_reg_1301 <= sext_ln1245_2_cast_fu_508_p1;
        sext_ln1245_3_cast_reg_1296 <= sext_ln1245_3_cast_fu_504_p1;
        sext_ln1245_4_cast_reg_1291 <= sext_ln1245_4_cast_fu_500_p1;
        sext_ln1245_5_cast_reg_1286 <= sext_ln1245_5_cast_fu_496_p1;
        sext_ln1245_6_cast_reg_1281 <= sext_ln1245_6_cast_fu_492_p1;
        sext_ln1245_7_cast_reg_1276 <= sext_ln1245_7_cast_fu_488_p1;
        sext_ln1245_cast_reg_1311 <= sext_ln1245_cast_fu_516_p1;
        tmp_6_reg_1335_pp0_iter1_reg <= tmp_6_reg_1335;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln47_reg_1316 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_1_2_reg_1458 <= tmp_1_2_fu_711_p6;
        tmp_1_3_reg_1463 <= tmp_1_3_fu_740_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln47_reg_1316 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_1_4_reg_1518 <= tmp_1_4_fu_879_p6;
        tmp_1_5_reg_1523 <= tmp_1_5_fu_908_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln47_reg_1316 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_1_6_reg_1578 <= tmp_1_6_fu_983_p6;
        tmp_1_7_reg_1583 <= tmp_1_7_fu_1012_p6;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_1316 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_conv1250_i_load = 16'd0;
    end else begin
        ap_sig_allocacmp_conv1250_i_load = conv1250_i_fu_134;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_conv1250_i_load_1 = 16'd0;
    end else begin
        ap_sig_allocacmp_conv1250_i_load_1 = conv1250_i_fu_134;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvars_iv16_load = 4'd0;
    end else begin
        ap_sig_allocacmp_indvars_iv16_load = indvars_iv16_fu_138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd0) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd0))) begin
        ap_sig_allocacmp_p_ZL7output_0_0_load = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        ap_sig_allocacmp_p_ZL7output_0_0_load = p_ZL7output_0_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd0))) begin
        ap_sig_allocacmp_p_ZL7output_0_1_load = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        ap_sig_allocacmp_p_ZL7output_0_1_load = p_ZL7output_0_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd0) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd1))) begin
        ap_sig_allocacmp_p_ZL7output_1_0_load = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        ap_sig_allocacmp_p_ZL7output_1_0_load = p_ZL7output_1_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd1))) begin
        ap_sig_allocacmp_p_ZL7output_1_1_load = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        ap_sig_allocacmp_p_ZL7output_1_1_load = p_ZL7output_1_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd0) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd2))) begin
        ap_sig_allocacmp_p_ZL7output_2_0_load = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        ap_sig_allocacmp_p_ZL7output_2_0_load = p_ZL7output_2_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd2))) begin
        ap_sig_allocacmp_p_ZL7output_2_1_load = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        ap_sig_allocacmp_p_ZL7output_2_1_load = p_ZL7output_2_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd0) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd3))) begin
        ap_sig_allocacmp_p_ZL7output_3_0_load = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        ap_sig_allocacmp_p_ZL7output_3_0_load = p_ZL7output_3_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd3))) begin
        ap_sig_allocacmp_p_ZL7output_3_1_load = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        ap_sig_allocacmp_p_ZL7output_3_1_load = p_ZL7output_3_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd0) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd0))) begin
        p_ZL7output_0_0_o = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        p_ZL7output_0_0_o = p_ZL7output_0_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd0) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd0))) begin
        p_ZL7output_0_0_o_ap_vld = 1'b1;
    end else begin
        p_ZL7output_0_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd0))) begin
        p_ZL7output_0_1_o = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        p_ZL7output_0_1_o = p_ZL7output_0_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd0))) begin
        p_ZL7output_0_1_o_ap_vld = 1'b1;
    end else begin
        p_ZL7output_0_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd0) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd1))) begin
        p_ZL7output_1_0_o = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        p_ZL7output_1_0_o = p_ZL7output_1_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd0) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd1))) begin
        p_ZL7output_1_0_o_ap_vld = 1'b1;
    end else begin
        p_ZL7output_1_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd1))) begin
        p_ZL7output_1_1_o = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        p_ZL7output_1_1_o = p_ZL7output_1_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd1))) begin
        p_ZL7output_1_1_o_ap_vld = 1'b1;
    end else begin
        p_ZL7output_1_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd0) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd2))) begin
        p_ZL7output_2_0_o = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        p_ZL7output_2_0_o = p_ZL7output_2_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd0) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd2))) begin
        p_ZL7output_2_0_o_ap_vld = 1'b1;
    end else begin
        p_ZL7output_2_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd2))) begin
        p_ZL7output_2_1_o = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        p_ZL7output_2_1_o = p_ZL7output_2_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd2))) begin
        p_ZL7output_2_1_o_ap_vld = 1'b1;
    end else begin
        p_ZL7output_2_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd0) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd3))) begin
        p_ZL7output_3_0_o = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        p_ZL7output_3_0_o = p_ZL7output_3_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd0) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd3))) begin
        p_ZL7output_3_0_o_ap_vld = 1'b1;
    end else begin
        p_ZL7output_3_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd3))) begin
        p_ZL7output_3_1_o = {{trunc_ln717_7_fu_1140_p1[23:8]}};
    end else begin
        p_ZL7output_3_1_o = p_ZL7output_3_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (empty_38_reg_1340_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1335_pp0_iter1_reg == 2'd3))) begin
        p_ZL7output_3_1_o_ap_vld = 1'b1;
    end else begin
        p_ZL7output_3_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_ZL8weights_0_address0 = zext_ln1169_7_fu_940_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_ZL8weights_0_address0 = zext_ln1169_5_fu_772_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZL8weights_0_address0 = zext_ln1169_3_fu_685_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZL8weights_0_address0 = zext_ln1169_1_fu_590_p1;
        end else begin
            p_ZL8weights_0_address0 = 'bx;
        end
    end else begin
        p_ZL8weights_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_ZL8weights_0_address1 = zext_ln1169_6_fu_927_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_ZL8weights_0_address1 = zext_ln1169_4_fu_759_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZL8weights_0_address1 = zext_ln1169_2_fu_672_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZL8weights_0_address1 = zext_ln1169_fu_576_p1;
        end else begin
            p_ZL8weights_0_address1 = 'bx;
        end
    end else begin
        p_ZL8weights_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL8weights_0_ce0 = 1'b1;
    end else begin
        p_ZL8weights_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL8weights_0_ce1 = 1'b1;
    end else begin
        p_ZL8weights_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_ZL8weights_1_address0 = zext_ln1169_7_fu_940_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_ZL8weights_1_address0 = zext_ln1169_5_fu_772_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZL8weights_1_address0 = zext_ln1169_3_fu_685_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZL8weights_1_address0 = zext_ln1169_1_fu_590_p1;
        end else begin
            p_ZL8weights_1_address0 = 'bx;
        end
    end else begin
        p_ZL8weights_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_ZL8weights_1_address1 = zext_ln1169_6_fu_927_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_ZL8weights_1_address1 = zext_ln1169_4_fu_759_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZL8weights_1_address1 = zext_ln1169_2_fu_672_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZL8weights_1_address1 = zext_ln1169_fu_576_p1;
        end else begin
            p_ZL8weights_1_address1 = 'bx;
        end
    end else begin
        p_ZL8weights_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL8weights_1_ce0 = 1'b1;
    end else begin
        p_ZL8weights_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL8weights_1_ce1 = 1'b1;
    end else begin
        p_ZL8weights_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_ZL8weights_2_address0 = zext_ln1169_7_fu_940_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_ZL8weights_2_address0 = zext_ln1169_5_fu_772_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZL8weights_2_address0 = zext_ln1169_3_fu_685_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZL8weights_2_address0 = zext_ln1169_1_fu_590_p1;
        end else begin
            p_ZL8weights_2_address0 = 'bx;
        end
    end else begin
        p_ZL8weights_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_ZL8weights_2_address1 = zext_ln1169_6_fu_927_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_ZL8weights_2_address1 = zext_ln1169_4_fu_759_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZL8weights_2_address1 = zext_ln1169_2_fu_672_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZL8weights_2_address1 = zext_ln1169_fu_576_p1;
        end else begin
            p_ZL8weights_2_address1 = 'bx;
        end
    end else begin
        p_ZL8weights_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL8weights_2_ce0 = 1'b1;
    end else begin
        p_ZL8weights_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL8weights_2_ce1 = 1'b1;
    end else begin
        p_ZL8weights_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_ZL8weights_3_address0 = zext_ln1169_7_fu_940_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_ZL8weights_3_address0 = zext_ln1169_5_fu_772_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZL8weights_3_address0 = zext_ln1169_3_fu_685_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZL8weights_3_address0 = zext_ln1169_1_fu_590_p1;
        end else begin
            p_ZL8weights_3_address0 = 'bx;
        end
    end else begin
        p_ZL8weights_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_ZL8weights_3_address1 = zext_ln1169_6_fu_927_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_ZL8weights_3_address1 = zext_ln1169_4_fu_759_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZL8weights_3_address1 = zext_ln1169_2_fu_672_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZL8weights_3_address1 = zext_ln1169_fu_576_p1;
        end else begin
            p_ZL8weights_3_address1 = 'bx;
        end
    end else begin
        p_ZL8weights_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL8weights_3_ce0 = 1'b1;
    end else begin
        p_ZL8weights_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZL8weights_3_ce1 = 1'b1;
    end else begin
        p_ZL8weights_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1169_1_fu_667_p2 = (empty_37_reg_1325 + 4'd2);

assign add_ln1169_2_fu_680_p2 = (empty_37_reg_1325 + 4'd3);

assign add_ln1169_3_fu_754_p2 = (empty_37_reg_1325 + 4'd4);

assign add_ln1169_4_fu_767_p2 = (empty_37_reg_1325 + 4'd5);

assign add_ln1169_5_fu_922_p2 = (empty_37_reg_1325 + 4'd6);

assign add_ln1169_6_fu_935_p2 = (empty_37_reg_1325 + 4'd7);

assign add_ln1169_fu_584_p2 = (empty_37_fu_548_p1 + 4'd1);

assign add_ln47_fu_539_p2 = (ap_sig_allocacmp_indvars_iv16_load + 4'd1);

assign add_ln52_1_fu_696_p2 = (conv1250_i_cast6_reg_1393 + 17'd2);

assign add_ln52_2_fu_725_p2 = (conv1250_i_cast6_reg_1393 + 17'd3);

assign add_ln52_3_fu_864_p2 = (conv1250_i_cast6_reg_1393 + 17'd4);

assign add_ln52_4_fu_893_p2 = (conv1250_i_cast6_reg_1393 + 17'd5);

assign add_ln52_5_fu_968_p2 = (conv1250_i_cast6_reg_1393 + 17'd6);

assign add_ln52_6_fu_997_p2 = (conv1250_i_cast6_reg_1393 + 17'd7);

assign add_ln52_fu_637_p2 = (conv1250_i_cast6_fu_617_p1 + 17'd1);

assign add_ln54_fu_601_p2 = (ap_sig_allocacmp_conv1250_i_load_1 + numOfInNeurons);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign conv1250_i_cast6_fu_617_p1 = conv1250_i_load_reg_1320;

assign empty_37_fu_548_p1 = ap_sig_allocacmp_conv1250_i_load[3:0];

assign empty_38_fu_562_p1 = ap_sig_allocacmp_indvars_iv16_load[0:0];

assign grp_fu_1197_p0 = sext_ln1245_cast_reg_1311;

assign grp_fu_1197_p2 = {{tmp_fu_840_p6}, {8'd0}};

assign grp_fu_1205_p0 = sext_ln1245_1_cast_reg_1306;

assign grp_fu_1205_p2 = {{tmp_7_fu_948_p4}, {8'd0}};

assign grp_fu_1213_p0 = sext_ln1245_2_cast_reg_1301;

assign grp_fu_1213_p2 = {{tmp_8_fu_1026_p4}, {8'd0}};

assign grp_fu_1221_p0 = sext_ln1245_3_cast_reg_1296;

assign grp_fu_1221_p2 = {{tmp_9_fu_1046_p4}, {8'd0}};

assign grp_fu_1229_p0 = sext_ln1245_4_cast_reg_1291;

assign grp_fu_1229_p2 = {{tmp_s_fu_1066_p4}, {8'd0}};

assign grp_fu_1237_p0 = sext_ln1245_5_cast_reg_1286;

assign grp_fu_1237_p2 = {{tmp_2_fu_1086_p4}, {8'd0}};

assign grp_fu_1245_p0 = sext_ln1245_6_cast_reg_1281;

assign grp_fu_1245_p2 = {{tmp_3_fu_1106_p4}, {8'd0}};

assign grp_fu_1253_p0 = sext_ln1245_7_cast_reg_1276;

assign grp_fu_1253_p2 = {{tmp_4_fu_1123_p4}, {8'd0}};

assign icmp_ln47_fu_533_p2 = ((ap_sig_allocacmp_indvars_iv16_load == 4'd8) ? 1'b1 : 1'b0);

assign sext_ln1245_1_cast_fu_512_p1 = $signed(sext_ln1245_1);

assign sext_ln1245_2_cast_fu_508_p1 = $signed(sext_ln1245_2);

assign sext_ln1245_3_cast_fu_504_p1 = $signed(sext_ln1245_3);

assign sext_ln1245_4_cast_fu_500_p1 = $signed(sext_ln1245_4);

assign sext_ln1245_5_cast_fu_496_p1 = $signed(sext_ln1245_5);

assign sext_ln1245_6_cast_fu_492_p1 = $signed(sext_ln1245_6);

assign sext_ln1245_7_cast_fu_488_p1 = $signed(sext_ln1245_7);

assign sext_ln1245_cast_fu_516_p1 = $signed(sext_ln1245);

assign tmp_1_1_fu_653_p5 = {{add_ln52_fu_637_p2[16:4]}};

assign tmp_1_2_fu_711_p5 = {{add_ln52_1_fu_696_p2[16:4]}};

assign tmp_1_3_fu_740_p5 = {{add_ln52_2_fu_725_p2[16:4]}};

assign tmp_1_4_fu_879_p5 = {{add_ln52_3_fu_864_p2[16:4]}};

assign tmp_1_5_fu_908_p5 = {{add_ln52_4_fu_893_p2[16:4]}};

assign tmp_1_6_fu_983_p5 = {{add_ln52_5_fu_968_p2[16:4]}};

assign tmp_1_7_fu_1012_p5 = {{add_ln52_6_fu_997_p2[16:4]}};

assign tmp_2_fu_1086_p1 = grp_fu_1229_p3;

assign tmp_2_fu_1086_p4 = {{tmp_2_fu_1086_p1[23:8]}};

assign tmp_3_fu_1106_p1 = grp_fu_1237_p3;

assign tmp_3_fu_1106_p4 = {{tmp_3_fu_1106_p1[23:8]}};

assign tmp_4_fu_1123_p1 = grp_fu_1245_p3;

assign tmp_4_fu_1123_p4 = {{tmp_4_fu_1123_p1[23:8]}};

assign tmp_7_fu_948_p1 = grp_fu_1197_p3;

assign tmp_7_fu_948_p4 = {{tmp_7_fu_948_p1[23:8]}};

assign tmp_8_fu_1026_p1 = grp_fu_1205_p3;

assign tmp_8_fu_1026_p4 = {{tmp_8_fu_1026_p1[23:8]}};

assign tmp_9_fu_1046_p1 = grp_fu_1213_p3;

assign tmp_9_fu_1046_p4 = {{tmp_9_fu_1046_p1[23:8]}};

assign tmp_fu_840_p1 = ((empty_38_reg_1340[0:0] == 1'b1) ? ap_sig_allocacmp_p_ZL7output_0_1_load : ap_sig_allocacmp_p_ZL7output_0_0_load);

assign tmp_fu_840_p2 = ((empty_38_reg_1340[0:0] == 1'b1) ? ap_sig_allocacmp_p_ZL7output_1_1_load : ap_sig_allocacmp_p_ZL7output_1_0_load);

assign tmp_fu_840_p3 = ((empty_38_reg_1340[0:0] == 1'b1) ? ap_sig_allocacmp_p_ZL7output_2_1_load : ap_sig_allocacmp_p_ZL7output_2_0_load);

assign tmp_fu_840_p4 = ((empty_38_reg_1340[0:0] == 1'b1) ? ap_sig_allocacmp_p_ZL7output_3_1_load : ap_sig_allocacmp_p_ZL7output_3_0_load);

assign tmp_s_fu_1066_p1 = grp_fu_1221_p3;

assign tmp_s_fu_1066_p4 = {{tmp_s_fu_1066_p1[23:8]}};

assign trunc_ln717_7_fu_1140_p1 = grp_fu_1253_p3;

assign zext_ln1169_1_fu_590_p1 = add_ln1169_fu_584_p2;

assign zext_ln1169_2_fu_672_p1 = add_ln1169_1_fu_667_p2;

assign zext_ln1169_3_fu_685_p1 = add_ln1169_2_fu_680_p2;

assign zext_ln1169_4_fu_759_p1 = add_ln1169_3_fu_754_p2;

assign zext_ln1169_5_fu_772_p1 = add_ln1169_4_fu_767_p2;

assign zext_ln1169_6_fu_927_p1 = add_ln1169_5_fu_922_p2;

assign zext_ln1169_7_fu_940_p1 = add_ln1169_6_fu_935_p2;

assign zext_ln1169_fu_576_p1 = empty_37_fu_548_p1;

always @ (posedge ap_clk) begin
    conv1250_i_cast6_reg_1393[16] <= 1'b0;
end

endmodule //nnlayer_nnlayer_Pipeline_VITIS_LOOP_47_1
