Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 14:03:00 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.202       -9.108                    103                 2351        0.145        0.000                      0                 2351        3.000        0.000                       0                  1093  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.202       -9.108                    103                 2351        0.145        0.000                      0                 2351        3.000        0.000                       0                  1093  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          103  Failing Endpoints,  Worst Slack       -0.202ns,  Total Violation       -9.108ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 1.138ns (16.845%)  route 5.618ns (83.155%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.973     0.973    fsm3/clk
    SLICE_X22Y45         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[24]/Q
                         net (fo=4, routed)           0.829     2.320    fsm3/fsm3_out[24]
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.444 f  fsm3/C_addr0[3]_INST_0_i_30/O
                         net (fo=5, routed)           0.448     2.892    fsm3/C_addr0[3]_INST_0_i_30_n_0
    SLICE_X21Y46         LUT5 (Prop_lut5_I3_O)        0.124     3.016 f  fsm3/B_addr0[3]_INST_0_i_12/O
                         net (fo=2, routed)           0.972     3.988    fsm3/B_addr0[3]_INST_0_i_12_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I2_O)        0.124     4.112 f  fsm3/B_addr0[3]_INST_0_i_8/O
                         net (fo=36, routed)          0.721     4.833    fsm2/out_tmp_reg__0_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.957 f  fsm2/out_tmp_reg_i_1__3/O
                         net (fo=185, routed)         1.375     6.332    mult1_pipe_done/out_tmp_reg[16]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.456 r  mult1_pipe_done/out_tmp0_i_17__3/O
                         net (fo=1, routed)           1.273     7.729    mult1/out_tmp0_0[0]
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1097, unset)         0.924     7.924    mult1/clk
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     7.527    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 1.138ns (16.848%)  route 5.617ns (83.152%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.973     0.973    fsm3/clk
    SLICE_X22Y45         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[24]/Q
                         net (fo=4, routed)           0.829     2.320    fsm3/fsm3_out[24]
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.444 f  fsm3/C_addr0[3]_INST_0_i_30/O
                         net (fo=5, routed)           0.448     2.892    fsm3/C_addr0[3]_INST_0_i_30_n_0
    SLICE_X21Y46         LUT5 (Prop_lut5_I3_O)        0.124     3.016 f  fsm3/B_addr0[3]_INST_0_i_12/O
                         net (fo=2, routed)           0.972     3.988    fsm3/B_addr0[3]_INST_0_i_12_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I2_O)        0.124     4.112 f  fsm3/B_addr0[3]_INST_0_i_8/O
                         net (fo=36, routed)          0.721     4.833    fsm2/out_tmp_reg__0_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.957 f  fsm2/out_tmp_reg_i_1__3/O
                         net (fo=185, routed)         1.378     6.335    mult1_pipe_done/out_tmp_reg[16]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.459 r  mult1_pipe_done/out_tmp0_i_16__3/O
                         net (fo=1, routed)           1.269     7.728    mult1/out_tmp0_0[1]
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1097, unset)         0.924     7.924    mult1/clk
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     7.527    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 mult2/out_tmp_reg_i_18__3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 4.369ns (77.597%)  route 1.261ns (22.403%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.973     0.973    mult2/clk
    SLICE_X36Y43         FDRE                                         r  mult2/out_tmp_reg_i_18__3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  mult2/out_tmp_reg_i_18__3_psdsp/Q
                         net (fo=1, routed)           1.259     2.750    mult1/out_tmp_reg_i_18__3_psdsp_n_alias
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[0])
                                                      3.851     6.601 r  mult1/out_tmp0/PCOUT[0]
                         net (fo=1, routed)           0.002     6.603    mult1/out_tmp0_n_153
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1097, unset)         0.924     7.924    mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.489    mult1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 mult2/out_tmp_reg_i_18__3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 4.369ns (77.597%)  route 1.261ns (22.403%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.973     0.973    mult2/clk
    SLICE_X36Y43         FDRE                                         r  mult2/out_tmp_reg_i_18__3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  mult2/out_tmp_reg_i_18__3_psdsp/Q
                         net (fo=1, routed)           1.259     2.750    mult1/out_tmp_reg_i_18__3_psdsp_n_alias
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[10])
                                                      3.851     6.601 r  mult1/out_tmp0/PCOUT[10]
                         net (fo=1, routed)           0.002     6.603    mult1/out_tmp0_n_143
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1097, unset)         0.924     7.924    mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.489    mult1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 mult2/out_tmp_reg_i_18__3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 4.369ns (77.597%)  route 1.261ns (22.403%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.973     0.973    mult2/clk
    SLICE_X36Y43         FDRE                                         r  mult2/out_tmp_reg_i_18__3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  mult2/out_tmp_reg_i_18__3_psdsp/Q
                         net (fo=1, routed)           1.259     2.750    mult1/out_tmp_reg_i_18__3_psdsp_n_alias
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[11])
                                                      3.851     6.601 r  mult1/out_tmp0/PCOUT[11]
                         net (fo=1, routed)           0.002     6.603    mult1/out_tmp0_n_142
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1097, unset)         0.924     7.924    mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.489    mult1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 mult2/out_tmp_reg_i_18__3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 4.369ns (77.597%)  route 1.261ns (22.403%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.973     0.973    mult2/clk
    SLICE_X36Y43         FDRE                                         r  mult2/out_tmp_reg_i_18__3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  mult2/out_tmp_reg_i_18__3_psdsp/Q
                         net (fo=1, routed)           1.259     2.750    mult1/out_tmp_reg_i_18__3_psdsp_n_alias
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[12])
                                                      3.851     6.601 r  mult1/out_tmp0/PCOUT[12]
                         net (fo=1, routed)           0.002     6.603    mult1/out_tmp0_n_141
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1097, unset)         0.924     7.924    mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     6.489    mult1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 mult2/out_tmp_reg_i_18__3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 4.369ns (77.597%)  route 1.261ns (22.403%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.973     0.973    mult2/clk
    SLICE_X36Y43         FDRE                                         r  mult2/out_tmp_reg_i_18__3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  mult2/out_tmp_reg_i_18__3_psdsp/Q
                         net (fo=1, routed)           1.259     2.750    mult1/out_tmp_reg_i_18__3_psdsp_n_alias
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[13])
                                                      3.851     6.601 r  mult1/out_tmp0/PCOUT[13]
                         net (fo=1, routed)           0.002     6.603    mult1/out_tmp0_n_140
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1097, unset)         0.924     7.924    mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     6.489    mult1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 mult2/out_tmp_reg_i_18__3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 4.369ns (77.597%)  route 1.261ns (22.403%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.973     0.973    mult2/clk
    SLICE_X36Y43         FDRE                                         r  mult2/out_tmp_reg_i_18__3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  mult2/out_tmp_reg_i_18__3_psdsp/Q
                         net (fo=1, routed)           1.259     2.750    mult1/out_tmp_reg_i_18__3_psdsp_n_alias
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[14])
                                                      3.851     6.601 r  mult1/out_tmp0/PCOUT[14]
                         net (fo=1, routed)           0.002     6.603    mult1/out_tmp0_n_139
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1097, unset)         0.924     7.924    mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     6.489    mult1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 mult2/out_tmp_reg_i_18__3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 4.369ns (77.597%)  route 1.261ns (22.403%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.973     0.973    mult2/clk
    SLICE_X36Y43         FDRE                                         r  mult2/out_tmp_reg_i_18__3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  mult2/out_tmp_reg_i_18__3_psdsp/Q
                         net (fo=1, routed)           1.259     2.750    mult1/out_tmp_reg_i_18__3_psdsp_n_alias
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[15])
                                                      3.851     6.601 r  mult1/out_tmp0/PCOUT[15]
                         net (fo=1, routed)           0.002     6.603    mult1/out_tmp0_n_138
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1097, unset)         0.924     7.924    mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     6.489    mult1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 mult2/out_tmp_reg_i_18__3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 4.369ns (77.597%)  route 1.261ns (22.403%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.973     0.973    mult2/clk
    SLICE_X36Y43         FDRE                                         r  mult2/out_tmp_reg_i_18__3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  mult2/out_tmp_reg_i_18__3_psdsp/Q
                         net (fo=1, routed)           1.259     2.750    mult1/out_tmp_reg_i_18__3_psdsp_n_alias
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[16])
                                                      3.851     6.601 r  mult1/out_tmp0/PCOUT[16]
                         net (fo=1, routed)           0.002     6.603    mult1/out_tmp0_n_137
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1097, unset)         0.924     7.924    mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     6.489    mult1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 -0.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mult3/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp20/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.406%)  route 0.100ns (41.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.410     0.410    mult3/clk
    SLICE_X17Y42         FDRE                                         r  mult3/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/out_reg[11]/Q
                         net (fo=1, routed)           0.100     0.652    tmp20/Q[11]
    SLICE_X18Y43         FDRE                                         r  tmp20/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.432     0.432    tmp20/clk
    SLICE_X18Y43         FDRE                                         r  tmp20/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.075     0.507    tmp20/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.848%)  route 0.111ns (44.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.410     0.410    mult3/clk
    SLICE_X15Y42         FDRE                                         r  mult3/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.111     0.663    mult3/p_1_in[8]
    SLICE_X16Y43         FDRE                                         r  mult3/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.432     0.432    mult3/clk
    SLICE_X16Y43         FDRE                                         r  mult3/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.076     0.508    mult3/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.410     0.410    mult0/clk
    SLICE_X33Y47         FDRE                                         r  mult0/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.059     0.597    mult0/p_1_in[8]
    SLICE_X32Y47         FDRE                                         r  mult0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.432     0.432    mult0/clk
    SLICE_X32Y47         FDRE                                         r  mult0/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.010     0.442    mult0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.410     0.410    mult0/clk
    SLICE_X33Y47         FDRE                                         r  mult0/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.114     0.666    mult0/p_1_in[11]
    SLICE_X32Y47         FDRE                                         r  mult0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.432     0.432    mult0/clk
    SLICE_X32Y47         FDRE                                         r  mult0/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.076     0.508    mult0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.410     0.410    mult3/clk
    SLICE_X16Y41         FDRE                                         r  mult3/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult3/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.055     0.614    mult3/p_1_in[3]
    SLICE_X16Y41         FDRE                                         r  mult3/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.432     0.432    mult3/clk
    SLICE_X16Y41         FDRE                                         r  mult3/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y41         FDRE (Hold_fdre_C_D)         0.023     0.455    mult3/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.033%)  route 0.057ns (27.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.410     0.410    mult3/clk
    SLICE_X16Y42         FDRE                                         r  mult3/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult3/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.057     0.616    mult3/p_1_in[6]
    SLICE_X16Y42         FDRE                                         r  mult3/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.432     0.432    mult3/clk
    SLICE_X16Y42         FDRE                                         r  mult3/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y42         FDRE (Hold_fdre_C_D)         0.023     0.455    mult3/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.033%)  route 0.057ns (27.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.410     0.410    mult3/clk
    SLICE_X16Y43         FDRE                                         r  mult3/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult3/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.057     0.616    mult3/p_1_in[7]
    SLICE_X16Y43         FDRE                                         r  mult3/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.432     0.432    mult3/clk
    SLICE_X16Y43         FDRE                                         r  mult3/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.023     0.455    mult3/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.410     0.410    mult2/clk
    SLICE_X23Y39         FDRE                                         r  mult2/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.113     0.664    mult2/p_1_in[6]
    SLICE_X23Y39         FDRE                                         r  mult2/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.432     0.432    mult2/clk
    SLICE_X23Y39         FDRE                                         r  mult2/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.070     0.502    mult2/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult1/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp10/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.410     0.410    mult1/clk
    SLICE_X29Y43         FDRE                                         r  mult1/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[14]/Q
                         net (fo=1, routed)           0.113     0.664    tmp10/Q[14]
    SLICE_X28Y42         FDRE                                         r  tmp10/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.432     0.432    tmp10/clk
    SLICE_X28Y42         FDRE                                         r  tmp10/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.070     0.502    tmp10/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.410     0.410    mult3/clk
    SLICE_X16Y41         FDRE                                         r  mult3/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult3/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.059     0.617    mult3/p_1_in[0]
    SLICE_X16Y41         FDRE                                         r  mult3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1097, unset)         0.432     0.432    mult3/clk
    SLICE_X16Y41         FDRE                                         r  mult3/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y41         FDRE (Hold_fdre_C_D)         0.022     0.454    mult3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y14   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y19   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X0Y17   mult3/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X0Y19   mult4/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X1Y16   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X1Y15   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X1Y17   mult4/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X1Y19   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y17   mult2/out_tmp_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y40  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y43  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y42  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X10Y43  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y44  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y42  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y43  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y44  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y36  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X18Y40  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y40  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y43  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y42  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X10Y43  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y44  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y42  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y43  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y44  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y36  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X18Y40  ARead00/out_reg[18]/C



