libName ""
langName "Verilog"
libDirs ""
viewName "module"
libFiles ""
extDirs ".v"
