<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FPGA-PWG: register_file Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FPGA-PWG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">register_file Entity Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Register file entity with Avalon-MM slave interface.  
 <a href="#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for register_file:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classregister__file.png" usemap="#register_5Ffile_map" alt=""/>
  <map id="register_5Ffile_map" name="register_5Ffile_map">
<area href="classfifo__buffer.html" title="FIFO buffer desing used to store user defined timestamps and values." alt="fifo_buffer" shape="rect" coords="0,0,84,24"/>
<area href="classtime__counter.html" title="Time counter desing counting time in unix format + nanoseconds." alt="time_counter" shape="rect" coords="94,0,178,24"/>
<area href="classoutput__logic.html" title="Output logic entity description." alt="output_logic" shape="rect" coords="188,0,272,24"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregister__file_1_1arch.html">register_file.arch</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architecture definition of the register file.  <a href="classregister__file_1_1arch.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256" id="r_a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use standard library.  <a href="#a0a6af6eef40212dbaf130d57ce711256"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb" id="r_acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:acd03516902501cd1c7296a98e22c6fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use logic elements.  <a href="#acd03516902501cd1c7296a98e22c6fcb"></a><br /></td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e" id="r_a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:a2edc34402b573437d5f25fa90ba4013e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use numeric types and conversion functions.  <a href="#a2edc34402b573437d5f25fa90ba4013e"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:ae8d3e5458b0e3cd523d6461463e36fe8" id="r_ae8d3e5458b0e3cd523d6461463e36fe8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae8d3e5458b0e3cd523d6461463e36fe8"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock signal input.  <a href="#ae8d3e5458b0e3cd523d6461463e36fe8"></a><br /></td></tr>
<tr class="memitem:ab86c7a8eec3a8327e506892977f85708" id="r_ab86c7a8eec3a8327e506892977f85708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ab86c7a8eec3a8327e506892977f85708">rst_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab86c7a8eec3a8327e506892977f85708"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous reset input.  <a href="#ab86c7a8eec3a8327e506892977f85708"></a><br /></td></tr>
<tr class="memitem:aca73f41b19f834c97f5757c2b22fb4ab" id="r_aca73f41b19f834c97f5757c2b22fb4ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#aca73f41b19f834c97f5757c2b22fb4ab">av_read_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aca73f41b19f834c97f5757c2b22fb4ab"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-MM read indicator.  <a href="#aca73f41b19f834c97f5757c2b22fb4ab"></a><br /></td></tr>
<tr class="memitem:a60f66269367990a7308b37fda9115ba1" id="r_a60f66269367990a7308b37fda9115ba1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a60f66269367990a7308b37fda9115ba1">av_write_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a60f66269367990a7308b37fda9115ba1"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-MM write indicator.  <a href="#a60f66269367990a7308b37fda9115ba1"></a><br /></td></tr>
<tr class="memitem:aba06399e9e3d4ffc0920279e86121f00" id="r_aba06399e9e3d4ffc0920279e86121f00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#aba06399e9e3d4ffc0920279e86121f00">av_address_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aba06399e9e3d4ffc0920279e86121f00"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-MM address signal.  <a href="#aba06399e9e3d4ffc0920279e86121f00"></a><br /></td></tr>
<tr class="memitem:aa083236700212c71156f52279d3150a0" id="r_aa083236700212c71156f52279d3150a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#aa083236700212c71156f52279d3150a0">av_writedata_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa083236700212c71156f52279d3150a0"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-MM data input.  <a href="#aa083236700212c71156f52279d3150a0"></a><br /></td></tr>
<tr class="memitem:a58068baad1bc1456417bbf91c0f44209" id="r_a58068baad1bc1456417bbf91c0f44209"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a58068baad1bc1456417bbf91c0f44209">av_readdata_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a58068baad1bc1456417bbf91c0f44209"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-MM data output.  <a href="#a58068baad1bc1456417bbf91c0f44209"></a><br /></td></tr>
<tr class="memitem:ab5fb1fc6366214fdd2c17dc61472e6d2" id="r_ab5fb1fc6366214fdd2c17dc61472e6d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ab5fb1fc6366214fdd2c17dc61472e6d2">av_waitrequest_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab5fb1fc6366214fdd2c17dc61472e6d2"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-MM wait-state signal for response control.  <a href="#ab5fb1fc6366214fdd2c17dc61472e6d2"></a><br /></td></tr>
<tr class="memitem:a46f86f3c75ae819488160878345d00c2" id="r_a46f86f3c75ae819488160878345d00c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a46f86f3c75ae819488160878345d00c2">av_response_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a46f86f3c75ae819488160878345d00c2"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-MM response output.  <a href="#a46f86f3c75ae819488160878345d00c2"></a><br /></td></tr>
<tr class="memitem:a9b3d4d269b10fde7461576c181ceac26" id="r_a9b3d4d269b10fde7461576c181ceac26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a9b3d4d269b10fde7461576c181ceac26">sys_output_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9b3d4d269b10fde7461576c181ceac26"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">System output port.  <a href="#a9b3d4d269b10fde7461576c181ceac26"></a><br /></td></tr>
<tr class="memitem:a5e6d076fc8cf4c1a7916b9a18b5fab40" id="r_a5e6d076fc8cf4c1a7916b9a18b5fab40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a5e6d076fc8cf4c1a7916b9a18b5fab40">interrupt_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5e6d076fc8cf4c1a7916b9a18b5fab40"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt output port.  <a href="#a5e6d076fc8cf4c1a7916b9a18b5fab40"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Register file entity with Avalon-MM slave interface. </p>
<p>This entity is designed as an Avalon-MM slave device and it has the purpose of creating a register file. Registers from the register file have to be accessed by the Avalon-MM master so that the user can configure the current system time, timestamps, to control the device and to check the status signals. Register file contains the following registers: 'SYS_TIME' - Holds the current system time in unix time format, 'STATUS' - Holds status signals from FIFO buffer and ERROR flag, 'CONTROL' - Holds control signals and flags used to configure the device, 'FALL_TS_H' - Holds unix time timestamp for logic LOW output, 'FALL_TS_L' - Holds nanosecond time timestamp for logic LOW output, 'RISE_TS_H' - Holds unix time timestamp for logic HIGH output, 'RISE_TS_L' - Holds nanosecond time timestamp for logic HIGH output. The entity itself has ports which are compatible with basic Avalon-MM interface. This entity also represents a top-level entity for the whole design. It has one additional port which represents the systems final output. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="aba06399e9e3d4ffc0920279e86121f00" name="aba06399e9e3d4ffc0920279e86121f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba06399e9e3d4ffc0920279e86121f00">&#9670;&#160;</a></span>av_address_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#aba06399e9e3d4ffc0920279e86121f00">av_address_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-MM address signal. </p>

</div>
</div>
<a id="aca73f41b19f834c97f5757c2b22fb4ab" name="aca73f41b19f834c97f5757c2b22fb4ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca73f41b19f834c97f5757c2b22fb4ab">&#9670;&#160;</a></span>av_read_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#aca73f41b19f834c97f5757c2b22fb4ab">av_read_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-MM read indicator. </p>

</div>
</div>
<a id="a58068baad1bc1456417bbf91c0f44209" name="a58068baad1bc1456417bbf91c0f44209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58068baad1bc1456417bbf91c0f44209">&#9670;&#160;</a></span>av_readdata_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a58068baad1bc1456417bbf91c0f44209">av_readdata_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-MM data output. </p>

</div>
</div>
<a id="a46f86f3c75ae819488160878345d00c2" name="a46f86f3c75ae819488160878345d00c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46f86f3c75ae819488160878345d00c2">&#9670;&#160;</a></span>av_response_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a46f86f3c75ae819488160878345d00c2">av_response_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-MM response output. </p>

</div>
</div>
<a id="ab5fb1fc6366214fdd2c17dc61472e6d2" name="ab5fb1fc6366214fdd2c17dc61472e6d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5fb1fc6366214fdd2c17dc61472e6d2">&#9670;&#160;</a></span>av_waitrequest_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ab5fb1fc6366214fdd2c17dc61472e6d2">av_waitrequest_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-MM wait-state signal for response control. </p>

</div>
</div>
<a id="a60f66269367990a7308b37fda9115ba1" name="a60f66269367990a7308b37fda9115ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f66269367990a7308b37fda9115ba1">&#9670;&#160;</a></span>av_write_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a60f66269367990a7308b37fda9115ba1">av_write_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-MM write indicator. </p>

</div>
</div>
<a id="aa083236700212c71156f52279d3150a0" name="aa083236700212c71156f52279d3150a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa083236700212c71156f52279d3150a0">&#9670;&#160;</a></span>av_writedata_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#aa083236700212c71156f52279d3150a0">av_writedata_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-MM data input. </p>

</div>
</div>
<a id="ae8d3e5458b0e3cd523d6461463e36fe8" name="ae8d3e5458b0e3cd523d6461463e36fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d3e5458b0e3cd523d6461463e36fe8">&#9670;&#160;</a></span>clk_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock signal input. </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256" name="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&#160;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use standard library. </p>

</div>
</div>
<a id="a5e6d076fc8cf4c1a7916b9a18b5fab40" name="a5e6d076fc8cf4c1a7916b9a18b5fab40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e6d076fc8cf4c1a7916b9a18b5fab40">&#9670;&#160;</a></span>interrupt_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a5e6d076fc8cf4c1a7916b9a18b5fab40">interrupt_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt output port. </p>

</div>
</div>
<a id="a2edc34402b573437d5f25fa90ba4013e" name="a2edc34402b573437d5f25fa90ba4013e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edc34402b573437d5f25fa90ba4013e">&#9670;&#160;</a></span>numeric_std</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use numeric types and conversion functions. </p>

</div>
</div>
<a id="ab86c7a8eec3a8327e506892977f85708" name="ab86c7a8eec3a8327e506892977f85708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86c7a8eec3a8327e506892977f85708">&#9670;&#160;</a></span>rst_i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ab86c7a8eec3a8327e506892977f85708">rst_i</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Asynchronous reset input. </p>

</div>
</div>
<a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd03516902501cd1c7296a98e22c6fcb">&#9670;&#160;</a></span>std_logic_1164</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use logic elements. </p>

</div>
</div>
<a id="a9b3d4d269b10fde7461576c181ceac26" name="a9b3d4d269b10fde7461576c181ceac26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b3d4d269b10fde7461576c181ceac26">&#9670;&#160;</a></span>sys_output_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a9b3d4d269b10fde7461576c181ceac26">sys_output_o</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System output port. </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li><a class="el" href="register__file_8vhd.html">register_file.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
