{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1464697709275 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2_cyclone2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"de2_cyclone2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464697709292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464697709349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464697709349 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll Cyclone II PLL " "Implemented PLL \"lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 525 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464697709434 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 518 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464697709434 ""}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 525 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464697709434 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464697709542 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464697710361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464697710361 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464697710361 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1396 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464697710365 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1397 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464697710365 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1398 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464697710365 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1464697710365 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_1 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_1 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[1] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1246 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710550 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_1 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_1 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[1](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 599 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[1](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1144 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710550 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_2 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_2 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[2] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1283 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710550 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_2 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_2 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[2](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 637 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[2](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1145 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710550 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_3 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_3 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[3] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1320 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710550 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_3 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_3 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[3](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 675 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[3](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1146 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710551 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_4 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_4 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[4] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1357 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710551 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_4 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_4 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[4](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 713 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[4](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1147 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710551 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_5 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_5 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[5] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1394 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710551 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_5 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_5 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[5](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 751 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[5](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1148 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710551 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_6 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_6 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[6] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1431 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710552 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_6 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_6 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[6](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 789 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[6](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1149 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710552 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_7 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_7 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[7] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1468 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710552 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_7 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_7 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[7](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 827 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[7](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1150 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710552 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_8 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_8 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[8] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1505 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710552 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_8 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_8 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[8](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 865 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[8](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1151 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710553 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_9 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_9 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[9] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1542 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710553 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_9 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_9 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[9](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 903 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[9](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1152 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710553 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_10 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_10 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[10] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1579 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710553 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_10 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_10 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[10](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 941 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[10](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1153 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710553 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_11 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_11 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[11] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1616 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710554 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_11 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_11 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[11](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 979 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[11](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1154 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710554 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_12 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_12 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[12] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1653 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710554 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_12 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_12 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[12](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1017 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[12](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1155 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710554 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_13 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_13 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[13] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1690 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710554 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_13 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_13 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[13](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1055 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[13](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1156 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710555 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_14 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_14 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[14] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1727 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710555 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_14 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_14 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[14](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1093 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[14](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1157 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710555 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_15 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_15 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[15] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1764 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710555 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_15 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_15 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[15](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1131 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[15](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1158 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710555 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_16 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_16 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CTR } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1801 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CTR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710555 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_16 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_16 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CTR(n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1169 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CTR(n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1159 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710556 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_0 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_posa_0 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[0] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1209 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710556 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_0 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|ddio_in_nega_0 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[0](n) } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 561 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[0](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1160 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464697710556 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "190 190 " "No exact pin location assignment(s) for 190 pins of 190 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[1\] " "Pin LVDS_CH\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[1] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1246 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[2\] " "Pin LVDS_CH\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[2] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1283 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[3\] " "Pin LVDS_CH\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[3] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1320 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[4\] " "Pin LVDS_CH\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[4] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1357 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[5\] " "Pin LVDS_CH\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[5] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1394 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[6\] " "Pin LVDS_CH\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[6] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1431 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[7\] " "Pin LVDS_CH\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[7] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1468 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[8\] " "Pin LVDS_CH\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[8] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1505 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[9\] " "Pin LVDS_CH\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[9] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1542 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[10\] " "Pin LVDS_CH\[10\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[10] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1579 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[11\] " "Pin LVDS_CH\[11\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[11] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1616 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[12\] " "Pin LVDS_CH\[12\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[12] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1653 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[13\] " "Pin LVDS_CH\[13\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[13] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1690 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[14\] " "Pin LVDS_CH\[14\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[14] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1727 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[15\] " "Pin LVDS_CH\[15\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[15] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1764 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CTR " "Pin LVDS_CTR not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CTR } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1801 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CTR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CH\[0\] " "Pin LVDS_CH\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CH[0] } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 1209 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CH[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CLK " "Pin DATA_CLK not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CLK } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 72 608 784 88 "DATA_CLK" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH01\[9\] " "Pin DATA_CH01\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH01[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 104 608 792 120 "DATA_CH01" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH01[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH01\[8\] " "Pin DATA_CH01\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH01[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 104 608 792 120 "DATA_CH01" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH01[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH01\[7\] " "Pin DATA_CH01\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH01[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 104 608 792 120 "DATA_CH01" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH01[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH01\[6\] " "Pin DATA_CH01\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH01[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 104 608 792 120 "DATA_CH01" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH01[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH01\[5\] " "Pin DATA_CH01\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH01[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 104 608 792 120 "DATA_CH01" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH01[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH01\[4\] " "Pin DATA_CH01\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH01[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 104 608 792 120 "DATA_CH01" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH01[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH01\[3\] " "Pin DATA_CH01\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH01[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 104 608 792 120 "DATA_CH01" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH01[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH01\[2\] " "Pin DATA_CH01\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH01[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 104 608 792 120 "DATA_CH01" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH01[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH01\[1\] " "Pin DATA_CH01\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH01[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 104 608 792 120 "DATA_CH01" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH01[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH01\[0\] " "Pin DATA_CH01\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH01[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 104 608 792 120 "DATA_CH01" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH01[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH02\[9\] " "Pin DATA_CH02\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH02[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 120 608 792 136 "DATA_CH02" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH02[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH02\[8\] " "Pin DATA_CH02\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH02[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 120 608 792 136 "DATA_CH02" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH02[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH02\[7\] " "Pin DATA_CH02\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH02[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 120 608 792 136 "DATA_CH02" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH02[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH02\[6\] " "Pin DATA_CH02\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH02[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 120 608 792 136 "DATA_CH02" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH02[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH02\[5\] " "Pin DATA_CH02\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH02[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 120 608 792 136 "DATA_CH02" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH02[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH02\[4\] " "Pin DATA_CH02\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH02[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 120 608 792 136 "DATA_CH02" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH02[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH02\[3\] " "Pin DATA_CH02\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH02[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 120 608 792 136 "DATA_CH02" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH02[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH02\[2\] " "Pin DATA_CH02\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH02[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 120 608 792 136 "DATA_CH02" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH02[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH02\[1\] " "Pin DATA_CH02\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH02[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 120 608 792 136 "DATA_CH02" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH02[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH02\[0\] " "Pin DATA_CH02\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH02[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 120 608 792 136 "DATA_CH02" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH02[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH03\[9\] " "Pin DATA_CH03\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH03[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 136 608 792 152 "DATA_CH03" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH03[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH03\[8\] " "Pin DATA_CH03\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH03[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 136 608 792 152 "DATA_CH03" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH03[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH03\[7\] " "Pin DATA_CH03\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH03[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 136 608 792 152 "DATA_CH03" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH03[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH03\[6\] " "Pin DATA_CH03\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH03[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 136 608 792 152 "DATA_CH03" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH03[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH03\[5\] " "Pin DATA_CH03\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH03[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 136 608 792 152 "DATA_CH03" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH03[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH03\[4\] " "Pin DATA_CH03\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH03[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 136 608 792 152 "DATA_CH03" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH03[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH03\[3\] " "Pin DATA_CH03\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH03[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 136 608 792 152 "DATA_CH03" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH03[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH03\[2\] " "Pin DATA_CH03\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH03[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 136 608 792 152 "DATA_CH03" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH03[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH03\[1\] " "Pin DATA_CH03\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH03[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 136 608 792 152 "DATA_CH03" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH03[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH03\[0\] " "Pin DATA_CH03\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH03[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 136 608 792 152 "DATA_CH03" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH03[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH04\[9\] " "Pin DATA_CH04\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH04[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 152 608 792 168 "DATA_CH04" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH04[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH04\[8\] " "Pin DATA_CH04\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH04[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 152 608 792 168 "DATA_CH04" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH04[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH04\[7\] " "Pin DATA_CH04\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH04[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 152 608 792 168 "DATA_CH04" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH04[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH04\[6\] " "Pin DATA_CH04\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH04[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 152 608 792 168 "DATA_CH04" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH04[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH04\[5\] " "Pin DATA_CH04\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH04[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 152 608 792 168 "DATA_CH04" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH04[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH04\[4\] " "Pin DATA_CH04\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH04[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 152 608 792 168 "DATA_CH04" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH04[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH04\[3\] " "Pin DATA_CH04\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH04[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 152 608 792 168 "DATA_CH04" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH04[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH04\[2\] " "Pin DATA_CH04\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH04[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 152 608 792 168 "DATA_CH04" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH04[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH04\[1\] " "Pin DATA_CH04\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH04[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 152 608 792 168 "DATA_CH04" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH04[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH04\[0\] " "Pin DATA_CH04\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH04[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 152 608 792 168 "DATA_CH04" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH04[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH05\[9\] " "Pin DATA_CH05\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH05[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 168 608 792 184 "DATA_CH05" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH05[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH05\[8\] " "Pin DATA_CH05\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH05[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 168 608 792 184 "DATA_CH05" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH05[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH05\[7\] " "Pin DATA_CH05\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH05[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 168 608 792 184 "DATA_CH05" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH05[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH05\[6\] " "Pin DATA_CH05\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH05[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 168 608 792 184 "DATA_CH05" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH05[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH05\[5\] " "Pin DATA_CH05\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH05[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 168 608 792 184 "DATA_CH05" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH05[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH05\[4\] " "Pin DATA_CH05\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH05[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 168 608 792 184 "DATA_CH05" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH05[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH05\[3\] " "Pin DATA_CH05\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH05[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 168 608 792 184 "DATA_CH05" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH05[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH05\[2\] " "Pin DATA_CH05\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH05[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 168 608 792 184 "DATA_CH05" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH05[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH05\[1\] " "Pin DATA_CH05\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH05[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 168 608 792 184 "DATA_CH05" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH05[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH05\[0\] " "Pin DATA_CH05\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH05[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 168 608 792 184 "DATA_CH05" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH05[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH06\[9\] " "Pin DATA_CH06\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH06[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 184 608 792 200 "DATA_CH06" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH06[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH06\[8\] " "Pin DATA_CH06\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH06[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 184 608 792 200 "DATA_CH06" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH06[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH06\[7\] " "Pin DATA_CH06\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH06[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 184 608 792 200 "DATA_CH06" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH06[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH06\[6\] " "Pin DATA_CH06\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH06[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 184 608 792 200 "DATA_CH06" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH06[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH06\[5\] " "Pin DATA_CH06\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH06[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 184 608 792 200 "DATA_CH06" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH06[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH06\[4\] " "Pin DATA_CH06\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH06[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 184 608 792 200 "DATA_CH06" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH06[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH06\[3\] " "Pin DATA_CH06\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH06[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 184 608 792 200 "DATA_CH06" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH06[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH06\[2\] " "Pin DATA_CH06\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH06[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 184 608 792 200 "DATA_CH06" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH06[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH06\[1\] " "Pin DATA_CH06\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH06[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 184 608 792 200 "DATA_CH06" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH06[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH06\[0\] " "Pin DATA_CH06\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH06[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 184 608 792 200 "DATA_CH06" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH06[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH07\[9\] " "Pin DATA_CH07\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH07[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 200 608 792 216 "DATA_CH07" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH07[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH07\[8\] " "Pin DATA_CH07\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH07[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 200 608 792 216 "DATA_CH07" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH07[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH07\[7\] " "Pin DATA_CH07\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH07[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 200 608 792 216 "DATA_CH07" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH07[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH07\[6\] " "Pin DATA_CH07\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH07[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 200 608 792 216 "DATA_CH07" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH07[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH07\[5\] " "Pin DATA_CH07\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH07[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 200 608 792 216 "DATA_CH07" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH07[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH07\[4\] " "Pin DATA_CH07\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH07[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 200 608 792 216 "DATA_CH07" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH07[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH07\[3\] " "Pin DATA_CH07\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH07[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 200 608 792 216 "DATA_CH07" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH07[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH07\[2\] " "Pin DATA_CH07\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH07[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 200 608 792 216 "DATA_CH07" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH07[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH07\[1\] " "Pin DATA_CH07\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH07[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 200 608 792 216 "DATA_CH07" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH07[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH07\[0\] " "Pin DATA_CH07\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH07[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 200 608 792 216 "DATA_CH07" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH07[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH08\[9\] " "Pin DATA_CH08\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH08[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 216 608 792 232 "DATA_CH08" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH08[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH08\[8\] " "Pin DATA_CH08\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH08[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 216 608 792 232 "DATA_CH08" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH08[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH08\[7\] " "Pin DATA_CH08\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH08[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 216 608 792 232 "DATA_CH08" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH08[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH08\[6\] " "Pin DATA_CH08\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH08[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 216 608 792 232 "DATA_CH08" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH08[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH08\[5\] " "Pin DATA_CH08\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH08[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 216 608 792 232 "DATA_CH08" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH08[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH08\[4\] " "Pin DATA_CH08\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH08[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 216 608 792 232 "DATA_CH08" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH08[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH08\[3\] " "Pin DATA_CH08\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH08[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 216 608 792 232 "DATA_CH08" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH08[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH08\[2\] " "Pin DATA_CH08\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH08[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 216 608 792 232 "DATA_CH08" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH08[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH08\[1\] " "Pin DATA_CH08\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH08[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 216 608 792 232 "DATA_CH08" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH08[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH08\[0\] " "Pin DATA_CH08\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH08[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 216 608 792 232 "DATA_CH08" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH08[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH09\[9\] " "Pin DATA_CH09\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH09[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 232 608 792 248 "DATA_CH09" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH09[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH09\[8\] " "Pin DATA_CH09\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH09[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 232 608 792 248 "DATA_CH09" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH09[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH09\[7\] " "Pin DATA_CH09\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH09[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 232 608 792 248 "DATA_CH09" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH09[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH09\[6\] " "Pin DATA_CH09\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH09[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 232 608 792 248 "DATA_CH09" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH09[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH09\[5\] " "Pin DATA_CH09\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH09[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 232 608 792 248 "DATA_CH09" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH09[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH09\[4\] " "Pin DATA_CH09\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH09[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 232 608 792 248 "DATA_CH09" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH09[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH09\[3\] " "Pin DATA_CH09\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH09[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 232 608 792 248 "DATA_CH09" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH09[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH09\[2\] " "Pin DATA_CH09\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH09[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 232 608 792 248 "DATA_CH09" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH09[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH09\[1\] " "Pin DATA_CH09\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH09[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 232 608 792 248 "DATA_CH09" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH09[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH09\[0\] " "Pin DATA_CH09\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH09[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 232 608 792 248 "DATA_CH09" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH09[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH10\[9\] " "Pin DATA_CH10\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH10[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 248 608 792 264 "DATA_CH10" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH10[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH10\[8\] " "Pin DATA_CH10\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH10[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 248 608 792 264 "DATA_CH10" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH10[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH10\[7\] " "Pin DATA_CH10\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH10[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 248 608 792 264 "DATA_CH10" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH10[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH10\[6\] " "Pin DATA_CH10\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH10[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 248 608 792 264 "DATA_CH10" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH10[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH10\[5\] " "Pin DATA_CH10\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH10[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 248 608 792 264 "DATA_CH10" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH10[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH10\[4\] " "Pin DATA_CH10\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH10[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 248 608 792 264 "DATA_CH10" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH10[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH10\[3\] " "Pin DATA_CH10\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH10[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 248 608 792 264 "DATA_CH10" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH10[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH10\[2\] " "Pin DATA_CH10\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH10[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 248 608 792 264 "DATA_CH10" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH10[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH10\[1\] " "Pin DATA_CH10\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH10[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 248 608 792 264 "DATA_CH10" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH10\[0\] " "Pin DATA_CH10\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH10[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 248 608 792 264 "DATA_CH10" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH11\[9\] " "Pin DATA_CH11\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH11[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 264 608 792 280 "DATA_CH11" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH11[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH11\[8\] " "Pin DATA_CH11\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH11[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 264 608 792 280 "DATA_CH11" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH11[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH11\[7\] " "Pin DATA_CH11\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH11[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 264 608 792 280 "DATA_CH11" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH11[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH11\[6\] " "Pin DATA_CH11\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH11[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 264 608 792 280 "DATA_CH11" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH11[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH11\[5\] " "Pin DATA_CH11\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH11[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 264 608 792 280 "DATA_CH11" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH11[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH11\[4\] " "Pin DATA_CH11\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH11[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 264 608 792 280 "DATA_CH11" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH11[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH11\[3\] " "Pin DATA_CH11\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH11[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 264 608 792 280 "DATA_CH11" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH11[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH11\[2\] " "Pin DATA_CH11\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH11[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 264 608 792 280 "DATA_CH11" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH11[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH11\[1\] " "Pin DATA_CH11\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH11[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 264 608 792 280 "DATA_CH11" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH11[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH11\[0\] " "Pin DATA_CH11\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH11[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 264 608 792 280 "DATA_CH11" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH11[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH12\[9\] " "Pin DATA_CH12\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH12[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 280 608 792 296 "DATA_CH12" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH12[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH12\[8\] " "Pin DATA_CH12\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH12[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 280 608 792 296 "DATA_CH12" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH12[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH12\[7\] " "Pin DATA_CH12\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH12[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 280 608 792 296 "DATA_CH12" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH12[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH12\[6\] " "Pin DATA_CH12\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH12[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 280 608 792 296 "DATA_CH12" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH12[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH12\[5\] " "Pin DATA_CH12\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH12[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 280 608 792 296 "DATA_CH12" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH12[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH12\[4\] " "Pin DATA_CH12\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH12[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 280 608 792 296 "DATA_CH12" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH12[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH12\[3\] " "Pin DATA_CH12\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH12[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 280 608 792 296 "DATA_CH12" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH12[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH12\[2\] " "Pin DATA_CH12\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH12[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 280 608 792 296 "DATA_CH12" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH12[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH12\[1\] " "Pin DATA_CH12\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH12[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 280 608 792 296 "DATA_CH12" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH12[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH12\[0\] " "Pin DATA_CH12\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH12[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 280 608 792 296 "DATA_CH12" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH12[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH13\[9\] " "Pin DATA_CH13\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH13[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 296 608 792 312 "DATA_CH13" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH13[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH13\[8\] " "Pin DATA_CH13\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH13[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 296 608 792 312 "DATA_CH13" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH13[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH13\[7\] " "Pin DATA_CH13\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH13[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 296 608 792 312 "DATA_CH13" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH13[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH13\[6\] " "Pin DATA_CH13\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH13[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 296 608 792 312 "DATA_CH13" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH13[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH13\[5\] " "Pin DATA_CH13\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH13[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 296 608 792 312 "DATA_CH13" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH13[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH13\[4\] " "Pin DATA_CH13\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH13[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 296 608 792 312 "DATA_CH13" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH13[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH13\[3\] " "Pin DATA_CH13\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH13[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 296 608 792 312 "DATA_CH13" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH13[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH13\[2\] " "Pin DATA_CH13\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH13[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 296 608 792 312 "DATA_CH13" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH13[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH13\[1\] " "Pin DATA_CH13\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH13[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 296 608 792 312 "DATA_CH13" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH13[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH13\[0\] " "Pin DATA_CH13\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH13[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 296 608 792 312 "DATA_CH13" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH13[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH14\[9\] " "Pin DATA_CH14\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH14[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 312 608 792 328 "DATA_CH14" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH14[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH14\[8\] " "Pin DATA_CH14\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH14[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 312 608 792 328 "DATA_CH14" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH14[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH14\[7\] " "Pin DATA_CH14\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH14[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 312 608 792 328 "DATA_CH14" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH14[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH14\[6\] " "Pin DATA_CH14\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH14[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 312 608 792 328 "DATA_CH14" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH14[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH14\[5\] " "Pin DATA_CH14\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH14[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 312 608 792 328 "DATA_CH14" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH14[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH14\[4\] " "Pin DATA_CH14\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH14[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 312 608 792 328 "DATA_CH14" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH14[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH14\[3\] " "Pin DATA_CH14\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH14[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 312 608 792 328 "DATA_CH14" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH14[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH14\[2\] " "Pin DATA_CH14\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH14[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 312 608 792 328 "DATA_CH14" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH14[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH14\[1\] " "Pin DATA_CH14\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH14[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 312 608 792 328 "DATA_CH14" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH14[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH14\[0\] " "Pin DATA_CH14\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH14[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 312 608 792 328 "DATA_CH14" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH14[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH15\[9\] " "Pin DATA_CH15\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH15[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 328 608 792 344 "DATA_CH15" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH15[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH15\[8\] " "Pin DATA_CH15\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH15[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 328 608 792 344 "DATA_CH15" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH15[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH15\[7\] " "Pin DATA_CH15\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH15[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 328 608 792 344 "DATA_CH15" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH15[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH15\[6\] " "Pin DATA_CH15\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH15[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 328 608 792 344 "DATA_CH15" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH15[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH15\[5\] " "Pin DATA_CH15\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH15[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 328 608 792 344 "DATA_CH15" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH15[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH15\[4\] " "Pin DATA_CH15\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH15[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 328 608 792 344 "DATA_CH15" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH15[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH15\[3\] " "Pin DATA_CH15\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH15[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 328 608 792 344 "DATA_CH15" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH15[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH15\[2\] " "Pin DATA_CH15\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH15[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 328 608 792 344 "DATA_CH15" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH15[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH15\[1\] " "Pin DATA_CH15\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH15[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 328 608 792 344 "DATA_CH15" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH15[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH15\[0\] " "Pin DATA_CH15\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH15[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 328 608 792 344 "DATA_CH15" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH15[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH16\[9\] " "Pin DATA_CH16\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH16[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 344 608 792 360 "DATA_CH16" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH16[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH16\[8\] " "Pin DATA_CH16\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH16[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 344 608 792 360 "DATA_CH16" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH16[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH16\[7\] " "Pin DATA_CH16\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH16[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 344 608 792 360 "DATA_CH16" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH16[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH16\[6\] " "Pin DATA_CH16\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH16[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 344 608 792 360 "DATA_CH16" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH16[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH16\[5\] " "Pin DATA_CH16\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH16[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 344 608 792 360 "DATA_CH16" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH16[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH16\[4\] " "Pin DATA_CH16\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH16[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 344 608 792 360 "DATA_CH16" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH16[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH16\[3\] " "Pin DATA_CH16\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH16[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 344 608 792 360 "DATA_CH16" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH16[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH16\[2\] " "Pin DATA_CH16\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH16[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 344 608 792 360 "DATA_CH16" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH16[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH16\[1\] " "Pin DATA_CH16\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH16[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 344 608 792 360 "DATA_CH16" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH16[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CH16\[0\] " "Pin DATA_CH16\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CH16[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 344 608 792 360 "DATA_CH16" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CH16[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CTR\[9\] " "Pin DATA_CTR\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CTR[9] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 88 608 786 104 "DATA_CTR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CTR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CTR\[8\] " "Pin DATA_CTR\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CTR[8] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 88 608 786 104 "DATA_CTR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CTR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CTR\[7\] " "Pin DATA_CTR\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CTR[7] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 88 608 786 104 "DATA_CTR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CTR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CTR\[6\] " "Pin DATA_CTR\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CTR[6] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 88 608 786 104 "DATA_CTR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CTR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CTR\[5\] " "Pin DATA_CTR\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CTR[5] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 88 608 786 104 "DATA_CTR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CTR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CTR\[4\] " "Pin DATA_CTR\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CTR[4] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 88 608 786 104 "DATA_CTR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CTR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CTR\[3\] " "Pin DATA_CTR\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CTR[3] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 88 608 786 104 "DATA_CTR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CTR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CTR\[2\] " "Pin DATA_CTR\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CTR[2] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 88 608 786 104 "DATA_CTR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CTR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CTR\[1\] " "Pin DATA_CTR\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CTR[1] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 88 608 786 104 "DATA_CTR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CTR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CTR\[0\] " "Pin DATA_CTR\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_CTR[0] } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 88 608 786 104 "DATA_CTR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_CTR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARESET " "Pin ARESET not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ARESET } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 72 112 280 88 "ARESET" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_CLK " "Pin LVDS_CLK not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_CLK } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 88 112 280 104 "LVDS_CLK" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464697710596 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1464697710596 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de2_cyclone2.sdc " "Synopsys Design Constraints File file not found: 'de2_cyclone2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1464697710972 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1464697710973 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1464697710982 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1464697710983 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1464697710996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_1) " "Automatically promoted node lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464697711074 ""}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 2535 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lvds_decoder:inst|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464697711074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464697711075 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464697711075 ""}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 2535 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_decoder:inst\|altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lvds_decoder:inst|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464697711075 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARESET (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node ARESET (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464697711075 ""}  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ARESET } } } { "tb_lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/tb_lvds_decoder.bdf" { { 72 112 280 88 "ARESET" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464697711075 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1464697711323 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464697711326 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464697711326 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464697711330 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464697711334 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1464697711336 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1464697711336 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1464697711338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1464697711409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1464697711412 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464697711412 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "170 unused 3.3V 0 170 0 " "Number of I/O pins in group: 170 (unused VREF, 3.3V VCCIO, 0 input, 170 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1464697711436 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1464697711436 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1464697711436 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 2 62 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464697711438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 37 22 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 37 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464697711438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464697711438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464697711438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464697711438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464697711438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464697711438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464697711438 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1464697711438 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1464697711438 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464697711637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464697713691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464697714172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464697714198 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464697723047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464697723047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464697723265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1464697724907 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464697724907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464697726009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1464697726013 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464697726013 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1464697726065 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464697726071 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "171 " "Found 171 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CLK 0 " "Pin \"DATA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH01\[9\] 0 " "Pin \"DATA_CH01\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH01\[8\] 0 " "Pin \"DATA_CH01\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH01\[7\] 0 " "Pin \"DATA_CH01\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH01\[6\] 0 " "Pin \"DATA_CH01\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH01\[5\] 0 " "Pin \"DATA_CH01\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH01\[4\] 0 " "Pin \"DATA_CH01\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH01\[3\] 0 " "Pin \"DATA_CH01\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH01\[2\] 0 " "Pin \"DATA_CH01\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH01\[1\] 0 " "Pin \"DATA_CH01\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH01\[0\] 0 " "Pin \"DATA_CH01\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH02\[9\] 0 " "Pin \"DATA_CH02\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH02\[8\] 0 " "Pin \"DATA_CH02\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH02\[7\] 0 " "Pin \"DATA_CH02\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH02\[6\] 0 " "Pin \"DATA_CH02\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH02\[5\] 0 " "Pin \"DATA_CH02\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH02\[4\] 0 " "Pin \"DATA_CH02\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH02\[3\] 0 " "Pin \"DATA_CH02\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH02\[2\] 0 " "Pin \"DATA_CH02\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH02\[1\] 0 " "Pin \"DATA_CH02\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH02\[0\] 0 " "Pin \"DATA_CH02\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH03\[9\] 0 " "Pin \"DATA_CH03\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH03\[8\] 0 " "Pin \"DATA_CH03\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH03\[7\] 0 " "Pin \"DATA_CH03\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH03\[6\] 0 " "Pin \"DATA_CH03\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH03\[5\] 0 " "Pin \"DATA_CH03\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH03\[4\] 0 " "Pin \"DATA_CH03\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH03\[3\] 0 " "Pin \"DATA_CH03\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH03\[2\] 0 " "Pin \"DATA_CH03\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH03\[1\] 0 " "Pin \"DATA_CH03\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH03\[0\] 0 " "Pin \"DATA_CH03\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH04\[9\] 0 " "Pin \"DATA_CH04\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH04\[8\] 0 " "Pin \"DATA_CH04\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH04\[7\] 0 " "Pin \"DATA_CH04\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH04\[6\] 0 " "Pin \"DATA_CH04\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH04\[5\] 0 " "Pin \"DATA_CH04\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH04\[4\] 0 " "Pin \"DATA_CH04\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH04\[3\] 0 " "Pin \"DATA_CH04\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH04\[2\] 0 " "Pin \"DATA_CH04\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH04\[1\] 0 " "Pin \"DATA_CH04\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH04\[0\] 0 " "Pin \"DATA_CH04\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH05\[9\] 0 " "Pin \"DATA_CH05\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH05\[8\] 0 " "Pin \"DATA_CH05\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH05\[7\] 0 " "Pin \"DATA_CH05\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH05\[6\] 0 " "Pin \"DATA_CH05\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH05\[5\] 0 " "Pin \"DATA_CH05\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH05\[4\] 0 " "Pin \"DATA_CH05\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH05\[3\] 0 " "Pin \"DATA_CH05\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH05\[2\] 0 " "Pin \"DATA_CH05\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH05\[1\] 0 " "Pin \"DATA_CH05\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH05\[0\] 0 " "Pin \"DATA_CH05\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH06\[9\] 0 " "Pin \"DATA_CH06\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH06\[8\] 0 " "Pin \"DATA_CH06\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH06\[7\] 0 " "Pin \"DATA_CH06\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH06\[6\] 0 " "Pin \"DATA_CH06\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH06\[5\] 0 " "Pin \"DATA_CH06\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH06\[4\] 0 " "Pin \"DATA_CH06\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH06\[3\] 0 " "Pin \"DATA_CH06\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH06\[2\] 0 " "Pin \"DATA_CH06\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH06\[1\] 0 " "Pin \"DATA_CH06\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH06\[0\] 0 " "Pin \"DATA_CH06\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH07\[9\] 0 " "Pin \"DATA_CH07\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH07\[8\] 0 " "Pin \"DATA_CH07\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH07\[7\] 0 " "Pin \"DATA_CH07\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH07\[6\] 0 " "Pin \"DATA_CH07\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH07\[5\] 0 " "Pin \"DATA_CH07\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH07\[4\] 0 " "Pin \"DATA_CH07\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH07\[3\] 0 " "Pin \"DATA_CH07\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH07\[2\] 0 " "Pin \"DATA_CH07\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH07\[1\] 0 " "Pin \"DATA_CH07\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH07\[0\] 0 " "Pin \"DATA_CH07\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH08\[9\] 0 " "Pin \"DATA_CH08\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH08\[8\] 0 " "Pin \"DATA_CH08\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH08\[7\] 0 " "Pin \"DATA_CH08\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH08\[6\] 0 " "Pin \"DATA_CH08\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH08\[5\] 0 " "Pin \"DATA_CH08\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH08\[4\] 0 " "Pin \"DATA_CH08\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH08\[3\] 0 " "Pin \"DATA_CH08\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH08\[2\] 0 " "Pin \"DATA_CH08\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH08\[1\] 0 " "Pin \"DATA_CH08\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH08\[0\] 0 " "Pin \"DATA_CH08\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH09\[9\] 0 " "Pin \"DATA_CH09\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH09\[8\] 0 " "Pin \"DATA_CH09\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH09\[7\] 0 " "Pin \"DATA_CH09\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH09\[6\] 0 " "Pin \"DATA_CH09\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH09\[5\] 0 " "Pin \"DATA_CH09\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH09\[4\] 0 " "Pin \"DATA_CH09\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH09\[3\] 0 " "Pin \"DATA_CH09\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH09\[2\] 0 " "Pin \"DATA_CH09\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH09\[1\] 0 " "Pin \"DATA_CH09\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH09\[0\] 0 " "Pin \"DATA_CH09\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH10\[9\] 0 " "Pin \"DATA_CH10\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH10\[8\] 0 " "Pin \"DATA_CH10\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH10\[7\] 0 " "Pin \"DATA_CH10\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH10\[6\] 0 " "Pin \"DATA_CH10\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH10\[5\] 0 " "Pin \"DATA_CH10\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH10\[4\] 0 " "Pin \"DATA_CH10\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH10\[3\] 0 " "Pin \"DATA_CH10\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH10\[2\] 0 " "Pin \"DATA_CH10\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH10\[1\] 0 " "Pin \"DATA_CH10\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH10\[0\] 0 " "Pin \"DATA_CH10\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH11\[9\] 0 " "Pin \"DATA_CH11\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH11\[8\] 0 " "Pin \"DATA_CH11\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH11\[7\] 0 " "Pin \"DATA_CH11\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH11\[6\] 0 " "Pin \"DATA_CH11\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH11\[5\] 0 " "Pin \"DATA_CH11\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH11\[4\] 0 " "Pin \"DATA_CH11\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH11\[3\] 0 " "Pin \"DATA_CH11\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH11\[2\] 0 " "Pin \"DATA_CH11\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH11\[1\] 0 " "Pin \"DATA_CH11\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH11\[0\] 0 " "Pin \"DATA_CH11\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH12\[9\] 0 " "Pin \"DATA_CH12\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH12\[8\] 0 " "Pin \"DATA_CH12\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH12\[7\] 0 " "Pin \"DATA_CH12\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH12\[6\] 0 " "Pin \"DATA_CH12\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH12\[5\] 0 " "Pin \"DATA_CH12\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH12\[4\] 0 " "Pin \"DATA_CH12\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH12\[3\] 0 " "Pin \"DATA_CH12\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH12\[2\] 0 " "Pin \"DATA_CH12\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH12\[1\] 0 " "Pin \"DATA_CH12\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH12\[0\] 0 " "Pin \"DATA_CH12\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH13\[9\] 0 " "Pin \"DATA_CH13\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH13\[8\] 0 " "Pin \"DATA_CH13\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH13\[7\] 0 " "Pin \"DATA_CH13\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH13\[6\] 0 " "Pin \"DATA_CH13\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH13\[5\] 0 " "Pin \"DATA_CH13\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH13\[4\] 0 " "Pin \"DATA_CH13\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH13\[3\] 0 " "Pin \"DATA_CH13\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH13\[2\] 0 " "Pin \"DATA_CH13\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH13\[1\] 0 " "Pin \"DATA_CH13\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH13\[0\] 0 " "Pin \"DATA_CH13\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH14\[9\] 0 " "Pin \"DATA_CH14\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH14\[8\] 0 " "Pin \"DATA_CH14\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH14\[7\] 0 " "Pin \"DATA_CH14\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH14\[6\] 0 " "Pin \"DATA_CH14\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH14\[5\] 0 " "Pin \"DATA_CH14\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH14\[4\] 0 " "Pin \"DATA_CH14\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH14\[3\] 0 " "Pin \"DATA_CH14\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH14\[2\] 0 " "Pin \"DATA_CH14\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH14\[1\] 0 " "Pin \"DATA_CH14\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH14\[0\] 0 " "Pin \"DATA_CH14\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH15\[9\] 0 " "Pin \"DATA_CH15\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH15\[8\] 0 " "Pin \"DATA_CH15\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH15\[7\] 0 " "Pin \"DATA_CH15\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH15\[6\] 0 " "Pin \"DATA_CH15\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH15\[5\] 0 " "Pin \"DATA_CH15\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH15\[4\] 0 " "Pin \"DATA_CH15\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH15\[3\] 0 " "Pin \"DATA_CH15\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH15\[2\] 0 " "Pin \"DATA_CH15\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH15\[1\] 0 " "Pin \"DATA_CH15\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH15\[0\] 0 " "Pin \"DATA_CH15\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH16\[9\] 0 " "Pin \"DATA_CH16\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH16\[8\] 0 " "Pin \"DATA_CH16\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH16\[7\] 0 " "Pin \"DATA_CH16\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH16\[6\] 0 " "Pin \"DATA_CH16\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH16\[5\] 0 " "Pin \"DATA_CH16\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH16\[4\] 0 " "Pin \"DATA_CH16\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH16\[3\] 0 " "Pin \"DATA_CH16\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH16\[2\] 0 " "Pin \"DATA_CH16\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH16\[1\] 0 " "Pin \"DATA_CH16\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CH16\[0\] 0 " "Pin \"DATA_CH16\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CTR\[9\] 0 " "Pin \"DATA_CTR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CTR\[8\] 0 " "Pin \"DATA_CTR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CTR\[7\] 0 " "Pin \"DATA_CTR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CTR\[6\] 0 " "Pin \"DATA_CTR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CTR\[5\] 0 " "Pin \"DATA_CTR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CTR\[4\] 0 " "Pin \"DATA_CTR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CTR\[3\] 0 " "Pin \"DATA_CTR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CTR\[2\] 0 " "Pin \"DATA_CTR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CTR\[1\] 0 " "Pin \"DATA_CTR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_CTR\[0\] 0 " "Pin \"DATA_CTR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464697726105 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1464697726105 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464697726488 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464697726593 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464697726948 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464697727548 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1464697727883 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1464697727886 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/output_files/de2_cyclone2.fit.smsg " "Generated suppressed messages file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/output_files/de2_cyclone2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464697728262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "835 " "Peak virtual memory: 835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464697728797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 14:28:48 2016 " "Processing ended: Tue May 31 14:28:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464697728797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464697728797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464697728797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464697728797 ""}
