# riscvCPU
5 stage pipelined risc-v cpu 

## Stages

### Instruction Fetch

### Instruction Decode

### Execution

### Read memory

### Write memory
