{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 00:19:04 2017 " "Info: Processing started: Mon Oct 16 00:19:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off COADEXP1 -c COADEXP1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP1 -c COADEXP1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CTCLK " "Info: Assuming node \"CTCLK\" is an undefined clock" {  } { { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 344 320 488 360 "CTCLK" "" } } } } { "f:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CTCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CTCLK register register 74161:inst1\|f74161:sub\|9 74161:inst1\|f74161:sub\|110 340.02 MHz Internal " "Info: Clock \"CTCLK\" Internal fmax is restricted to 340.02 MHz between source register \"74161:inst1\|f74161:sub\|9\" and destination register \"74161:inst1\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.084 ns + Longest register register " "Info: + Longest register to register delay is 2.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|9 1 REG LCFF_X25_Y1_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 0.818 ns 74161:inst1\|f74161:sub\|96~10 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(0.448 ns) + CELL(0.370 ns) = 0.818 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = '74161:inst1\|f74161:sub\|96~10'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|96~10 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 552 224 288 592 "96" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.206 ns) 1.411 ns 74161:inst1\|f74161:sub\|109~106 3 COMB LCCOMB_X25_Y1_N18 1 " "Info: 3: + IC(0.387 ns) + CELL(0.206 ns) = 1.411 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|109~106'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { 74161:inst1|f74161:sub|96~10 74161:inst1|f74161:sub|109~106 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 1.976 ns 74161:inst1\|f74161:sub\|109~107 4 COMB LCCOMB_X25_Y1_N22 1 " "Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 1.976 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|109~107'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { 74161:inst1|f74161:sub|109~106 74161:inst1|f74161:sub|109~107 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.084 ns 74161:inst1\|f74161:sub\|110 5 REG LCFF_X25_Y1_N23 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.084 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst1|f74161:sub|109~107 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.890 ns ( 42.71 % ) " "Info: Total cell delay = 0.890 ns ( 42.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.194 ns ( 57.29 % ) " "Info: Total interconnect delay = 1.194 ns ( 57.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|96~10 74161:inst1|f74161:sub|109~106 74161:inst1|f74161:sub|109~107 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.084 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst1|f74161:sub|96~10 {} 74161:inst1|f74161:sub|109~106 {} 74161:inst1|f74161:sub|109~107 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.448ns 0.387ns 0.359ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CTCLK destination 2.878 ns + Shortest register " "Info: + Shortest clock path from clock \"CTCLK\" to destination register is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CTCLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CTCLK'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTCLK } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 344 320 488 360 "CTCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CTCLK~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'CTCLK~clkctrl'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CTCLK CTCLK~clkctrl } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 344 320 488 360 "CTCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 2.878 ns 74161:inst1\|f74161:sub\|110 3 REG LCFF_X25_Y1_N23 3 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { CTCLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.10 % ) " "Info: Total cell delay = 1.816 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.062 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CTCLK CTCLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CTCLK {} CTCLK~combout {} CTCLK~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CTCLK source 2.878 ns - Longest register " "Info: - Longest clock path from clock \"CTCLK\" to source register is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CTCLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CTCLK'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTCLK } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 344 320 488 360 "CTCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CTCLK~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'CTCLK~clkctrl'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CTCLK CTCLK~clkctrl } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 344 320 488 360 "CTCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 2.878 ns 74161:inst1\|f74161:sub\|9 3 REG LCFF_X25_Y1_N9 5 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X25_Y1_N9; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { CTCLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.10 % ) " "Info: Total cell delay = 1.816 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.062 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CTCLK CTCLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CTCLK {} CTCLK~combout {} CTCLK~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CTCLK CTCLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CTCLK {} CTCLK~combout {} CTCLK~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CTCLK CTCLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CTCLK {} CTCLK~combout {} CTCLK~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|96~10 74161:inst1|f74161:sub|109~106 74161:inst1|f74161:sub|109~107 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.084 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst1|f74161:sub|96~10 {} 74161:inst1|f74161:sub|109~106 {} 74161:inst1|f74161:sub|109~107 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.448ns 0.387ns 0.359ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } } { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CTCLK CTCLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CTCLK {} CTCLK~combout {} CTCLK~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CTCLK CTCLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CTCLK {} CTCLK~combout {} CTCLK~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst1|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74161:inst1\|f74161:sub\|110 CTENP CTCLK 5.667 ns register " "Info: tsu for register \"74161:inst1\|f74161:sub\|110\" (data pin = \"CTENP\", clock pin = \"CTCLK\") is 5.667 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.585 ns + Longest pin register " "Info: + Longest pin to register delay is 8.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CTENP 1 PIN PIN_81 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 3; PIN Node = 'CTENP'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTENP } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 304 320 488 320 "CTENP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.756 ns) + CELL(0.589 ns) 7.319 ns 74161:inst1\|f74161:sub\|96~10 2 COMB LCCOMB_X25_Y1_N0 2 " "Info: 2: + IC(5.756 ns) + CELL(0.589 ns) = 7.319 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = '74161:inst1\|f74161:sub\|96~10'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { CTENP 74161:inst1|f74161:sub|96~10 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 552 224 288 592 "96" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.206 ns) 7.912 ns 74161:inst1\|f74161:sub\|109~106 3 COMB LCCOMB_X25_Y1_N18 1 " "Info: 3: + IC(0.387 ns) + CELL(0.206 ns) = 7.912 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|109~106'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { 74161:inst1|f74161:sub|96~10 74161:inst1|f74161:sub|109~106 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 8.477 ns 74161:inst1\|f74161:sub\|109~107 4 COMB LCCOMB_X25_Y1_N22 1 " "Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 8.477 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|109~107'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { 74161:inst1|f74161:sub|109~106 74161:inst1|f74161:sub|109~107 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.585 ns 74161:inst1\|f74161:sub\|110 5 REG LCFF_X25_Y1_N23 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 8.585 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst1|f74161:sub|109~107 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.083 ns ( 24.26 % ) " "Info: Total cell delay = 2.083 ns ( 24.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.502 ns ( 75.74 % ) " "Info: Total interconnect delay = 6.502 ns ( 75.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.585 ns" { CTENP 74161:inst1|f74161:sub|96~10 74161:inst1|f74161:sub|109~106 74161:inst1|f74161:sub|109~107 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.585 ns" { CTENP {} CTENP~combout {} 74161:inst1|f74161:sub|96~10 {} 74161:inst1|f74161:sub|109~106 {} 74161:inst1|f74161:sub|109~107 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 5.756ns 0.387ns 0.359ns 0.000ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CTCLK destination 2.878 ns - Shortest register " "Info: - Shortest clock path from clock \"CTCLK\" to destination register is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CTCLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CTCLK'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTCLK } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 344 320 488 360 "CTCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CTCLK~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'CTCLK~clkctrl'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CTCLK CTCLK~clkctrl } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 344 320 488 360 "CTCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 2.878 ns 74161:inst1\|f74161:sub\|110 3 REG LCFF_X25_Y1_N23 3 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { CTCLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.10 % ) " "Info: Total cell delay = 1.816 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.062 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CTCLK CTCLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CTCLK {} CTCLK~combout {} CTCLK~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.585 ns" { CTENP 74161:inst1|f74161:sub|96~10 74161:inst1|f74161:sub|109~106 74161:inst1|f74161:sub|109~107 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.585 ns" { CTENP {} CTENP~combout {} 74161:inst1|f74161:sub|96~10 {} 74161:inst1|f74161:sub|109~106 {} 74161:inst1|f74161:sub|109~107 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 5.756ns 0.387ns 0.359ns 0.000ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.206ns 0.108ns } "" } } { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CTCLK CTCLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CTCLK {} CTCLK~combout {} CTCLK~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CTCLK CTRCO 74161:inst1\|f74161:sub\|87 12.585 ns register " "Info: tco from clock \"CTCLK\" to destination pin \"CTRCO\" through register \"74161:inst1\|f74161:sub\|87\" is 12.585 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CTCLK source 2.878 ns + Longest register " "Info: + Longest clock path from clock \"CTCLK\" to source register is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CTCLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CTCLK'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTCLK } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 344 320 488 360 "CTCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CTCLK~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'CTCLK~clkctrl'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CTCLK CTCLK~clkctrl } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 344 320 488 360 "CTCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 2.878 ns 74161:inst1\|f74161:sub\|87 3 REG LCFF_X25_Y1_N11 4 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X25_Y1_N11; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { CTCLK~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.10 % ) " "Info: Total cell delay = 1.816 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.062 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CTCLK CTCLK~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CTCLK {} CTCLK~combout {} CTCLK~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.403 ns + Longest register pin " "Info: + Longest register to pin delay is 9.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|87 1 REG LCFF_X25_Y1_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N11; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.589 ns) 1.335 ns 74161:inst1\|f74161:sub\|104~33 2 COMB LCCOMB_X25_Y1_N24 1 " "Info: 2: + IC(0.746 ns) + CELL(0.589 ns) = 1.335 ns; Loc. = LCCOMB_X25_Y1_N24; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|104~33'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|104~33 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.370 ns) 2.740 ns 74161:inst1\|f74161:sub\|104~34 3 COMB LCCOMB_X25_Y1_N26 1 " "Info: 3: + IC(1.035 ns) + CELL(0.370 ns) = 2.740 ns; Loc. = LCCOMB_X25_Y1_N26; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|104~34'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { 74161:inst1|f74161:sub|104~33 74161:inst1|f74161:sub|104~34 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.377 ns) + CELL(3.286 ns) 9.403 ns CTRCO 4 PIN PIN_161 0 " "Info: 4: + IC(3.377 ns) + CELL(3.286 ns) = 9.403 ns; Loc. = PIN_161; Fanout = 0; PIN Node = 'CTRCO'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.663 ns" { 74161:inst1|f74161:sub|104~34 CTRCO } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 304 608 784 320 "CTRCO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.245 ns ( 45.15 % ) " "Info: Total cell delay = 4.245 ns ( 45.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.158 ns ( 54.85 % ) " "Info: Total interconnect delay = 5.158 ns ( 54.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.403 ns" { 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|104~33 74161:inst1|f74161:sub|104~34 CTRCO } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.403 ns" { 74161:inst1|f74161:sub|87 {} 74161:inst1|f74161:sub|104~33 {} 74161:inst1|f74161:sub|104~34 {} CTRCO {} } { 0.000ns 0.746ns 1.035ns 3.377ns } { 0.000ns 0.589ns 0.370ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CTCLK CTCLK~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CTCLK {} CTCLK~combout {} CTCLK~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.403 ns" { 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|104~33 74161:inst1|f74161:sub|104~34 CTRCO } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.403 ns" { 74161:inst1|f74161:sub|87 {} 74161:inst1|f74161:sub|104~33 {} 74161:inst1|f74161:sub|104~34 {} CTRCO {} } { 0.000ns 0.746ns 1.035ns 3.377ns } { 0.000ns 0.589ns 0.370ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "38G1 38Y1N 14.119 ns Longest " "Info: Longest tpd from source pin \"38G1\" to destination pin \"38Y1N\" is 14.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns 38G1 1 PIN PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 1; PIN Node = '38G1'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 38G1 } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 520 328 496 536 "38G1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.661 ns) + CELL(0.624 ns) 8.279 ns 74138:inst2\|1~34 2 COMB LCCOMB_X2_Y2_N8 8 " "Info: 2: + IC(6.661 ns) + CELL(0.624 ns) = 8.279 ns; Loc. = LCCOMB_X2_Y2_N8; Fanout = 8; COMB Node = '74138:inst2\|1~34'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { 38G1 74138:inst2|1~34 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/74138.bdf" { { 176 272 336 216 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.539 ns) 9.238 ns 74138:inst2\|16 3 COMB LCCOMB_X2_Y2_N28 1 " "Info: 3: + IC(0.420 ns) + CELL(0.539 ns) = 9.238 ns; Loc. = LCCOMB_X2_Y2_N28; Fanout = 1; COMB Node = '74138:inst2\|16'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { 74138:inst2|1~34 74138:inst2|16 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(3.096 ns) 14.119 ns 38Y1N 4 PIN PIN_35 0 " "Info: 4: + IC(1.785 ns) + CELL(3.096 ns) = 14.119 ns; Loc. = PIN_35; Fanout = 0; PIN Node = '38Y1N'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { 74138:inst2|16 38Y1N } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 472 944 1120 488 "38Y1N" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.253 ns ( 37.21 % ) " "Info: Total cell delay = 5.253 ns ( 37.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.866 ns ( 62.79 % ) " "Info: Total interconnect delay = 8.866 ns ( 62.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.119 ns" { 38G1 74138:inst2|1~34 74138:inst2|16 38Y1N } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.119 ns" { 38G1 {} 38G1~combout {} 74138:inst2|1~34 {} 74138:inst2|16 {} 38Y1N {} } { 0.000ns 0.000ns 6.661ns 0.420ns 1.785ns } { 0.000ns 0.994ns 0.624ns 0.539ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74161:inst1\|f74161:sub\|99 CTC CTCLK -4.278 ns register " "Info: th for register \"74161:inst1\|f74161:sub\|99\" (data pin = \"CTC\", clock pin = \"CTCLK\") is -4.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CTCLK destination 2.878 ns + Longest register " "Info: + Longest clock path from clock \"CTCLK\" to destination register is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CTCLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CTCLK'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTCLK } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 344 320 488 360 "CTCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CTCLK~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'CTCLK~clkctrl'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CTCLK CTCLK~clkctrl } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 344 320 488 360 "CTCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 2.878 ns 74161:inst1\|f74161:sub\|99 3 REG LCFF_X25_Y1_N13 4 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X25_Y1_N13; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { CTCLK~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.10 % ) " "Info: Total cell delay = 1.816 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.062 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CTCLK CTCLK~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CTCLK {} CTCLK~combout {} CTCLK~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.462 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns CTC 1 PIN PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; PIN Node = 'CTC'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTC } "NODE_NAME" } } { "COADEXP1.bdf" "" { Schematic "D:/大三上资料/课件 真/计算机组成与设计/实验/COADEXP1/COADEXP1.bdf" { { 256 320 488 272 "CTC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.739 ns) + CELL(0.651 ns) 7.354 ns 74161:inst1\|f74161:sub\|102~76 2 COMB LCCOMB_X25_Y1_N12 1 " "Info: 2: + IC(5.739 ns) + CELL(0.651 ns) = 7.354 ns; Loc. = LCCOMB_X25_Y1_N12; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|102~76'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.390 ns" { CTC 74161:inst1|f74161:sub|102~76 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 528 592 584 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.462 ns 74161:inst1\|f74161:sub\|99 3 REG LCFF_X25_Y1_N13 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.462 ns; Loc. = LCFF_X25_Y1_N13; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst1|f74161:sub|102~76 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "f:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 23.09 % ) " "Info: Total cell delay = 1.723 ns ( 23.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.739 ns ( 76.91 % ) " "Info: Total interconnect delay = 5.739 ns ( 76.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.462 ns" { CTC 74161:inst1|f74161:sub|102~76 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.462 ns" { CTC {} CTC~combout {} 74161:inst1|f74161:sub|102~76 {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 5.739ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CTCLK CTCLK~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CTCLK {} CTCLK~combout {} CTCLK~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.462 ns" { CTC 74161:inst1|f74161:sub|102~76 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.462 ns" { CTC {} CTC~combout {} 74161:inst1|f74161:sub|102~76 {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 5.739ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 00:19:05 2017 " "Info: Processing ended: Mon Oct 16 00:19:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
