Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun May 17 17:07:53 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file ControlMenu_control_sets_placed.rpt
| Design       : ControlMenu
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              67 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |              21 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------+----------------------------+------------------+----------------+
|   Clock Signal   |              Enable Signal             |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------+----------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | EnableSignals/Digits/enable_o_reg_0[0] |                            |                2 |              4 |
|  clk_i_IBUF_BUFG | EnableSignals/MovingText/E[0]          | EnableSignals/Digits/rst_i |                1 |              5 |
|  clk_i_IBUF_BUFG | EnableSignals/Digits/dEnable           | EnableSignals/Digits/rst_i |                5 |             16 |
|  clk_i_IBUF_BUFG |                                        | EnableSignals/Digits/rst_i |               21 |             67 |
+------------------+----------------------------------------+----------------------------+------------------+----------------+


