/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] _00_;
  wire [19:0] _01_;
  reg [22:0] _02_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [18:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire [21:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [15:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  reg [5:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [19:0] celloutsig_0_56z;
  wire [5:0] celloutsig_0_57z;
  wire [26:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = !(celloutsig_0_27z ? celloutsig_0_32z : celloutsig_0_11z[4]);
  assign celloutsig_0_32z = !(celloutsig_0_4z[2] ? celloutsig_0_23z[3] : celloutsig_0_23z[5]);
  assign celloutsig_0_42z = ~((celloutsig_0_16z[14] | celloutsig_0_25z) & celloutsig_0_28z[11]);
  assign celloutsig_1_18z = ~((celloutsig_1_7z | celloutsig_1_4z[8]) & celloutsig_1_14z[0]);
  assign celloutsig_0_56z = { celloutsig_0_5z[26:17], _00_[9:3], celloutsig_0_32z, celloutsig_0_50z, celloutsig_0_12z } + { celloutsig_0_39z[6:4], celloutsig_0_0z, _01_[15:0] };
  reg [15:0] _08_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _08_ <= 16'h0000;
    else _08_ <= { in_data[44:30], celloutsig_0_0z };
  assign _01_[15:0] = _08_;
  reg [6:0] _09_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _09_ <= 7'h00;
    else _09_ <= in_data[41:35];
  assign _00_[9:3] = _09_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 23'h000000;
    else _02_ <= { celloutsig_0_2z[5:1], _01_[15:0], celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z[5:1], celloutsig_1_1z } == { celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_21z = _02_[18:12] == { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_27z = { in_data[13:6], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_6z } == { celloutsig_0_22z[7:3], _01_[15:0], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_8z, _00_[9:3] };
  assign celloutsig_0_35z = { celloutsig_0_13z[6:0], celloutsig_0_21z, _00_[9:3], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_26z } === { celloutsig_0_11z[6:0], celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_29z };
  assign celloutsig_0_45z = _02_ === { celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_42z, celloutsig_0_38z, celloutsig_0_19z, celloutsig_0_32z };
  assign celloutsig_0_50z = { celloutsig_0_4z[1:0], celloutsig_0_46z, celloutsig_0_8z, celloutsig_0_32z } === celloutsig_0_33z[9:5];
  assign celloutsig_0_12z = { celloutsig_0_11z[6:5], celloutsig_0_7z, celloutsig_0_8z } === { _00_[9], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_40z = celloutsig_0_16z[18:13] > celloutsig_0_29z;
  assign celloutsig_0_8z = in_data[54:29] > { celloutsig_0_4z[2:1], celloutsig_0_0z, _01_[15:0], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_18z = ! celloutsig_0_2z[4:2];
  assign celloutsig_0_19z = ! { celloutsig_0_3z[2], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_33z = celloutsig_0_30z[10:0] * celloutsig_0_24z[16:6];
  assign celloutsig_0_43z = celloutsig_0_33z[9:4] * { celloutsig_0_13z[5:1], celloutsig_0_38z };
  assign celloutsig_1_2z = in_data[151:149] * { celloutsig_1_0z[2:1], celloutsig_1_1z };
  assign celloutsig_0_26z = _02_[16:14] * { celloutsig_0_11z[6], celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_0_30z = celloutsig_0_5z[11:0] * { celloutsig_0_22z[7:1], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_27z };
  assign celloutsig_0_37z = { _01_[7:6], celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_29z } != { _01_[10:1], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_6z = _01_[12:4] != { _01_[9:2], celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_5z[23:15], celloutsig_0_9z, celloutsig_0_8z } != { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_17z = in_data[9:4] != { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_57z = ~ { celloutsig_0_29z[3:1], celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_20z };
  assign celloutsig_1_3z = ~ celloutsig_1_0z;
  assign celloutsig_1_14z = ~ celloutsig_1_2z;
  assign celloutsig_0_22z = ~ celloutsig_0_11z;
  assign celloutsig_0_28z = ~ { celloutsig_0_11z[7], celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_17z, _00_[9:3], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[107:105] | in_data[126:124];
  assign celloutsig_0_7z = { in_data[57:55], celloutsig_0_6z } | { celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_23z = { celloutsig_0_5z[9:7], celloutsig_0_22z } | { _02_[16:7], celloutsig_0_17z };
  assign celloutsig_0_29z = { celloutsig_0_11z[5:3], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_9z } | _00_[9:4];
  assign celloutsig_0_0z = & in_data[75:63];
  assign celloutsig_1_1z = & in_data[151:149];
  assign celloutsig_0_20z = & { celloutsig_0_3z, in_data[75:63] };
  assign celloutsig_0_46z = | { celloutsig_0_43z, celloutsig_0_45z, celloutsig_0_40z, celloutsig_0_43z };
  assign celloutsig_1_19z = | { in_data[129], celloutsig_1_14z, celloutsig_1_18z };
  assign celloutsig_0_9z = | { _01_[9:2], celloutsig_0_8z };
  assign celloutsig_0_25z = | { celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_3z = in_data[53:51] <<< _01_[6:4];
  assign celloutsig_0_4z = celloutsig_0_2z[2:0] <<< celloutsig_0_3z;
  assign celloutsig_0_11z = celloutsig_0_5z[7:0] <<< in_data[28:21];
  assign celloutsig_0_24z = { _02_[21:19], celloutsig_0_23z, celloutsig_0_11z } <<< { celloutsig_0_2z, _01_[15:0] };
  assign celloutsig_0_39z = celloutsig_0_16z[14:7] ^ { celloutsig_0_7z[1], celloutsig_0_37z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_27z };
  assign celloutsig_0_5z = { celloutsig_0_3z[1:0], _01_[15:0], celloutsig_0_2z, celloutsig_0_4z } ^ { in_data[74:54], celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } ^ { in_data[124:117], celloutsig_1_1z };
  assign celloutsig_0_13z = { celloutsig_0_4z[1], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z } ^ celloutsig_0_5z[9:1];
  assign celloutsig_0_16z = { _02_[17:2], celloutsig_0_3z } ^ { in_data[60:54], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_12z, _00_[9:3] };
  assign celloutsig_0_31z = { celloutsig_0_2z[4:0], celloutsig_0_21z, celloutsig_0_27z } ^ celloutsig_0_24z[7:1];
  always_latch
    if (clkin_data[0]) celloutsig_0_2z = 6'h00;
    else if (clkin_data[64]) celloutsig_0_2z = in_data[65:60];
  assign { _00_[19:10], _00_[2:0] } = { celloutsig_0_5z[26:17], celloutsig_0_32z, celloutsig_0_50z, celloutsig_0_12z };
  assign _01_[19:16] = { celloutsig_0_39z[6:4], celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[51:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
