
*** Running vivado
    with args -log tetris.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tetris.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source tetris.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yi/Workspace/Vivado/KeyboardSampleCode/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top tetris -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2083876
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2327.039 ; gain = 0.000 ; free physical = 2094 ; free virtual = 24223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tetris' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/top.v:19]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/top.v:2]
	Parameter max bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'vga_top' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/vpg_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/graphics.v:33]
	Parameter tile_colors bound to: 108'b111111111111000011011111100010011110111110110000111111010111110010011110111101111000001011101101101110111011 
	Parameter block_tiles bound to: 144'b000000000000000000001111000000000000000101110000000001000111000000000110011000000000001001110000000000110110000000000110001100000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen' (2#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/graphics.v:33]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/yi/Workspace/Vivado/VGASampleCode/demo2/vga.v:6]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HS bound to: 96 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HT bound to: 800 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VS bound to: 2 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VT bound to: 525 - type: integer 
	Parameter hsync_default bound to: 1'b1 
	Parameter vsync_default bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (3#1) [/home/yi/Workspace/Vivado/VGASampleCode/demo2/vga.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [/home/yi/Workspace/Vivado/Tetris/Tetris.runs/synth_1/.Xil/Vivado-2083839-YNB/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (4#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.runs/synth_1/.Xil/Vivado-2083839-YNB/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_top' (5#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/vpg_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'tetris_controller' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/tetris_controller.v:3]
	Parameter block_tiles bound to: 144'b000000000000000000001111000000000000000101110000000001000111000000000000001100110000001001110000000000110110000000000110001100000000000000000000 
	Parameter S_Reset bound to: 4'b0000 
	Parameter S_Menu bound to: 4'b0001 
	Parameter S_GenBlock bound to: 4'b0010 
	Parameter S_Falling bound to: 4'b0011 
	Parameter S_Landing bound to: 4'b0100 
	Parameter S_Dropping bound to: 4'b0101 
	Parameter S_Landed bound to: 4'b0110 
	Parameter S_WaitUpdate bound to: 4'b0111 
	Parameter S_ClearLineAni bound to: 4'b1000 
	Parameter S_ClearLines bound to: 4'b1001 
	Parameter S_Waiting bound to: 4'b1010 
	Parameter S_GameOver bound to: 4'b1011 
INFO: [Synth 8-6157] synthesizing module 'onepulse' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/imports/lab8_template/onepulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (6#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/imports/lab8_template/onepulse.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/lfsr.v:2]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (7#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/lfsr.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/yi/Workspace/Vivado/Tetris/Tetris.runs/synth_1/.Xil/Vivado-2083839-YNB/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (8#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.runs/synth_1/.Xil/Vivado-2083839-YNB/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'block_reader' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/tetris_controller.v:605]
INFO: [Synth 8-6155] done synthesizing module 'block_reader' (9#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/tetris_controller.v:605]
INFO: [Synth 8-6157] synthesizing module 'rotation_translation' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/tetris_controller.v:524]
	Parameter block_tiles bound to: 144'b000000000000000000001111000000000000000101110000000001000111000000000000001100110000001001110000000000110110000000000110001100000000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/tetris_controller.v:547]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/tetris_controller.v:562]
INFO: [Synth 8-6155] done synthesizing module 'rotation_translation' (10#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/tetris_controller.v:524]
INFO: [Synth 8-6157] synthesizing module 'collision_check' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/tetris_controller.v:580]
INFO: [Synth 8-6155] done synthesizing module 'collision_check' (11#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/tetris_controller.v:580]
INFO: [Synth 8-6157] synthesizing module 'super_rotating_system' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/srs.v:2]
INFO: [Synth 8-6155] done synthesizing module 'super_rotating_system' (12#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/srs.v:2]
INFO: [Synth 8-6157] synthesizing module 'whole_line' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/tetris_controller.v:646]
INFO: [Synth 8-6155] done synthesizing module 'whole_line' (13#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/tetris_controller.v:646]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/tetris_controller.v:267]
INFO: [Synth 8-6155] done synthesizing module 'tetris_controller' (14#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/tetris_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'keypress_controller' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/keyboard_controller.v:62]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/imports/lab8_template/keyboard_decoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [/home/yi/Workspace/Vivado/Tetris/Tetris.runs/synth_1/.Xil/Vivado-2083839-YNB/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (15#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.runs/synth_1/.Xil/Vivado-2083839-YNB/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/imports/lab8_template/keyboard_decoder.v:64]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (16#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/imports/lab8_template/keyboard_decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'hold_pulses' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/keyboard_controller.v:2]
	Parameter hold_time bound to: 4375000 - type: integer 
	Parameter trigger_interval bound to: 937500 - type: integer 
	Parameter S_Idle bound to: 0 - type: integer 
	Parameter S_Holding bound to: 1 - type: integer 
	Parameter S_Triggered bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hold_pulses' (17#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/keyboard_controller.v:2]
INFO: [Synth 8-6157] synthesizing module 'hold_pulses__parameterized0' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/keyboard_controller.v:2]
	Parameter hold_time bound to: 0 - type: integer 
	Parameter trigger_interval bound to: 937500 - type: integer 
	Parameter S_Idle bound to: 0 - type: integer 
	Parameter S_Holding bound to: 1 - type: integer 
	Parameter S_Triggered bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hold_pulses__parameterized0' (17#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/keyboard_controller.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/keyboard_controller.v:143]
INFO: [Synth 8-6155] done synthesizing module 'keypress_controller' (18#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/keyboard_controller.v:62]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/seven_seg_controller.v:2]
INFO: [Synth 8-226] default block is never used [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/seven_seg_controller.v:37]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (19#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/seven_seg_controller.v:2]
INFO: [Synth 8-6157] synthesizing module 'music' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/music.v:36]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/imports/lab8_template/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (20#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/imports/lab8_template/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_30ms_onepulse' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/music.v:20]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_30ms_onepulse' (21#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/music.v:20]
INFO: [Synth 8-6157] synthesizing module 'player_control' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/music.v:137]
	Parameter LEN bound to: 3584 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'player_control' (22#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/music.v:137]
INFO: [Synth 8-6157] synthesizing module 'music_example' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/music.v:371]
INFO: [Synth 8-6155] done synthesizing module 'music_example' (23#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/music.v:371]
INFO: [Synth 8-6157] synthesizing module 'note_gen' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/music.v:161]
INFO: [Synth 8-6155] done synthesizing module 'note_gen' (24#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/music.v:161]
INFO: [Synth 8-6157] synthesizing module 'speaker_control' [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/music.v:278]
INFO: [Synth 8-226] default block is never used [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/music.v:333]
INFO: [Synth 8-6155] done synthesizing module 'speaker_control' (25#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/music.v:278]
INFO: [Synth 8-6155] done synthesizing module 'music' (26#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/music.v:36]
INFO: [Synth 8-6155] done synthesizing module 'tetris' (27#1) [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/sources_1/new/top.v:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2327.039 ; gain = 0.000 ; free physical = 2648 ; free virtual = 24771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2327.039 ; gain = 0.000 ; free physical = 2687 ; free virtual = 24800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2327.039 ; gain = 0.000 ; free physical = 2686 ; free virtual = 24799
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2327.039 ; gain = 0.000 ; free physical = 2662 ; free virtual = 24776
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yi/Workspace/Vivado/Tetris/Tetris.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'tetris_controller_inst/block_bram'
Finished Parsing XDC File [/home/yi/Workspace/Vivado/Tetris/Tetris.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'tetris_controller_inst/block_bram'
Parsing XDC File [/home/yi/Workspace/Vivado/Tetris/Tetris.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'keypress_controller_inst/key_de/inst'
Finished Parsing XDC File [/home/yi/Workspace/Vivado/Tetris/Tetris.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'keypress_controller_inst/key_de/inst'
Parsing XDC File [/home/yi/Workspace/Vivado/Tetris/Tetris.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'vga_top_inst/blk_mem_gen_1_inst'
Finished Parsing XDC File [/home/yi/Workspace/Vivado/Tetris/Tetris.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'vga_top_inst/blk_mem_gen_1_inst'
Parsing XDC File [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/constrs_1/new/tetris.xdc]
Finished Parsing XDC File [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/constrs_1/new/tetris.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yi/Workspace/Vivado/Tetris/Tetris.srcs/constrs_1/new/tetris.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tetris_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tetris_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/yi/Workspace/Vivado/Tetris/Tetris.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yi/Workspace/Vivado/Tetris/Tetris.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.844 ; gain = 0.000 ; free physical = 2555 ; free virtual = 24667
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2390.844 ; gain = 0.000 ; free physical = 2555 ; free virtual = 24667
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2390.844 ; gain = 63.805 ; free physical = 2666 ; free virtual = 24777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2390.844 ; gain = 63.805 ; free physical = 2666 ; free virtual = 24777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  /home/yi/Workspace/Vivado/Tetris/Tetris.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  /home/yi/Workspace/Vivado/Tetris/Tetris.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  /home/yi/Workspace/Vivado/Tetris/Tetris.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  /home/yi/Workspace/Vivado/Tetris/Tetris.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for tetris_controller_inst/block_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for keypress_controller_inst/key_de/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_top_inst/blk_mem_gen_1_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2390.844 ; gain = 63.805 ; free physical = 2661 ; free virtual = 24777
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hold_pulses'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hold_pulses__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'DIGIT_reg' in module 'seven_seg_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
*
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'hold_pulses'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
*
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'hold_pulses__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2390.844 ; gain = 63.805 ; free physical = 2668 ; free virtual = 24763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 6     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 112   
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 25    
	   2 Input    5 Bit       Adders := 33    
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   3 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              800 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	              200 Bit    Registers := 1     
	               28 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 2     
	  11 Input   28 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 13    
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 4     
	   3 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   5 Input   15 Bit        Muxes := 1     
	   9 Input   12 Bit        Muxes := 6     
	  11 Input   12 Bit        Muxes := 6     
	  10 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 30    
	  20 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	  11 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 13    
	  21 Input    5 Bit        Muxes := 1     
	  11 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 3     
	  11 Input    4 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 23    
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 3     
	  11 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 290   
	   4 Input    1 Bit        Muxes := 12    
	  11 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 8     
	  12 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2489.828 ; gain = 162.789 ; free physical = 2568 ; free virtual = 24783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|music_example | tone       | 4096x12       | LUT            | 
|music_example | tone       | 4096x12       | LUT            | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 2489.828 ; gain = 162.789 ; free physical = 2464 ; free virtual = 24684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2489.828 ; gain = 162.789 ; free physical = 2424 ; free virtual = 24644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 2489.828 ; gain = 162.789 ; free physical = 2414 ; free virtual = 24630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2489.828 ; gain = 162.789 ; free physical = 2419 ; free virtual = 24635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2489.828 ; gain = 162.789 ; free physical = 2419 ; free virtual = 24635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2489.828 ; gain = 162.789 ; free physical = 2418 ; free virtual = 24635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2489.828 ; gain = 162.789 ; free physical = 2418 ; free virtual = 24635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2489.828 ; gain = 162.789 ; free physical = 2418 ; free virtual = 24635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2489.828 ; gain = 162.789 ; free physical = 2418 ; free virtual = 24635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
|2     |blk_mem_gen_0  |         1|
|3     |blk_mem_gen_1  |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |KeyboardCtrl |     1|
|2     |blk_mem_gen  |     2|
|4     |BUFG         |     3|
|5     |CARRY4       |   819|
|6     |LUT1         |   196|
|7     |LUT2         |  1314|
|8     |LUT3         |  6610|
|9     |LUT4         |   913|
|10    |LUT5         |   823|
|11    |LUT6         |  4058|
|12    |MUXF7        |  3841|
|13    |MUXF8        |  1631|
|14    |FDCE         |  1639|
|15    |FDPE         |    20|
|16    |FDRE         |    80|
|17    |FDSE         |     2|
|18    |IBUF         |     4|
|19    |OBUF         |    37|
|20    |OBUFT        |     8|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2489.828 ; gain = 162.789 ; free physical = 2418 ; free virtual = 24635
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2489.828 ; gain = 98.984 ; free physical = 2474 ; free virtual = 24690
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2489.836 ; gain = 162.789 ; free physical = 2474 ; free virtual = 24690
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2489.836 ; gain = 0.000 ; free physical = 2564 ; free virtual = 24780
INFO: [Netlist 29-17] Analyzing 6291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.844 ; gain = 0.000 ; free physical = 2516 ; free virtual = 24735
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:12 . Memory (MB): peak = 2521.844 ; gain = 195.031 ; free physical = 2678 ; free virtual = 24897
INFO: [Common 17-1381] The checkpoint '/home/yi/Workspace/Vivado/Tetris/Tetris.runs/synth_1/tetris.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tetris_utilization_synth.rpt -pb tetris_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 17 11:46:07 2022...
