$date
	Tue May 20 15:52:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MUXtb $end
$var wire 1 ! out $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ d2 $end
$var reg 1 % d3 $end
$var reg 2 & select [1:0] $end
$var integer 32 ' i [31:0] $end
$scope module dut $end
$var wire 1 " d0 $end
$var wire 1 # d1 $end
$var wire 1 $ d2 $end
$var wire 1 % d3 $end
$var wire 2 ( select [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
1$
0#
1"
1!
$end
#1000
0!
b1 &
b1 (
b1 '
#2000
1!
b10 &
b10 (
b10 '
#3000
0!
b11 &
b11 (
b11 '
#4000
b100 '
