{"position": "Digital Design Engineer", "company": "Intel Corporation", "profiles": ["Summary - Experience in RTL development \n- Hands on experience with Cadence design tools \n- Understanding of ASIC design flow and methodologies \n- Ability to work with diverse teams and communicate effectively Summary - Experience in RTL development \n- Hands on experience with Cadence design tools \n- Understanding of ASIC design flow and methodologies \n- Ability to work with diverse teams and communicate effectively - Experience in RTL development \n- Hands on experience with Cadence design tools \n- Understanding of ASIC design flow and methodologies \n- Ability to work with diverse teams and communicate effectively - Experience in RTL development \n- Hands on experience with Cadence design tools \n- Understanding of ASIC design flow and methodologies \n- Ability to work with diverse teams and communicate effectively Experience Digital Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) - RTL design and verification for digital blocks in RF transceivers \n- Verification at block and system level (digital and mixed signal) \n- Post-silicon bring-up/validation for subsystems  \n- ATPG using Mentor Graphics tools Digital Design Engineer Fujitsu Semiconductor Wireless Products June 2010  \u2013  July 2013  (3 years 2 months) - RTL design and verification for digital blocks in RF transceivers \n- Verification at block and system level (digital and mixed signal) \n- Post-silicon bring-up/validation for subsystems  \n- ATPG using Mentor Graphics tools FPGA Engineer Nuon February 2010  \u2013  June 2010  (5 months) Phoenix - Developed HDL IP for extending PCI Express over ethernet network for virtualisation of PCI resources. \n- Platform based on ALTERA \u201cSTRATIX IIGX\u201d FPGA boards for PCI Express solutions.  \n- Wrote linux kernel driver in C to test the developed components. Grad Research Asst, System Administrator Arizona State University 2007  \u2013  2009  (2 years) Digital Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) - RTL design and verification for digital blocks in RF transceivers \n- Verification at block and system level (digital and mixed signal) \n- Post-silicon bring-up/validation for subsystems  \n- ATPG using Mentor Graphics tools Digital Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) - RTL design and verification for digital blocks in RF transceivers \n- Verification at block and system level (digital and mixed signal) \n- Post-silicon bring-up/validation for subsystems  \n- ATPG using Mentor Graphics tools Digital Design Engineer Fujitsu Semiconductor Wireless Products June 2010  \u2013  July 2013  (3 years 2 months) - RTL design and verification for digital blocks in RF transceivers \n- Verification at block and system level (digital and mixed signal) \n- Post-silicon bring-up/validation for subsystems  \n- ATPG using Mentor Graphics tools Digital Design Engineer Fujitsu Semiconductor Wireless Products June 2010  \u2013  July 2013  (3 years 2 months) - RTL design and verification for digital blocks in RF transceivers \n- Verification at block and system level (digital and mixed signal) \n- Post-silicon bring-up/validation for subsystems  \n- ATPG using Mentor Graphics tools FPGA Engineer Nuon February 2010  \u2013  June 2010  (5 months) Phoenix - Developed HDL IP for extending PCI Express over ethernet network for virtualisation of PCI resources. \n- Platform based on ALTERA \u201cSTRATIX IIGX\u201d FPGA boards for PCI Express solutions.  \n- Wrote linux kernel driver in C to test the developed components. FPGA Engineer Nuon February 2010  \u2013  June 2010  (5 months) Phoenix - Developed HDL IP for extending PCI Express over ethernet network for virtualisation of PCI resources. \n- Platform based on ALTERA \u201cSTRATIX IIGX\u201d FPGA boards for PCI Express solutions.  \n- Wrote linux kernel driver in C to test the developed components. Grad Research Asst, System Administrator Arizona State University 2007  \u2013  2009  (2 years) Grad Research Asst, System Administrator Arizona State University 2007  \u2013  2009  (2 years) Languages Hindi Marathi Hindi Marathi Hindi Marathi Skills Verilog Computer Architecture Cadence Integrated Circuit... Simulations VLSI Logic Synthesis System Verification Digital Circuit Design ASIC Mixed Signal RTL design PCIe Skills  Verilog Computer Architecture Cadence Integrated Circuit... Simulations VLSI Logic Synthesis System Verification Digital Circuit Design ASIC Mixed Signal RTL design PCIe Verilog Computer Architecture Cadence Integrated Circuit... Simulations VLSI Logic Synthesis System Verification Digital Circuit Design ASIC Mixed Signal RTL design PCIe Verilog Computer Architecture Cadence Integrated Circuit... Simulations VLSI Logic Synthesis System Verification Digital Circuit Design ASIC Mixed Signal RTL design PCIe Education Arizona State University Master of Science (MS),  Electrical and Electronics Engineering 2007  \u2013 2009 University of Mumbai Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering Arizona State University Master of Science (MS),  Electrical and Electronics Engineering 2007  \u2013 2009 Arizona State University Master of Science (MS),  Electrical and Electronics Engineering 2007  \u2013 2009 Arizona State University Master of Science (MS),  Electrical and Electronics Engineering 2007  \u2013 2009 University of Mumbai Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering University of Mumbai Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering University of Mumbai Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering ", "Experience Senior Digital Design Engineer Intel Corporation November 2014  \u2013 Present (10 months) Munich Area, Germany Digital Design Technical Lead ELSYS Eastern Europe March 2013  \u2013  October 2014  (1 year 8 months) Serbia IP development team lead Texas Instruments - Elsys Eastern Europe April 2011  \u2013  June 2013  (2 years 3 months) Serbia Leading a team of up to 12 design and verification engineers responsible of: \n\u2022\tMIPI UNIPRO 1.41 IP development \n\u2022\tDevelopment and verification of JEDEC UFS \n\u2022\tMaintenance and customer support for legacy modules (DSI, CSI2, CSI3) Design Lead - IP development Texas Instruments - HDL Design House November 2007  \u2013  March 2011  (3 years 5 months) MIPI UNIRPRO protocol development and implementation \n\u2022\tTI representative in MIPI UNIPRO working group \n\u2022\tUNIPRO 1.4 IP functional specification \n\u2022\tUNIPRO PIE (Processor Interface Emulation) IP functional specification \nMIPI UNIPRO IP implementations for a series of UNIPRO versions (D-PHY and M-PHY based): \n\u2022\tFull micro-architecture development, design partitioning and task assignment \n\u2022\tInternal design reviews, verification reviews and intra-team support \n\u2022\tRTL development and full front-end design flow (lint, CDC, synthesis, equivalence check, ATPG) Project manager - ASIC design and verification for wireless applications Texas Instruments - HDL Design House June 2006  \u2013  October 2007  (1 year 5 months) Managing a team of 20 ASIC design and verification engineers that worked on: \n\u2022\tFull development and verification of DSI (Display serial interface) \n\u2022\tFull development and verification of CSI2 (Camera serial interface) \n\u2022\tDevelopment and verification of a connectivity module for Chip 2 Chip communication (D2D) \n\u2022\tMaintenance and customer support for emulation modules (DMLED, ICEPICK) \n\u2022\tVerification of power management unit (PRCM) \n\u2022\tVerification of interconnect modules (L3 and L4 OCP interconnect) Quality management consultant HDL Design House December 2005  \u2013  December 2006  (1 year 1 month) Organization, implementation and development of QMS and ISMS. \nCertified auditor for ISO 9001 and ISO 27001 standards. civil service Civil Service September 2005  \u2013  May 2006  (9 months) Mandatory civil service SoC design verification engineer Texas Instruments - HDL Design House December 2004  \u2013  September 2005  (10 months) Nice Area, France SoC verification of on-chip debug architecture for an OMAP platform \n\u2022 Verification of emulation and trace peripherals \n\u2022 Verification of power, reset and clock management features \n\u2022 Development of test-cases in C/asm code executed on ARM/DSP processors \n\u2022 JTAG sequence programming in TCL Junior design engineer HDL Design House May 2004  \u2013  November 2004  (7 months) VITAL functional models of Flash memories and SmartMedia cards Senior Digital Design Engineer Intel Corporation November 2014  \u2013 Present (10 months) Munich Area, Germany Senior Digital Design Engineer Intel Corporation November 2014  \u2013 Present (10 months) Munich Area, Germany Digital Design Technical Lead ELSYS Eastern Europe March 2013  \u2013  October 2014  (1 year 8 months) Serbia Digital Design Technical Lead ELSYS Eastern Europe March 2013  \u2013  October 2014  (1 year 8 months) Serbia IP development team lead Texas Instruments - Elsys Eastern Europe April 2011  \u2013  June 2013  (2 years 3 months) Serbia Leading a team of up to 12 design and verification engineers responsible of: \n\u2022\tMIPI UNIPRO 1.41 IP development \n\u2022\tDevelopment and verification of JEDEC UFS \n\u2022\tMaintenance and customer support for legacy modules (DSI, CSI2, CSI3) IP development team lead Texas Instruments - Elsys Eastern Europe April 2011  \u2013  June 2013  (2 years 3 months) Serbia Leading a team of up to 12 design and verification engineers responsible of: \n\u2022\tMIPI UNIPRO 1.41 IP development \n\u2022\tDevelopment and verification of JEDEC UFS \n\u2022\tMaintenance and customer support for legacy modules (DSI, CSI2, CSI3) Design Lead - IP development Texas Instruments - HDL Design House November 2007  \u2013  March 2011  (3 years 5 months) MIPI UNIRPRO protocol development and implementation \n\u2022\tTI representative in MIPI UNIPRO working group \n\u2022\tUNIPRO 1.4 IP functional specification \n\u2022\tUNIPRO PIE (Processor Interface Emulation) IP functional specification \nMIPI UNIPRO IP implementations for a series of UNIPRO versions (D-PHY and M-PHY based): \n\u2022\tFull micro-architecture development, design partitioning and task assignment \n\u2022\tInternal design reviews, verification reviews and intra-team support \n\u2022\tRTL development and full front-end design flow (lint, CDC, synthesis, equivalence check, ATPG) Design Lead - IP development Texas Instruments - HDL Design House November 2007  \u2013  March 2011  (3 years 5 months) MIPI UNIRPRO protocol development and implementation \n\u2022\tTI representative in MIPI UNIPRO working group \n\u2022\tUNIPRO 1.4 IP functional specification \n\u2022\tUNIPRO PIE (Processor Interface Emulation) IP functional specification \nMIPI UNIPRO IP implementations for a series of UNIPRO versions (D-PHY and M-PHY based): \n\u2022\tFull micro-architecture development, design partitioning and task assignment \n\u2022\tInternal design reviews, verification reviews and intra-team support \n\u2022\tRTL development and full front-end design flow (lint, CDC, synthesis, equivalence check, ATPG) Project manager - ASIC design and verification for wireless applications Texas Instruments - HDL Design House June 2006  \u2013  October 2007  (1 year 5 months) Managing a team of 20 ASIC design and verification engineers that worked on: \n\u2022\tFull development and verification of DSI (Display serial interface) \n\u2022\tFull development and verification of CSI2 (Camera serial interface) \n\u2022\tDevelopment and verification of a connectivity module for Chip 2 Chip communication (D2D) \n\u2022\tMaintenance and customer support for emulation modules (DMLED, ICEPICK) \n\u2022\tVerification of power management unit (PRCM) \n\u2022\tVerification of interconnect modules (L3 and L4 OCP interconnect) Project manager - ASIC design and verification for wireless applications Texas Instruments - HDL Design House June 2006  \u2013  October 2007  (1 year 5 months) Managing a team of 20 ASIC design and verification engineers that worked on: \n\u2022\tFull development and verification of DSI (Display serial interface) \n\u2022\tFull development and verification of CSI2 (Camera serial interface) \n\u2022\tDevelopment and verification of a connectivity module for Chip 2 Chip communication (D2D) \n\u2022\tMaintenance and customer support for emulation modules (DMLED, ICEPICK) \n\u2022\tVerification of power management unit (PRCM) \n\u2022\tVerification of interconnect modules (L3 and L4 OCP interconnect) Quality management consultant HDL Design House December 2005  \u2013  December 2006  (1 year 1 month) Organization, implementation and development of QMS and ISMS. \nCertified auditor for ISO 9001 and ISO 27001 standards. Quality management consultant HDL Design House December 2005  \u2013  December 2006  (1 year 1 month) Organization, implementation and development of QMS and ISMS. \nCertified auditor for ISO 9001 and ISO 27001 standards. civil service Civil Service September 2005  \u2013  May 2006  (9 months) Mandatory civil service civil service Civil Service September 2005  \u2013  May 2006  (9 months) Mandatory civil service SoC design verification engineer Texas Instruments - HDL Design House December 2004  \u2013  September 2005  (10 months) Nice Area, France SoC verification of on-chip debug architecture for an OMAP platform \n\u2022 Verification of emulation and trace peripherals \n\u2022 Verification of power, reset and clock management features \n\u2022 Development of test-cases in C/asm code executed on ARM/DSP processors \n\u2022 JTAG sequence programming in TCL SoC design verification engineer Texas Instruments - HDL Design House December 2004  \u2013  September 2005  (10 months) Nice Area, France SoC verification of on-chip debug architecture for an OMAP platform \n\u2022 Verification of emulation and trace peripherals \n\u2022 Verification of power, reset and clock management features \n\u2022 Development of test-cases in C/asm code executed on ARM/DSP processors \n\u2022 JTAG sequence programming in TCL Junior design engineer HDL Design House May 2004  \u2013  November 2004  (7 months) VITAL functional models of Flash memories and SmartMedia cards Junior design engineer HDL Design House May 2004  \u2013  November 2004  (7 months) VITAL functional models of Flash memories and SmartMedia cards Skills ASIC SoC Verilog RTL design VHDL FPGA Team Leadership Power Management Debugging ModelSim Embedded Systems Processors Functional Verification ARM Skills  ASIC SoC Verilog RTL design VHDL FPGA Team Leadership Power Management Debugging ModelSim Embedded Systems Processors Functional Verification ARM ASIC SoC Verilog RTL design VHDL FPGA Team Leadership Power Management Debugging ModelSim Embedded Systems Processors Functional Verification ARM ASIC SoC Verilog RTL design VHDL FPGA Team Leadership Power Management Debugging ModelSim Embedded Systems Processors Functional Verification ARM Education University of Belgrade MSc,  Computer Engineering 1997  \u2013 2004 Honored as best graduate student of the Computer Science Department. \nGPA: 9.88 (max 10) University of Belgrade MSc,  Computer Engineering 1997  \u2013 2004 Honored as best graduate student of the Computer Science Department. \nGPA: 9.88 (max 10) University of Belgrade MSc,  Computer Engineering 1997  \u2013 2004 Honored as best graduate student of the Computer Science Department. \nGPA: 9.88 (max 10) University of Belgrade MSc,  Computer Engineering 1997  \u2013 2004 Honored as best graduate student of the Computer Science Department. \nGPA: 9.88 (max 10) ", "Summary -- Strong background in Digital design \n-- Academic experience in Chip designing and testing, Low power design, Design automation and System design \n-- Good understanding of Computer architecture Specialties:Technical skills \n \nDesign Tools:\tHSPICE, PSPICE 9.1, IRSIM, MAGIC layout tool, Xilinx ISE Design suite 10.1, Synopsys VCS, Eagle Layout Editor, MPLAB IDE. \n \nProgramming Languages:\tC, C++, VHDL, Verilog, MATLAB, COBOL, PERL, Assembly languages (Intel 8085/8086, Microchip PIC16F887). \n \nOperating Systems: Windows, UNIX, SUN Solaris, LINUX Summary -- Strong background in Digital design \n-- Academic experience in Chip designing and testing, Low power design, Design automation and System design \n-- Good understanding of Computer architecture Specialties:Technical skills \n \nDesign Tools:\tHSPICE, PSPICE 9.1, IRSIM, MAGIC layout tool, Xilinx ISE Design suite 10.1, Synopsys VCS, Eagle Layout Editor, MPLAB IDE. \n \nProgramming Languages:\tC, C++, VHDL, Verilog, MATLAB, COBOL, PERL, Assembly languages (Intel 8085/8086, Microchip PIC16F887). \n \nOperating Systems: Windows, UNIX, SUN Solaris, LINUX -- Strong background in Digital design \n-- Academic experience in Chip designing and testing, Low power design, Design automation and System design \n-- Good understanding of Computer architecture Specialties:Technical skills \n \nDesign Tools:\tHSPICE, PSPICE 9.1, IRSIM, MAGIC layout tool, Xilinx ISE Design suite 10.1, Synopsys VCS, Eagle Layout Editor, MPLAB IDE. \n \nProgramming Languages:\tC, C++, VHDL, Verilog, MATLAB, COBOL, PERL, Assembly languages (Intel 8085/8086, Microchip PIC16F887). \n \nOperating Systems: Windows, UNIX, SUN Solaris, LINUX -- Strong background in Digital design \n-- Academic experience in Chip designing and testing, Low power design, Design automation and System design \n-- Good understanding of Computer architecture Specialties:Technical skills \n \nDesign Tools:\tHSPICE, PSPICE 9.1, IRSIM, MAGIC layout tool, Xilinx ISE Design suite 10.1, Synopsys VCS, Eagle Layout Editor, MPLAB IDE. \n \nProgramming Languages:\tC, C++, VHDL, Verilog, MATLAB, COBOL, PERL, Assembly languages (Intel 8085/8086, Microchip PIC16F887). \n \nOperating Systems: Windows, UNIX, SUN Solaris, LINUX Experience Digital Design Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Santa Clara, CA Graduate Assistant University of Cincinnati April 2010  \u2013 Present (5 years 5 months) Thesis Titled \"Enhanced Development Environment for the PICKit 2 44-Pin Demo Board\": \nDeveloped an enhancement board to overcome the limitations of the existing 44-pin demo board with a PIC16F887 microcontroller from Microchip. Interfaced a Graphic LCD module with the PIC and developed two tutorial programs in assembly language using the MPLAB IDE. Designed the daughter PCB using the Eagle layout editor tool. Teaching Assistant for Microsystems Design University of Cincinnati January 2008  \u2013  March 2010  (2 years 3 months) --- Helping the students with programming the PIC16F887 microcontroller kit using the MPLAB IDE tool \n--- Designing the tutorials for the lab starting from the basic Hello world program to the more complicated tutorials based on Interrupts, Timers, ADC conversion and Indirect addressing \n--- Grading lab reports and final project Programmer Analyst Cognizant Technology Solutions June 2006  \u2013  July 2007  (1 year 2 months) --- Trained in COBOL, JCL and DB2 on Mainframes platform \n--- Developed automation tools for a client in health care domain \n--- As a member of the Quality Assurance team, performed System, Integration and Regression testing manually and using QTP Digital Design Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Santa Clara, CA Digital Design Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Santa Clara, CA Graduate Assistant University of Cincinnati April 2010  \u2013 Present (5 years 5 months) Thesis Titled \"Enhanced Development Environment for the PICKit 2 44-Pin Demo Board\": \nDeveloped an enhancement board to overcome the limitations of the existing 44-pin demo board with a PIC16F887 microcontroller from Microchip. Interfaced a Graphic LCD module with the PIC and developed two tutorial programs in assembly language using the MPLAB IDE. Designed the daughter PCB using the Eagle layout editor tool. Graduate Assistant University of Cincinnati April 2010  \u2013 Present (5 years 5 months) Thesis Titled \"Enhanced Development Environment for the PICKit 2 44-Pin Demo Board\": \nDeveloped an enhancement board to overcome the limitations of the existing 44-pin demo board with a PIC16F887 microcontroller from Microchip. Interfaced a Graphic LCD module with the PIC and developed two tutorial programs in assembly language using the MPLAB IDE. Designed the daughter PCB using the Eagle layout editor tool. Teaching Assistant for Microsystems Design University of Cincinnati January 2008  \u2013  March 2010  (2 years 3 months) --- Helping the students with programming the PIC16F887 microcontroller kit using the MPLAB IDE tool \n--- Designing the tutorials for the lab starting from the basic Hello world program to the more complicated tutorials based on Interrupts, Timers, ADC conversion and Indirect addressing \n--- Grading lab reports and final project Teaching Assistant for Microsystems Design University of Cincinnati January 2008  \u2013  March 2010  (2 years 3 months) --- Helping the students with programming the PIC16F887 microcontroller kit using the MPLAB IDE tool \n--- Designing the tutorials for the lab starting from the basic Hello world program to the more complicated tutorials based on Interrupts, Timers, ADC conversion and Indirect addressing \n--- Grading lab reports and final project Programmer Analyst Cognizant Technology Solutions June 2006  \u2013  July 2007  (1 year 2 months) --- Trained in COBOL, JCL and DB2 on Mainframes platform \n--- Developed automation tools for a client in health care domain \n--- As a member of the Quality Assurance team, performed System, Integration and Regression testing manually and using QTP Programmer Analyst Cognizant Technology Solutions June 2006  \u2013  July 2007  (1 year 2 months) --- Trained in COBOL, JCL and DB2 on Mainframes platform \n--- Developed automation tools for a client in health care domain \n--- As a member of the Quality Assurance team, performed System, Integration and Regression testing manually and using QTP Education University of Cincinnati Master's,  Electrical Engineering 2007  \u2013 2010 Major Academic Projects \n \nASIC Design: Designed a mini FPGA architecture to implement a Binary Tree comparator to compare two 64-bit binary numbers using MAGIC layout tool. Tested the functionality of the chip using IRSIM/HSPICE and validated it in VHDL at different levels of abstraction \n \nVLSI Testing and Validation: Generated test vectors for the above chip fabricated by MOSIS, for scan-chain, bit slice and functional testing and tested the chip using HP16500A Logic Analyzer. \n \nVLSI System Design: Designed a 2 core 8-bit microprocessor, modeled it in VHDL and simulated it using Xilinx ISE simulator. Synthesized the RTL model of the processor using the Xilinx synthesis technology (XST). \n \nVLSI Design Automation: Developed a program for cell placement problem in C++ using Force Directed Placement Algorithm. Tested the algorithm for different benchmarks and analyzed them for estimated wire length, simulation time and CPU storage. Osmania University B.E,  Electrical and Electroncis Engineering 2002  \u2013 2006 Undergraduate project: Generated Pulsed waveforms for RADAR applications using Intel 8751 microcontroller. Designed the hardware circuit and then integrated it using Assembly language programming. University of Cincinnati Master's,  Electrical Engineering 2007  \u2013 2010 Major Academic Projects \n \nASIC Design: Designed a mini FPGA architecture to implement a Binary Tree comparator to compare two 64-bit binary numbers using MAGIC layout tool. Tested the functionality of the chip using IRSIM/HSPICE and validated it in VHDL at different levels of abstraction \n \nVLSI Testing and Validation: Generated test vectors for the above chip fabricated by MOSIS, for scan-chain, bit slice and functional testing and tested the chip using HP16500A Logic Analyzer. \n \nVLSI System Design: Designed a 2 core 8-bit microprocessor, modeled it in VHDL and simulated it using Xilinx ISE simulator. Synthesized the RTL model of the processor using the Xilinx synthesis technology (XST). \n \nVLSI Design Automation: Developed a program for cell placement problem in C++ using Force Directed Placement Algorithm. Tested the algorithm for different benchmarks and analyzed them for estimated wire length, simulation time and CPU storage. University of Cincinnati Master's,  Electrical Engineering 2007  \u2013 2010 Major Academic Projects \n \nASIC Design: Designed a mini FPGA architecture to implement a Binary Tree comparator to compare two 64-bit binary numbers using MAGIC layout tool. Tested the functionality of the chip using IRSIM/HSPICE and validated it in VHDL at different levels of abstraction \n \nVLSI Testing and Validation: Generated test vectors for the above chip fabricated by MOSIS, for scan-chain, bit slice and functional testing and tested the chip using HP16500A Logic Analyzer. \n \nVLSI System Design: Designed a 2 core 8-bit microprocessor, modeled it in VHDL and simulated it using Xilinx ISE simulator. Synthesized the RTL model of the processor using the Xilinx synthesis technology (XST). \n \nVLSI Design Automation: Developed a program for cell placement problem in C++ using Force Directed Placement Algorithm. Tested the algorithm for different benchmarks and analyzed them for estimated wire length, simulation time and CPU storage. University of Cincinnati Master's,  Electrical Engineering 2007  \u2013 2010 Major Academic Projects \n \nASIC Design: Designed a mini FPGA architecture to implement a Binary Tree comparator to compare two 64-bit binary numbers using MAGIC layout tool. Tested the functionality of the chip using IRSIM/HSPICE and validated it in VHDL at different levels of abstraction \n \nVLSI Testing and Validation: Generated test vectors for the above chip fabricated by MOSIS, for scan-chain, bit slice and functional testing and tested the chip using HP16500A Logic Analyzer. \n \nVLSI System Design: Designed a 2 core 8-bit microprocessor, modeled it in VHDL and simulated it using Xilinx ISE simulator. Synthesized the RTL model of the processor using the Xilinx synthesis technology (XST). \n \nVLSI Design Automation: Developed a program for cell placement problem in C++ using Force Directed Placement Algorithm. Tested the algorithm for different benchmarks and analyzed them for estimated wire length, simulation time and CPU storage. Osmania University B.E,  Electrical and Electroncis Engineering 2002  \u2013 2006 Undergraduate project: Generated Pulsed waveforms for RADAR applications using Intel 8751 microcontroller. Designed the hardware circuit and then integrated it using Assembly language programming. Osmania University B.E,  Electrical and Electroncis Engineering 2002  \u2013 2006 Undergraduate project: Generated Pulsed waveforms for RADAR applications using Intel 8751 microcontroller. Designed the hardware circuit and then integrated it using Assembly language programming. Osmania University B.E,  Electrical and Electroncis Engineering 2002  \u2013 2006 Undergraduate project: Generated Pulsed waveforms for RADAR applications using Intel 8751 microcontroller. Designed the hardware circuit and then integrated it using Assembly language programming. ", "Summary After doing my masters from Indian Institute Of Science, i joined Intel India. Worked on various backend and frontend design of CPU core blocks. Developed knowledge base of X86 architecture and in depth knowledge about floating point arithmetic units. Also involved in various personal hobby projects and personal research activities involving system design, camera system development, motion activated camera, sensor networks (specially PIR sensor networks), board design,debug and bring up. On software side have developed many RTOS based systems, embedded C based library development, linux driver development and network socket programming projects. Summary After doing my masters from Indian Institute Of Science, i joined Intel India. Worked on various backend and frontend design of CPU core blocks. Developed knowledge base of X86 architecture and in depth knowledge about floating point arithmetic units. Also involved in various personal hobby projects and personal research activities involving system design, camera system development, motion activated camera, sensor networks (specially PIR sensor networks), board design,debug and bring up. On software side have developed many RTOS based systems, embedded C based library development, linux driver development and network socket programming projects. After doing my masters from Indian Institute Of Science, i joined Intel India. Worked on various backend and frontend design of CPU core blocks. Developed knowledge base of X86 architecture and in depth knowledge about floating point arithmetic units. Also involved in various personal hobby projects and personal research activities involving system design, camera system development, motion activated camera, sensor networks (specially PIR sensor networks), board design,debug and bring up. On software side have developed many RTOS based systems, embedded C based library development, linux driver development and network socket programming projects. After doing my masters from Indian Institute Of Science, i joined Intel India. Worked on various backend and frontend design of CPU core blocks. Developed knowledge base of X86 architecture and in depth knowledge about floating point arithmetic units. Also involved in various personal hobby projects and personal research activities involving system design, camera system development, motion activated camera, sensor networks (specially PIR sensor networks), board design,debug and bring up. On software side have developed many RTOS based systems, embedded C based library development, linux driver development and network socket programming projects. Experience Digital Design Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Bangalore In my current job role i am responsible for frontend RTL design and integration of various block of CPU core. I work with processor architects and get understanding of new features and implement and code the same, while giving due considerations to design complexity being generated from the backend perspective. Also closely work with backend and verification teams to get the code backend and verification clean. Developed a broad knowledge base of processor architecture and backend design challenges in the process. I also work closely with backend design engineers to come up with solution which helps optimizing timing issues and power reduction.  \nAlso I handle the RTL integration related activities for CPU core block. I handle all the integration related issues and resolve them. Component Design Engineer Intel Corporation July 2011  \u2013  March 2012  (9 months) Bangalore,India As a part of CPU core design team which designs the Intel next generation processor series, I am responsible for backend digital circuit design, Static timing analysis and Power optimization, of CPU core blocks in processor pipeline and register files. Also getting all the designed blocks formally verified.  \nAlso involved in research activities like circuit level performance optimization of adder circuits, performance comparisons and optimization between various CPU cores. Digital Design Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Bangalore In my current job role i am responsible for frontend RTL design and integration of various block of CPU core. I work with processor architects and get understanding of new features and implement and code the same, while giving due considerations to design complexity being generated from the backend perspective. Also closely work with backend and verification teams to get the code backend and verification clean. Developed a broad knowledge base of processor architecture and backend design challenges in the process. I also work closely with backend design engineers to come up with solution which helps optimizing timing issues and power reduction.  \nAlso I handle the RTL integration related activities for CPU core block. I handle all the integration related issues and resolve them. Digital Design Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Bangalore In my current job role i am responsible for frontend RTL design and integration of various block of CPU core. I work with processor architects and get understanding of new features and implement and code the same, while giving due considerations to design complexity being generated from the backend perspective. Also closely work with backend and verification teams to get the code backend and verification clean. Developed a broad knowledge base of processor architecture and backend design challenges in the process. I also work closely with backend design engineers to come up with solution which helps optimizing timing issues and power reduction.  \nAlso I handle the RTL integration related activities for CPU core block. I handle all the integration related issues and resolve them. Component Design Engineer Intel Corporation July 2011  \u2013  March 2012  (9 months) Bangalore,India As a part of CPU core design team which designs the Intel next generation processor series, I am responsible for backend digital circuit design, Static timing analysis and Power optimization, of CPU core blocks in processor pipeline and register files. Also getting all the designed blocks formally verified.  \nAlso involved in research activities like circuit level performance optimization of adder circuits, performance comparisons and optimization between various CPU cores. Component Design Engineer Intel Corporation July 2011  \u2013  March 2012  (9 months) Bangalore,India As a part of CPU core design team which designs the Intel next generation processor series, I am responsible for backend digital circuit design, Static timing analysis and Power optimization, of CPU core blocks in processor pipeline and register files. Also getting all the designed blocks formally verified.  \nAlso involved in research activities like circuit level performance optimization of adder circuits, performance comparisons and optimization between various CPU cores. Languages English Full professional proficiency Hindi Full professional proficiency Gujarati Full professional proficiency English Full professional proficiency Hindi Full professional proficiency Gujarati Full professional proficiency English Full professional proficiency Hindi Full professional proficiency Gujarati Full professional proficiency Full professional proficiency Full professional proficiency Full professional proficiency Skills RTL design VLSI Static Timing Analysis Integrated Circuit... ASIC Verilog VHDL Processors Debugging Embedded Systems SoC Analog Circuit Design RTOS Hercules Embedded C Digital Circuit Design ModelSim Microprocessors Power Optimization Formal Verification Camera system... Wireless Sensor Networks Embedded Software... Embedded Linux RTL Design See 10+ \u00a0 \u00a0 See less Skills  RTL design VLSI Static Timing Analysis Integrated Circuit... ASIC Verilog VHDL Processors Debugging Embedded Systems SoC Analog Circuit Design RTOS Hercules Embedded C Digital Circuit Design ModelSim Microprocessors Power Optimization Formal Verification Camera system... Wireless Sensor Networks Embedded Software... Embedded Linux RTL Design See 10+ \u00a0 \u00a0 See less RTL design VLSI Static Timing Analysis Integrated Circuit... ASIC Verilog VHDL Processors Debugging Embedded Systems SoC Analog Circuit Design RTOS Hercules Embedded C Digital Circuit Design ModelSim Microprocessors Power Optimization Formal Verification Camera system... Wireless Sensor Networks Embedded Software... Embedded Linux RTL Design See 10+ \u00a0 \u00a0 See less RTL design VLSI Static Timing Analysis Integrated Circuit... ASIC Verilog VHDL Processors Debugging Embedded Systems SoC Analog Circuit Design RTOS Hercules Embedded C Digital Circuit Design ModelSim Microprocessors Power Optimization Formal Verification Camera system... Wireless Sensor Networks Embedded Software... Embedded Linux RTL Design See 10+ \u00a0 \u00a0 See less Education Indian Institute of Science MTECH CEDT,  Electronic Design and Technology 2009  \u2013 2011 South Gujarat University Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering 2004  \u2013 2008 Rosary High School,Vadodara Higher Secondary School,  PCMB 2001  \u2013 2004 Indian Institute of Science MTECH CEDT,  Electronic Design and Technology 2009  \u2013 2011 Indian Institute of Science MTECH CEDT,  Electronic Design and Technology 2009  \u2013 2011 Indian Institute of Science MTECH CEDT,  Electronic Design and Technology 2009  \u2013 2011 South Gujarat University Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering 2004  \u2013 2008 South Gujarat University Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering 2004  \u2013 2008 South Gujarat University Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering 2004  \u2013 2008 Rosary High School,Vadodara Higher Secondary School,  PCMB 2001  \u2013 2004 Rosary High School,Vadodara Higher Secondary School,  PCMB 2001  \u2013 2004 Rosary High School,Vadodara Higher Secondary School,  PCMB 2001  \u2013 2004 Honors & Awards Outstanding student of the year Sarvajanik College of Engineering and Technology May 2008 I was awarded the outstanding student of the year for my all round outstanding performace in academic as well as non-academic activities. On academic side I was college topper and on non academic side i have won many awards for public speaking, paper presentations and other volunteering activities for college functions.  Academic excellence award Intitute of Engineers, Surat June 2008 I was awarded the academic excellence award from the Institute of Engineers, Surat for my outstanding academic achievement for my engineering degree. Best Paper award Sarvajanik College Of Engineering and Technology, Surat February 2007 I was awarded the best paper presentation award for my paper on smart dust ( a smart wireless sensor network). Award for mathematics excellence Rosary High School April 2003 I was awarded for my outstanding mathematical skills during the academic year. Outstanding Volunteer award Sarvajanik College of Engineering and Technology, Surat March 2007 I was awarded outstanding Volunteer award for my volunteering activity to help organize national level college festival Kshitij 2007.  Outstanding student of the year Sarvajanik College of Engineering and Technology May 2008 I was awarded the outstanding student of the year for my all round outstanding performace in academic as well as non-academic activities. On academic side I was college topper and on non academic side i have won many awards for public speaking, paper presentations and other volunteering activities for college functions.  Outstanding student of the year Sarvajanik College of Engineering and Technology May 2008 I was awarded the outstanding student of the year for my all round outstanding performace in academic as well as non-academic activities. On academic side I was college topper and on non academic side i have won many awards for public speaking, paper presentations and other volunteering activities for college functions.  Outstanding student of the year Sarvajanik College of Engineering and Technology May 2008 I was awarded the outstanding student of the year for my all round outstanding performace in academic as well as non-academic activities. On academic side I was college topper and on non academic side i have won many awards for public speaking, paper presentations and other volunteering activities for college functions.  Academic excellence award Intitute of Engineers, Surat June 2008 I was awarded the academic excellence award from the Institute of Engineers, Surat for my outstanding academic achievement for my engineering degree. Academic excellence award Intitute of Engineers, Surat June 2008 I was awarded the academic excellence award from the Institute of Engineers, Surat for my outstanding academic achievement for my engineering degree. Academic excellence award Intitute of Engineers, Surat June 2008 I was awarded the academic excellence award from the Institute of Engineers, Surat for my outstanding academic achievement for my engineering degree. Best Paper award Sarvajanik College Of Engineering and Technology, Surat February 2007 I was awarded the best paper presentation award for my paper on smart dust ( a smart wireless sensor network). Best Paper award Sarvajanik College Of Engineering and Technology, Surat February 2007 I was awarded the best paper presentation award for my paper on smart dust ( a smart wireless sensor network). Best Paper award Sarvajanik College Of Engineering and Technology, Surat February 2007 I was awarded the best paper presentation award for my paper on smart dust ( a smart wireless sensor network). Award for mathematics excellence Rosary High School April 2003 I was awarded for my outstanding mathematical skills during the academic year. Award for mathematics excellence Rosary High School April 2003 I was awarded for my outstanding mathematical skills during the academic year. Award for mathematics excellence Rosary High School April 2003 I was awarded for my outstanding mathematical skills during the academic year. Outstanding Volunteer award Sarvajanik College of Engineering and Technology, Surat March 2007 I was awarded outstanding Volunteer award for my volunteering activity to help organize national level college festival Kshitij 2007.  Outstanding Volunteer award Sarvajanik College of Engineering and Technology, Surat March 2007 I was awarded outstanding Volunteer award for my volunteering activity to help organize national level college festival Kshitij 2007.  Outstanding Volunteer award Sarvajanik College of Engineering and Technology, Surat March 2007 I was awarded outstanding Volunteer award for my volunteering activity to help organize national level college festival Kshitij 2007.  ", "Summary I am Abhishek Verma, CPU SoC Digital Design Engineer at Intel. I did my Masters Student in Electrical Engineering from University of Southern California and I am currently working with Intel Corporation at Hillsboro, Oregon. \n \nEmail : abhiverma812@gmail.com \n \nSpecialties:  \n \n1. EDA Tools : Xilinx ISE, Modelsim SE, Cadence NCSim Suite, Synopsys Design Compiler, Synopsys Primetime, Cadence Logic Equivalence Check, Cadence SOC Encounter,Cadence - Composer Schematic and Virtuoso, Cadence Spectre, Cadence ADE-L, MATLAB, SimpleScalar Simulator, Cacti5.3 Simulator, Real estate estimator tool, Protel99SE, Keil \u00b5Vision, PSIM simulation tool, Winfiol, Citrix \n \n2. Languages: VHDL, Verilog, Perl, TCL scripting, SystemRDL, Windows Programming in MSDEV, 32 bit C/C++(Microsoft Visual Studios), Embedded C \n \n3.Operating Systems: Windows XP, VISTA, Windows 7, Unix. Summary I am Abhishek Verma, CPU SoC Digital Design Engineer at Intel. I did my Masters Student in Electrical Engineering from University of Southern California and I am currently working with Intel Corporation at Hillsboro, Oregon. \n \nEmail : abhiverma812@gmail.com \n \nSpecialties:  \n \n1. EDA Tools : Xilinx ISE, Modelsim SE, Cadence NCSim Suite, Synopsys Design Compiler, Synopsys Primetime, Cadence Logic Equivalence Check, Cadence SOC Encounter,Cadence - Composer Schematic and Virtuoso, Cadence Spectre, Cadence ADE-L, MATLAB, SimpleScalar Simulator, Cacti5.3 Simulator, Real estate estimator tool, Protel99SE, Keil \u00b5Vision, PSIM simulation tool, Winfiol, Citrix \n \n2. Languages: VHDL, Verilog, Perl, TCL scripting, SystemRDL, Windows Programming in MSDEV, 32 bit C/C++(Microsoft Visual Studios), Embedded C \n \n3.Operating Systems: Windows XP, VISTA, Windows 7, Unix. I am Abhishek Verma, CPU SoC Digital Design Engineer at Intel. I did my Masters Student in Electrical Engineering from University of Southern California and I am currently working with Intel Corporation at Hillsboro, Oregon. \n \nEmail : abhiverma812@gmail.com \n \nSpecialties:  \n \n1. EDA Tools : Xilinx ISE, Modelsim SE, Cadence NCSim Suite, Synopsys Design Compiler, Synopsys Primetime, Cadence Logic Equivalence Check, Cadence SOC Encounter,Cadence - Composer Schematic and Virtuoso, Cadence Spectre, Cadence ADE-L, MATLAB, SimpleScalar Simulator, Cacti5.3 Simulator, Real estate estimator tool, Protel99SE, Keil \u00b5Vision, PSIM simulation tool, Winfiol, Citrix \n \n2. Languages: VHDL, Verilog, Perl, TCL scripting, SystemRDL, Windows Programming in MSDEV, 32 bit C/C++(Microsoft Visual Studios), Embedded C \n \n3.Operating Systems: Windows XP, VISTA, Windows 7, Unix. I am Abhishek Verma, CPU SoC Digital Design Engineer at Intel. I did my Masters Student in Electrical Engineering from University of Southern California and I am currently working with Intel Corporation at Hillsboro, Oregon. \n \nEmail : abhiverma812@gmail.com \n \nSpecialties:  \n \n1. EDA Tools : Xilinx ISE, Modelsim SE, Cadence NCSim Suite, Synopsys Design Compiler, Synopsys Primetime, Cadence Logic Equivalence Check, Cadence SOC Encounter,Cadence - Composer Schematic and Virtuoso, Cadence Spectre, Cadence ADE-L, MATLAB, SimpleScalar Simulator, Cacti5.3 Simulator, Real estate estimator tool, Protel99SE, Keil \u00b5Vision, PSIM simulation tool, Winfiol, Citrix \n \n2. Languages: VHDL, Verilog, Perl, TCL scripting, SystemRDL, Windows Programming in MSDEV, 32 bit C/C++(Microsoft Visual Studios), Embedded C \n \n3.Operating Systems: Windows XP, VISTA, Windows 7, Unix. Experience CPU SoC Digital Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Hillsboro, Oregon SoC Architect Intern Intel Corporation January 2013  \u2013  May 2013  (5 months) United States 1. Working with Intel\u2019s Architecture Group, writing perl scripts for updating and maintaining register database for various Intel\u2019s SOC architectures. \n \n2. Working on Perl scripts for automatic update of security information in each register file (SystemRDL format) in SoC repository. Repository consists of more than 10000 registers. \n \n3. Working on Perl scripts which can automatically renew expiring membership of employees for various UNIX groups. \n \n4. Updating register HSD\u2019s (high speed database) and generating weekly snapshots using Perl scripts. \n \n5. Working in close coordination with RTL design and verification team for latest updates and requirements. Student Worker at USC Career Center University of Southern California August 2012  \u2013  December 2012  (5 months) University of Southern California Managed On-Campus Recruiting Program\u2019s Employer information session at USC Career Center. Responsible for presentation room(s) set up and laptop & LCD Projector troubleshooting. Student Worker at Computer Science Department University of Southern California March 2012  \u2013  December 2012  (10 months) USC Computer Science Department Worked as student worker at administrative office of Computer Science department of USC.  \nResponsible for managing accounts and paycheck information of professors and students. Ericsson India Private Limited Ericsson September 2009  \u2013  December 2010  (1 year 4 months) 1. Worked on BASE STATION SUBSYTEM (BSS) to make call analysis and troubleshooting of various nodes on Ericsson platform including Central Processor, Adjunct Processor (I/O system, APG40 & APG43), Regional Processor. \n \n2. Worked on CSRs (Customer Service Request) to maintain SLA\u2019s (Service Level Agreements) & WLA\u2019s (Work Level Agreements). Provided technical maintenance for error free working on live nodes. Handled various emergency situations including outage of IO data, lost connectivity, packet loss, GPRS dis-connectivity etc.  \n \n3. Performed network upgrades and updates on live network for whole region. Was responsible for solving all pre-launch network issues of new telecom operators in India region.  \n \n4. Received FALCON ACE AWARD for the work of business excellence for Q4, 2009 \n \n5.Completed certification and diploma from Ericsson for IP Network Applications Project Trainee Miracle Technologies August 2009  \u2013  December 2009  (5 months) Noida Area, India Worked on advanced embedded systems & Windows Applications (RTOS and C, C++ Language (32 bit compiler)) Industrial Training Associated electronics research foundation(A.E.R.F) June 2008  \u2013  December 2008  (7 months) Undergone seven months Industrial Training from 04th June 2008 to 31st Dec 2008 at Associated Electronics Research Foundation (A.E.R.F.), Noida & worked on embedded system (micro-controller-AT89C52) and PCB Designing (using PROTEL99SE). CPU SoC Digital Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Hillsboro, Oregon CPU SoC Digital Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Hillsboro, Oregon SoC Architect Intern Intel Corporation January 2013  \u2013  May 2013  (5 months) United States 1. Working with Intel\u2019s Architecture Group, writing perl scripts for updating and maintaining register database for various Intel\u2019s SOC architectures. \n \n2. Working on Perl scripts for automatic update of security information in each register file (SystemRDL format) in SoC repository. Repository consists of more than 10000 registers. \n \n3. Working on Perl scripts which can automatically renew expiring membership of employees for various UNIX groups. \n \n4. Updating register HSD\u2019s (high speed database) and generating weekly snapshots using Perl scripts. \n \n5. Working in close coordination with RTL design and verification team for latest updates and requirements. SoC Architect Intern Intel Corporation January 2013  \u2013  May 2013  (5 months) United States 1. Working with Intel\u2019s Architecture Group, writing perl scripts for updating and maintaining register database for various Intel\u2019s SOC architectures. \n \n2. Working on Perl scripts for automatic update of security information in each register file (SystemRDL format) in SoC repository. Repository consists of more than 10000 registers. \n \n3. Working on Perl scripts which can automatically renew expiring membership of employees for various UNIX groups. \n \n4. Updating register HSD\u2019s (high speed database) and generating weekly snapshots using Perl scripts. \n \n5. Working in close coordination with RTL design and verification team for latest updates and requirements. Student Worker at USC Career Center University of Southern California August 2012  \u2013  December 2012  (5 months) University of Southern California Managed On-Campus Recruiting Program\u2019s Employer information session at USC Career Center. Responsible for presentation room(s) set up and laptop & LCD Projector troubleshooting. Student Worker at USC Career Center University of Southern California August 2012  \u2013  December 2012  (5 months) University of Southern California Managed On-Campus Recruiting Program\u2019s Employer information session at USC Career Center. Responsible for presentation room(s) set up and laptop & LCD Projector troubleshooting. Student Worker at Computer Science Department University of Southern California March 2012  \u2013  December 2012  (10 months) USC Computer Science Department Worked as student worker at administrative office of Computer Science department of USC.  \nResponsible for managing accounts and paycheck information of professors and students. Student Worker at Computer Science Department University of Southern California March 2012  \u2013  December 2012  (10 months) USC Computer Science Department Worked as student worker at administrative office of Computer Science department of USC.  \nResponsible for managing accounts and paycheck information of professors and students. Ericsson India Private Limited Ericsson September 2009  \u2013  December 2010  (1 year 4 months) 1. Worked on BASE STATION SUBSYTEM (BSS) to make call analysis and troubleshooting of various nodes on Ericsson platform including Central Processor, Adjunct Processor (I/O system, APG40 & APG43), Regional Processor. \n \n2. Worked on CSRs (Customer Service Request) to maintain SLA\u2019s (Service Level Agreements) & WLA\u2019s (Work Level Agreements). Provided technical maintenance for error free working on live nodes. Handled various emergency situations including outage of IO data, lost connectivity, packet loss, GPRS dis-connectivity etc.  \n \n3. Performed network upgrades and updates on live network for whole region. Was responsible for solving all pre-launch network issues of new telecom operators in India region.  \n \n4. Received FALCON ACE AWARD for the work of business excellence for Q4, 2009 \n \n5.Completed certification and diploma from Ericsson for IP Network Applications Ericsson India Private Limited Ericsson September 2009  \u2013  December 2010  (1 year 4 months) 1. Worked on BASE STATION SUBSYTEM (BSS) to make call analysis and troubleshooting of various nodes on Ericsson platform including Central Processor, Adjunct Processor (I/O system, APG40 & APG43), Regional Processor. \n \n2. Worked on CSRs (Customer Service Request) to maintain SLA\u2019s (Service Level Agreements) & WLA\u2019s (Work Level Agreements). Provided technical maintenance for error free working on live nodes. Handled various emergency situations including outage of IO data, lost connectivity, packet loss, GPRS dis-connectivity etc.  \n \n3. Performed network upgrades and updates on live network for whole region. Was responsible for solving all pre-launch network issues of new telecom operators in India region.  \n \n4. Received FALCON ACE AWARD for the work of business excellence for Q4, 2009 \n \n5.Completed certification and diploma from Ericsson for IP Network Applications Project Trainee Miracle Technologies August 2009  \u2013  December 2009  (5 months) Noida Area, India Worked on advanced embedded systems & Windows Applications (RTOS and C, C++ Language (32 bit compiler)) Project Trainee Miracle Technologies August 2009  \u2013  December 2009  (5 months) Noida Area, India Worked on advanced embedded systems & Windows Applications (RTOS and C, C++ Language (32 bit compiler)) Industrial Training Associated electronics research foundation(A.E.R.F) June 2008  \u2013  December 2008  (7 months) Undergone seven months Industrial Training from 04th June 2008 to 31st Dec 2008 at Associated Electronics Research Foundation (A.E.R.F.), Noida & worked on embedded system (micro-controller-AT89C52) and PCB Designing (using PROTEL99SE). Industrial Training Associated electronics research foundation(A.E.R.F) June 2008  \u2013  December 2008  (7 months) Undergone seven months Industrial Training from 04th June 2008 to 31st Dec 2008 at Associated Electronics Research Foundation (A.E.R.F.), Noida & worked on embedded system (micro-controller-AT89C52) and PCB Designing (using PROTEL99SE). Languages English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills RTL IP Integration Perl TCL Verilog VHDL VLSI Xilinx ISE C++ ModelSim ASIC Computer Architecture Integrated Circuit... Embedded C Static Timing Analysis Digital Electronics SoC Embedded Systems Tomasulo algorithm with... Out of Order Execution Layout Pipeline Design Microarchitecture Parallel Computing Logic Design Multi-core RTL coding Socket Programming Cadence Simulations Tomasulo Algorithms Logical effort Cadence Version 6.1-... Modelsim PE Protel 99SE MATLAB WINFIOL Citrix layout designing Windows Programming XP Windows 7 Cadence Virtuoso See 27+ \u00a0 \u00a0 See less Skills  RTL IP Integration Perl TCL Verilog VHDL VLSI Xilinx ISE C++ ModelSim ASIC Computer Architecture Integrated Circuit... Embedded C Static Timing Analysis Digital Electronics SoC Embedded Systems Tomasulo algorithm with... Out of Order Execution Layout Pipeline Design Microarchitecture Parallel Computing Logic Design Multi-core RTL coding Socket Programming Cadence Simulations Tomasulo Algorithms Logical effort Cadence Version 6.1-... Modelsim PE Protel 99SE MATLAB WINFIOL Citrix layout designing Windows Programming XP Windows 7 Cadence Virtuoso See 27+ \u00a0 \u00a0 See less RTL IP Integration Perl TCL Verilog VHDL VLSI Xilinx ISE C++ ModelSim ASIC Computer Architecture Integrated Circuit... Embedded C Static Timing Analysis Digital Electronics SoC Embedded Systems Tomasulo algorithm with... Out of Order Execution Layout Pipeline Design Microarchitecture Parallel Computing Logic Design Multi-core RTL coding Socket Programming Cadence Simulations Tomasulo Algorithms Logical effort Cadence Version 6.1-... Modelsim PE Protel 99SE MATLAB WINFIOL Citrix layout designing Windows Programming XP Windows 7 Cadence Virtuoso See 27+ \u00a0 \u00a0 See less RTL IP Integration Perl TCL Verilog VHDL VLSI Xilinx ISE C++ ModelSim ASIC Computer Architecture Integrated Circuit... Embedded C Static Timing Analysis Digital Electronics SoC Embedded Systems Tomasulo algorithm with... Out of Order Execution Layout Pipeline Design Microarchitecture Parallel Computing Logic Design Multi-core RTL coding Socket Programming Cadence Simulations Tomasulo Algorithms Logical effort Cadence Version 6.1-... Modelsim PE Protel 99SE MATLAB WINFIOL Citrix layout designing Windows Programming XP Windows 7 Cadence Virtuoso See 27+ \u00a0 \u00a0 See less Education University of Southern California Masters,  Electrical Engineering- with Majors in VLSI and Computer Architecture , 3.63 2011  \u2013 2013 Activities and Societies:\u00a0 1. Member of USC Photography Club.\n2. Active member of USC Association of Indian Students (AIS) Y.M.C.A. Institute Of Engineering, Faridabad B.Tech,  Electronics & Communication Engineering , 75.71% 2005  \u2013 2009 DAV Public School, Sector-14, Faridabad CBSE,  Non Medical 1996  \u2013 2005 University of Southern California Masters,  Electrical Engineering- with Majors in VLSI and Computer Architecture , 3.63 2011  \u2013 2013 Activities and Societies:\u00a0 1. Member of USC Photography Club.\n2. Active member of USC Association of Indian Students (AIS) University of Southern California Masters,  Electrical Engineering- with Majors in VLSI and Computer Architecture , 3.63 2011  \u2013 2013 Activities and Societies:\u00a0 1. Member of USC Photography Club.\n2. Active member of USC Association of Indian Students (AIS) University of Southern California Masters,  Electrical Engineering- with Majors in VLSI and Computer Architecture , 3.63 2011  \u2013 2013 Activities and Societies:\u00a0 1. Member of USC Photography Club.\n2. Active member of USC Association of Indian Students (AIS) Y.M.C.A. Institute Of Engineering, Faridabad B.Tech,  Electronics & Communication Engineering , 75.71% 2005  \u2013 2009 Y.M.C.A. Institute Of Engineering, Faridabad B.Tech,  Electronics & Communication Engineering , 75.71% 2005  \u2013 2009 Y.M.C.A. Institute Of Engineering, Faridabad B.Tech,  Electronics & Communication Engineering , 75.71% 2005  \u2013 2009 DAV Public School, Sector-14, Faridabad CBSE,  Non Medical 1996  \u2013 2005 DAV Public School, Sector-14, Faridabad CBSE,  Non Medical 1996  \u2013 2005 DAV Public School, Sector-14, Faridabad CBSE,  Non Medical 1996  \u2013 2005 Honors & Awards Additional Honors & Awards Falcon Ace Award from Ericsson India Pvt Ltd for work of business excellence for Q4 2009. Additional Honors & Awards Falcon Ace Award from Ericsson India Pvt Ltd for work of business excellence for Q4 2009. Additional Honors & Awards Falcon Ace Award from Ericsson India Pvt Ltd for work of business excellence for Q4 2009. Additional Honors & Awards Falcon Ace Award from Ericsson India Pvt Ltd for work of business excellence for Q4 2009. ", "Experience Senior Digital Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Chandler, AZ Senior Digital Design Engineer Fujitsu Semicondutor Limited (FSWP) June 2010  \u2013  July 2013  (3 years 2 months) Senior Digital Design Engineer Fujitsu Microelectronics Limited April 2009  \u2013  June 2010  (1 year 3 months) Digital Design Engineer Freescale Semiconductor June 2005  \u2013  April 2009  (3 years 11 months) Senior Digital Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Chandler, AZ Senior Digital Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Chandler, AZ Senior Digital Design Engineer Fujitsu Semicondutor Limited (FSWP) June 2010  \u2013  July 2013  (3 years 2 months) Senior Digital Design Engineer Fujitsu Semicondutor Limited (FSWP) June 2010  \u2013  July 2013  (3 years 2 months) Senior Digital Design Engineer Fujitsu Microelectronics Limited April 2009  \u2013  June 2010  (1 year 3 months) Senior Digital Design Engineer Fujitsu Microelectronics Limited April 2009  \u2013  June 2010  (1 year 3 months) Digital Design Engineer Freescale Semiconductor June 2005  \u2013  April 2009  (3 years 11 months) Digital Design Engineer Freescale Semiconductor June 2005  \u2013  April 2009  (3 years 11 months) Languages English Native or bilingual proficiency Hindi Native or bilingual proficiency Gujarati Native or bilingual proficiency Malayalam Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Gujarati Native or bilingual proficiency Malayalam Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Gujarati Native or bilingual proficiency Malayalam Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills IC Mixed Signal SoC Verilog Analog Circuit Design ASIC Static Timing Analysis CMOS Integrated Circuit... RTL design VLSI Embedded Systems Skills  IC Mixed Signal SoC Verilog Analog Circuit Design ASIC Static Timing Analysis CMOS Integrated Circuit... RTL design VLSI Embedded Systems IC Mixed Signal SoC Verilog Analog Circuit Design ASIC Static Timing Analysis CMOS Integrated Circuit... RTL design VLSI Embedded Systems IC Mixed Signal SoC Verilog Analog Circuit Design ASIC Static Timing Analysis CMOS Integrated Circuit... RTL design VLSI Embedded Systems Education University of Arizona Master of Science,  Electrical and Computer Engineering 2002  \u2013 2005 Gujarat University Bachelor of Engineering,  Electronics and Communication Engineering 1998  \u2013 2002 University of Arizona Master of Science,  Electrical and Computer Engineering 2002  \u2013 2005 University of Arizona Master of Science,  Electrical and Computer Engineering 2002  \u2013 2005 University of Arizona Master of Science,  Electrical and Computer Engineering 2002  \u2013 2005 Gujarat University Bachelor of Engineering,  Electronics and Communication Engineering 1998  \u2013 2002 Gujarat University Bachelor of Engineering,  Electronics and Communication Engineering 1998  \u2013 2002 Gujarat University Bachelor of Engineering,  Electronics and Communication Engineering 1998  \u2013 2002 ", "Summary Digital and Mixed Signal Designer, with emphasis on Clock Generation Circuits for SoCs,, Microprocessors, and High Speed Links. Summary Digital and Mixed Signal Designer, with emphasis on Clock Generation Circuits for SoCs,, Microprocessors, and High Speed Links. Digital and Mixed Signal Designer, with emphasis on Clock Generation Circuits for SoCs,, Microprocessors, and High Speed Links. Digital and Mixed Signal Designer, with emphasis on Clock Generation Circuits for SoCs,, Microprocessors, and High Speed Links. Experience Digital Design Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Hillsboro, Oregon Digital Design Engineer Intel Corporation October 2010  \u2013  October 2013  (3 years 1 month) Cairo Graduate Research Student Nanoelectronic Integrated Systems Center August 2010  \u2013  December 2011  (1 year 5 months) Cairo Research on designing high performance All Digital PLLs for frequency synthesis and clock generation. Graduate Intern Intel Corporation June 2009  \u2013  June 2010  (1 year 1 month) Portland, Oregon Area Design of high performance digital PLLs for clock generation Digital Design Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Hillsboro, Oregon Digital Design Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Hillsboro, Oregon Digital Design Engineer Intel Corporation October 2010  \u2013  October 2013  (3 years 1 month) Cairo Digital Design Engineer Intel Corporation October 2010  \u2013  October 2013  (3 years 1 month) Cairo Graduate Research Student Nanoelectronic Integrated Systems Center August 2010  \u2013  December 2011  (1 year 5 months) Cairo Research on designing high performance All Digital PLLs for frequency synthesis and clock generation. Graduate Research Student Nanoelectronic Integrated Systems Center August 2010  \u2013  December 2011  (1 year 5 months) Cairo Research on designing high performance All Digital PLLs for frequency synthesis and clock generation. Graduate Intern Intel Corporation June 2009  \u2013  June 2010  (1 year 1 month) Portland, Oregon Area Design of high performance digital PLLs for clock generation Graduate Intern Intel Corporation June 2009  \u2013  June 2010  (1 year 1 month) Portland, Oregon Area Design of high performance digital PLLs for clock generation Skills Electronics IC RTL design ModelSim ASIC Verilog Xilinx FPGA VHDL Digital Design Digital Electronics Microprocessors Mixed Signal Microelectronics Electrical Engineering VLSI Cadence Virtuoso Circuit Design Integrated Circuit... SoC Signal Processing Logic Synthesis Computer Architecture Matlab Microcontrollers Analog Circuit Design SystemVerilog Cadence EDA C Digital Signal... Simulations TCL Simulink CMOS RTL Design See 21+ \u00a0 \u00a0 See less Skills  Electronics IC RTL design ModelSim ASIC Verilog Xilinx FPGA VHDL Digital Design Digital Electronics Microprocessors Mixed Signal Microelectronics Electrical Engineering VLSI Cadence Virtuoso Circuit Design Integrated Circuit... SoC Signal Processing Logic Synthesis Computer Architecture Matlab Microcontrollers Analog Circuit Design SystemVerilog Cadence EDA C Digital Signal... Simulations TCL Simulink CMOS RTL Design See 21+ \u00a0 \u00a0 See less Electronics IC RTL design ModelSim ASIC Verilog Xilinx FPGA VHDL Digital Design Digital Electronics Microprocessors Mixed Signal Microelectronics Electrical Engineering VLSI Cadence Virtuoso Circuit Design Integrated Circuit... SoC Signal Processing Logic Synthesis Computer Architecture Matlab Microcontrollers Analog Circuit Design SystemVerilog Cadence EDA C Digital Signal... Simulations TCL Simulink CMOS RTL Design See 21+ \u00a0 \u00a0 See less Electronics IC RTL design ModelSim ASIC Verilog Xilinx FPGA VHDL Digital Design Digital Electronics Microprocessors Mixed Signal Microelectronics Electrical Engineering VLSI Cadence Virtuoso Circuit Design Integrated Circuit... SoC Signal Processing Logic Synthesis Computer Architecture Matlab Microcontrollers Analog Circuit Design SystemVerilog Cadence EDA C Digital Signal... Simulations TCL Simulink CMOS RTL Design See 21+ \u00a0 \u00a0 See less Education Nile University M.Sc,  Microelectronics 2008  \u2013 2011 Alexandria University Bachelor's Degree,  Electrical Engineering 2003  \u2013 2008 Nile University M.Sc,  Microelectronics 2008  \u2013 2011 Nile University M.Sc,  Microelectronics 2008  \u2013 2011 Nile University M.Sc,  Microelectronics 2008  \u2013 2011 Alexandria University Bachelor's Degree,  Electrical Engineering 2003  \u2013 2008 Alexandria University Bachelor's Degree,  Electrical Engineering 2003  \u2013 2008 Alexandria University Bachelor's Degree,  Electrical Engineering 2003  \u2013 2008 ", "Experience Digital Design Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Greater Chicago Area Digital Design Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Greater Chicago Area Digital Design Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Greater Chicago Area Skills Electrical Engineering Timing Closure rtl design Verilog vhdl ASIC Debugging Digital Signal... FPGA RTL Design Semiconductors SoC VHDL Skills  Electrical Engineering Timing Closure rtl design Verilog vhdl ASIC Debugging Digital Signal... FPGA RTL Design Semiconductors SoC VHDL Electrical Engineering Timing Closure rtl design Verilog vhdl ASIC Debugging Digital Signal... FPGA RTL Design Semiconductors SoC VHDL Electrical Engineering Timing Closure rtl design Verilog vhdl ASIC Debugging Digital Signal... FPGA RTL Design Semiconductors SoC VHDL Education University of Illinois at Urbana-Champaign Master of Science (M.S.) University of Illinois at Urbana-Champaign Bachelor of Science (B.S.) University of Illinois at Urbana-Champaign Master of Science (M.S.) University of Illinois at Urbana-Champaign Master of Science (M.S.) University of Illinois at Urbana-Champaign Master of Science (M.S.) University of Illinois at Urbana-Champaign Bachelor of Science (B.S.) University of Illinois at Urbana-Champaign Bachelor of Science (B.S.) University of Illinois at Urbana-Champaign Bachelor of Science (B.S.) ", "Summary Specialties:VLSI Design, Computer Architecture, Mobile/Embedded Systems, Power Management Summary Specialties:VLSI Design, Computer Architecture, Mobile/Embedded Systems, Power Management Specialties:VLSI Design, Computer Architecture, Mobile/Embedded Systems, Power Management Specialties:VLSI Design, Computer Architecture, Mobile/Embedded Systems, Power Management Experience Digital Design Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Hillsboro, OR I am currently a digital design engineer in the Device Development Team at Intel. My role is focused on developing microarchitecture and writing RTL to implement features for Intel's future-generation SoC products. CPU Power Validation Engineer Intel Corporation June 2011  \u2013  October 2013  (2 years 5 months) Hillsboro, OR As an engineer on the Thermal & Power Validation (TPV) team, I was responsible for developing and executing power and thermal metrologies in a system environment to assist the product development team in tuning the power recipe for high-volume manufacturing and debug any power or thermal related silicon issues. Specific accomplishments include: \n- Leading the TPV transition to a Python-based automation environment \n- Driving adoption of advanced statistical sampling and analysis techniques throughout TPV metrologies \n- Enabling critical capabilities and leading various aspects of the Haswell project Engineering Intern Vision Research May 2008  \u2013  August 2008  (4 months) Developed LabVIEW software to verify the pixel uniformity of the V7.3 imaging sensor as well as for camera environmental testing using the TestEquity 1007 environmental chamber. \n \nPerformed in-depth study of image capture timing as related to the software-generated frame time stamp. Co-authored a report summarizing the findings that was submitted to customers. Test Engineering Intern Dialogic May 2007  \u2013  August 2007  (4 months) Designed and coded a database used to organize system test results and provide a sophisticated test reporting capability. \n \nDebugged and fixed system test code to ensure correct functionality. Optimized test code for performance to significantly reduce execution times. Intern DSPCon June 2005  \u2013  August 2005  (3 months) Performed tests, repairs, and inspections on a variety of DSP PCBs. \n \nSubstantially enhanced existing Microsoft Excel inventory system by employing Visual Basic macros used to organize and prioritize corporate inventory items. Digital Design Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Hillsboro, OR I am currently a digital design engineer in the Device Development Team at Intel. My role is focused on developing microarchitecture and writing RTL to implement features for Intel's future-generation SoC products. Digital Design Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Hillsboro, OR I am currently a digital design engineer in the Device Development Team at Intel. My role is focused on developing microarchitecture and writing RTL to implement features for Intel's future-generation SoC products. CPU Power Validation Engineer Intel Corporation June 2011  \u2013  October 2013  (2 years 5 months) Hillsboro, OR As an engineer on the Thermal & Power Validation (TPV) team, I was responsible for developing and executing power and thermal metrologies in a system environment to assist the product development team in tuning the power recipe for high-volume manufacturing and debug any power or thermal related silicon issues. Specific accomplishments include: \n- Leading the TPV transition to a Python-based automation environment \n- Driving adoption of advanced statistical sampling and analysis techniques throughout TPV metrologies \n- Enabling critical capabilities and leading various aspects of the Haswell project CPU Power Validation Engineer Intel Corporation June 2011  \u2013  October 2013  (2 years 5 months) Hillsboro, OR As an engineer on the Thermal & Power Validation (TPV) team, I was responsible for developing and executing power and thermal metrologies in a system environment to assist the product development team in tuning the power recipe for high-volume manufacturing and debug any power or thermal related silicon issues. Specific accomplishments include: \n- Leading the TPV transition to a Python-based automation environment \n- Driving adoption of advanced statistical sampling and analysis techniques throughout TPV metrologies \n- Enabling critical capabilities and leading various aspects of the Haswell project Engineering Intern Vision Research May 2008  \u2013  August 2008  (4 months) Developed LabVIEW software to verify the pixel uniformity of the V7.3 imaging sensor as well as for camera environmental testing using the TestEquity 1007 environmental chamber. \n \nPerformed in-depth study of image capture timing as related to the software-generated frame time stamp. Co-authored a report summarizing the findings that was submitted to customers. Engineering Intern Vision Research May 2008  \u2013  August 2008  (4 months) Developed LabVIEW software to verify the pixel uniformity of the V7.3 imaging sensor as well as for camera environmental testing using the TestEquity 1007 environmental chamber. \n \nPerformed in-depth study of image capture timing as related to the software-generated frame time stamp. Co-authored a report summarizing the findings that was submitted to customers. Test Engineering Intern Dialogic May 2007  \u2013  August 2007  (4 months) Designed and coded a database used to organize system test results and provide a sophisticated test reporting capability. \n \nDebugged and fixed system test code to ensure correct functionality. Optimized test code for performance to significantly reduce execution times. Test Engineering Intern Dialogic May 2007  \u2013  August 2007  (4 months) Designed and coded a database used to organize system test results and provide a sophisticated test reporting capability. \n \nDebugged and fixed system test code to ensure correct functionality. Optimized test code for performance to significantly reduce execution times. Intern DSPCon June 2005  \u2013  August 2005  (3 months) Performed tests, repairs, and inspections on a variety of DSP PCBs. \n \nSubstantially enhanced existing Microsoft Excel inventory system by employing Visual Basic macros used to organize and prioritize corporate inventory items. Intern DSPCon June 2005  \u2013  August 2005  (3 months) Performed tests, repairs, and inspections on a variety of DSP PCBs. \n \nSubstantially enhanced existing Microsoft Excel inventory system by employing Visual Basic macros used to organize and prioritize corporate inventory items. Skills Computer Architecture Skills  Computer Architecture Computer Architecture Computer Architecture Education University of California, Santa Barbara M.S.,  Computer Engineering 2009  \u2013 2011 My academic interests include: low power VLSI design (architectures and circuits), computer architecture, digital design, mobile/embedded hardware/software, and reconfigurable computing. \n \nOverseen by Professor Tim Cheng, my master's thesis was focused on developing a novel methodology for synthesizing power consumption models for mobile systems-on-chip. This methodology enables application developers to quickly and easily (and accurately) predict power consumption for a given application prior to writing code. This work will invariably help continue the push of mobile systems into more general purpose computing applications. Activities and Societies:\u00a0 IEEE Bucknell University B.S.,  Electrical Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 IEEE ,  EE Department Lab TA ,  Club Soccer Team University of California, Santa Barbara M.S.,  Computer Engineering 2009  \u2013 2011 My academic interests include: low power VLSI design (architectures and circuits), computer architecture, digital design, mobile/embedded hardware/software, and reconfigurable computing. \n \nOverseen by Professor Tim Cheng, my master's thesis was focused on developing a novel methodology for synthesizing power consumption models for mobile systems-on-chip. This methodology enables application developers to quickly and easily (and accurately) predict power consumption for a given application prior to writing code. This work will invariably help continue the push of mobile systems into more general purpose computing applications. Activities and Societies:\u00a0 IEEE University of California, Santa Barbara M.S.,  Computer Engineering 2009  \u2013 2011 My academic interests include: low power VLSI design (architectures and circuits), computer architecture, digital design, mobile/embedded hardware/software, and reconfigurable computing. \n \nOverseen by Professor Tim Cheng, my master's thesis was focused on developing a novel methodology for synthesizing power consumption models for mobile systems-on-chip. This methodology enables application developers to quickly and easily (and accurately) predict power consumption for a given application prior to writing code. This work will invariably help continue the push of mobile systems into more general purpose computing applications. Activities and Societies:\u00a0 IEEE University of California, Santa Barbara M.S.,  Computer Engineering 2009  \u2013 2011 My academic interests include: low power VLSI design (architectures and circuits), computer architecture, digital design, mobile/embedded hardware/software, and reconfigurable computing. \n \nOverseen by Professor Tim Cheng, my master's thesis was focused on developing a novel methodology for synthesizing power consumption models for mobile systems-on-chip. This methodology enables application developers to quickly and easily (and accurately) predict power consumption for a given application prior to writing code. This work will invariably help continue the push of mobile systems into more general purpose computing applications. Activities and Societies:\u00a0 IEEE Bucknell University B.S.,  Electrical Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 IEEE ,  EE Department Lab TA ,  Club Soccer Team Bucknell University B.S.,  Electrical Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 IEEE ,  EE Department Lab TA ,  Club Soccer Team Bucknell University B.S.,  Electrical Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 IEEE ,  EE Department Lab TA ,  Club Soccer Team ", "Experience Digital Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Bengaluru Area, India GET Idea Cellular Ltd July 2011  \u2013  April 2012  (10 months) cochin GET Graduate Engineer Trainee Idea Cellular Ltd July 2011  \u2013  April 2012  (10 months) Digital Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Bengaluru Area, India Digital Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Bengaluru Area, India GET Idea Cellular Ltd July 2011  \u2013  April 2012  (10 months) cochin GET GET Idea Cellular Ltd July 2011  \u2013  April 2012  (10 months) cochin GET Graduate Engineer Trainee Idea Cellular Ltd July 2011  \u2013  April 2012  (10 months) Graduate Engineer Trainee Idea Cellular Ltd July 2011  \u2013  April 2012  (10 months) Skills C C++ Matlab Programming VLSI Skills  C C++ Matlab Programming VLSI C C++ Matlab Programming VLSI C C++ Matlab Programming VLSI Education Indian Institute of Technology, Kanpur Master of Technology (MTech),  Microelectronics, VLSI and Display Technology 2013  \u2013 2015 Malaviya National Institute of Technology Bachelor of Technology (BTech),  Electrical , Electronics and Communications Engineering 2007  \u2013 2011 DAV Public School Indian Institute of Technology, Kanpur Master of Technology (MTech),  Microelectronics, VLSI and Display Technology 2013  \u2013 2015 Indian Institute of Technology, Kanpur Master of Technology (MTech),  Microelectronics, VLSI and Display Technology 2013  \u2013 2015 Indian Institute of Technology, Kanpur Master of Technology (MTech),  Microelectronics, VLSI and Display Technology 2013  \u2013 2015 Malaviya National Institute of Technology Bachelor of Technology (BTech),  Electrical , Electronics and Communications Engineering 2007  \u2013 2011 Malaviya National Institute of Technology Bachelor of Technology (BTech),  Electrical , Electronics and Communications Engineering 2007  \u2013 2011 Malaviya National Institute of Technology Bachelor of Technology (BTech),  Electrical , Electronics and Communications Engineering 2007  \u2013 2011 DAV Public School DAV Public School DAV Public School ", "Experience Digital Design Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Bangalore Digital Design Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Bangalore Digital Design Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Bangalore Skills Static Timing Analysis Physical Design VHDL Digital Electronics Skills  Static Timing Analysis Physical Design VHDL Digital Electronics Static Timing Analysis Physical Design VHDL Digital Electronics Static Timing Analysis Physical Design VHDL Digital Electronics Education National Institute of Technology Calicut Master of Technology (M.Tech.),  Microelectronics and VLSI Systems 2011  \u2013 2013 St. Joseph's college of engg nd technology B.Tech,  electronics and communication engineering 2006  \u2013 2010 won the iste best student award in kerala section for the year 2009 Activities and Societies:\u00a0 IEEE ,  ISTE marygiri public school 1998  \u2013 2006 National Institute of Technology Calicut Master of Technology (M.Tech.),  Microelectronics and VLSI Systems 2011  \u2013 2013 National Institute of Technology Calicut Master of Technology (M.Tech.),  Microelectronics and VLSI Systems 2011  \u2013 2013 National Institute of Technology Calicut Master of Technology (M.Tech.),  Microelectronics and VLSI Systems 2011  \u2013 2013 St. Joseph's college of engg nd technology B.Tech,  electronics and communication engineering 2006  \u2013 2010 won the iste best student award in kerala section for the year 2009 Activities and Societies:\u00a0 IEEE ,  ISTE St. Joseph's college of engg nd technology B.Tech,  electronics and communication engineering 2006  \u2013 2010 won the iste best student award in kerala section for the year 2009 Activities and Societies:\u00a0 IEEE ,  ISTE St. Joseph's college of engg nd technology B.Tech,  electronics and communication engineering 2006  \u2013 2010 won the iste best student award in kerala section for the year 2009 Activities and Societies:\u00a0 IEEE ,  ISTE marygiri public school 1998  \u2013 2006 marygiri public school 1998  \u2013 2006 marygiri public school 1998  \u2013 2006 ", "Experience Digital Design Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Bengaluru Area, India As a digital design engineer, I am responsible for evaluation and implementing of power and performance features for next generation processors from Architectural specs to backend design convergance. Digital Design Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Bengaluru Area, India As a digital design engineer, I am responsible for evaluation and implementing of power and performance features for next generation processors from Architectural specs to backend design convergance. Digital Design Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Bengaluru Area, India As a digital design engineer, I am responsible for evaluation and implementing of power and performance features for next generation processors from Architectural specs to backend design convergance. Skills ASIC Cadence Virtuoso VLSI Verilog Static Timing Analysis SoC C VHDL Embedded Systems Semiconductors CMOS RTL Design Simulations Skills  ASIC Cadence Virtuoso VLSI Verilog Static Timing Analysis SoC C VHDL Embedded Systems Semiconductors CMOS RTL Design Simulations ASIC Cadence Virtuoso VLSI Verilog Static Timing Analysis SoC C VHDL Embedded Systems Semiconductors CMOS RTL Design Simulations ASIC Cadence Virtuoso VLSI Verilog Static Timing Analysis SoC C VHDL Embedded Systems Semiconductors CMOS RTL Design Simulations Education National Institute of Technology Warangal 2008  \u2013 2010 TRR college of engineering National Institute of Technology Warangal 2008  \u2013 2010 National Institute of Technology Warangal 2008  \u2013 2010 National Institute of Technology Warangal 2008  \u2013 2010 TRR college of engineering TRR college of engineering TRR college of engineering ", "Experience Digital Design Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Austin, Texas Area Sr.IC Design Engineer Motorola Mobility September 2010  \u2013  January 2013  (2 years 5 months) Technical specialist Wipro Technologies November 2004  \u2013  August 2010  (5 years 10 months) Senior Project Engineer Tata Elxsi June 2000  \u2013  November 2004  (4 years 6 months) Verification Engineer ARC International 2003  \u2013  2004  (1 year) Digital Design Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Austin, Texas Area Digital Design Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Austin, Texas Area Sr.IC Design Engineer Motorola Mobility September 2010  \u2013  January 2013  (2 years 5 months) Sr.IC Design Engineer Motorola Mobility September 2010  \u2013  January 2013  (2 years 5 months) Technical specialist Wipro Technologies November 2004  \u2013  August 2010  (5 years 10 months) Technical specialist Wipro Technologies November 2004  \u2013  August 2010  (5 years 10 months) Senior Project Engineer Tata Elxsi June 2000  \u2013  November 2004  (4 years 6 months) Senior Project Engineer Tata Elxsi June 2000  \u2013  November 2004  (4 years 6 months) Verification Engineer ARC International 2003  \u2013  2004  (1 year) Verification Engineer ARC International 2003  \u2013  2004  (1 year) Skills SoC Software Project... Scripting Verilog Perl ClearCase Embedded Systems Debugging C Embedded Software TCL Unix ASIC ARM C++ Functional Verification SystemVerilog RTOS VHDL Device Drivers Linux Firmware FPGA Semiconductors Integrated Circuit... See 10+ \u00a0 \u00a0 See less Skills  SoC Software Project... Scripting Verilog Perl ClearCase Embedded Systems Debugging C Embedded Software TCL Unix ASIC ARM C++ Functional Verification SystemVerilog RTOS VHDL Device Drivers Linux Firmware FPGA Semiconductors Integrated Circuit... See 10+ \u00a0 \u00a0 See less SoC Software Project... Scripting Verilog Perl ClearCase Embedded Systems Debugging C Embedded Software TCL Unix ASIC ARM C++ Functional Verification SystemVerilog RTOS VHDL Device Drivers Linux Firmware FPGA Semiconductors Integrated Circuit... See 10+ \u00a0 \u00a0 See less SoC Software Project... Scripting Verilog Perl ClearCase Embedded Systems Debugging C Embedded Software TCL Unix ASIC ARM C++ Functional Verification SystemVerilog RTOS VHDL Device Drivers Linux Firmware FPGA Semiconductors Integrated Circuit... See 10+ \u00a0 \u00a0 See less Education Visvesvaraya Technological University M.Tech,  Electronics 1998  \u2013 2000 Sri Venkateswara University B.Tech,  ECE 1994  \u2013 1998 Visvesvaraya Technological University M.Tech,  Electronics 1998  \u2013 2000 Visvesvaraya Technological University M.Tech,  Electronics 1998  \u2013 2000 Visvesvaraya Technological University M.Tech,  Electronics 1998  \u2013 2000 Sri Venkateswara University B.Tech,  ECE 1994  \u2013 1998 Sri Venkateswara University B.Tech,  ECE 1994  \u2013 1998 Sri Venkateswara University B.Tech,  ECE 1994  \u2013 1998 ", "Summary Digital Design Engineer at Intel Corporation since Oct'2011 \n- Working on pre-SI validation team for Intel's Xeon Servers. \n- Working on emulation models using Synopsis Zebu emulators for validation shift left.  \n \nPast: Systems Engineer at LSI from Feb'2010 to Aug'2011. \n \nCompleted Masters of Science in Electrical Engineering at State University of New York at Stony Brook in 2009. \n \nInterests/Skills: Computer Architecture, Emulation model development, System Verilog, C/C++ programming, Perl/Tcl/Shell scripting, Hardware Validation, Digital Design, DDR3 JEDEC standard, concepts & training algorithms, Designer of real time systems with FPGAs, LabVIEW system designer. Summary Digital Design Engineer at Intel Corporation since Oct'2011 \n- Working on pre-SI validation team for Intel's Xeon Servers. \n- Working on emulation models using Synopsis Zebu emulators for validation shift left.  \n \nPast: Systems Engineer at LSI from Feb'2010 to Aug'2011. \n \nCompleted Masters of Science in Electrical Engineering at State University of New York at Stony Brook in 2009. \n \nInterests/Skills: Computer Architecture, Emulation model development, System Verilog, C/C++ programming, Perl/Tcl/Shell scripting, Hardware Validation, Digital Design, DDR3 JEDEC standard, concepts & training algorithms, Designer of real time systems with FPGAs, LabVIEW system designer. Digital Design Engineer at Intel Corporation since Oct'2011 \n- Working on pre-SI validation team for Intel's Xeon Servers. \n- Working on emulation models using Synopsis Zebu emulators for validation shift left.  \n \nPast: Systems Engineer at LSI from Feb'2010 to Aug'2011. \n \nCompleted Masters of Science in Electrical Engineering at State University of New York at Stony Brook in 2009. \n \nInterests/Skills: Computer Architecture, Emulation model development, System Verilog, C/C++ programming, Perl/Tcl/Shell scripting, Hardware Validation, Digital Design, DDR3 JEDEC standard, concepts & training algorithms, Designer of real time systems with FPGAs, LabVIEW system designer. Digital Design Engineer at Intel Corporation since Oct'2011 \n- Working on pre-SI validation team for Intel's Xeon Servers. \n- Working on emulation models using Synopsis Zebu emulators for validation shift left.  \n \nPast: Systems Engineer at LSI from Feb'2010 to Aug'2011. \n \nCompleted Masters of Science in Electrical Engineering at State University of New York at Stony Brook in 2009. \n \nInterests/Skills: Computer Architecture, Emulation model development, System Verilog, C/C++ programming, Perl/Tcl/Shell scripting, Hardware Validation, Digital Design, DDR3 JEDEC standard, concepts & training algorithms, Designer of real time systems with FPGAs, LabVIEW system designer. Experience Digital Design Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) San Francisco Bay Area I'm a Digital Design Engineer at Intel Corporation working on pre-SI validation of Intel's Xeon Servers. I have worked on bring up of full chip emulation models which involves building emulation models, validating reset, bios, cache/memory/io traffic flows for various configurations and topologies with a quick turnaround time. These emulation models serve as a major validation vehicle for other cluster owners. I have also worked on implementing debug collateral such as various trackers/checkers in emulation and automating various emulation runtime flows to reduce debug overhead.  Systems Engineer LSI Corporation February 2010  \u2013  August 2011  (1 year 7 months) Colorado Springs, Colorado Area 1. Memory Controller and DDR3 training validation in LSI's SAS3108 Controller \u2013 Post-Silicon, Emulation \u2013 FPGA & Palladium \n2. SAS3108 Controller validation software development group \u2013 Team Member. \n3. Training: SAS-SATA training by KnowledgeTek, PCIe training by Mindshare, DDR3 Basic Concepts & Training by LSI Research Assistant Stony Brook University January 2009  \u2013  December 2009  (1 year) Research Assistant at Ultra High Speed Computing Laboratory Product Engineer - Defense Electronics Larsen & Toubro Limited July 2006  \u2013  June 2008  (2 years) FPGA Designer, VHDL programmer, Automation of a testing assembly using LabVIEW, Assistance design engineer for the PMDC servo motor drive Digital Design Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) San Francisco Bay Area I'm a Digital Design Engineer at Intel Corporation working on pre-SI validation of Intel's Xeon Servers. I have worked on bring up of full chip emulation models which involves building emulation models, validating reset, bios, cache/memory/io traffic flows for various configurations and topologies with a quick turnaround time. These emulation models serve as a major validation vehicle for other cluster owners. I have also worked on implementing debug collateral such as various trackers/checkers in emulation and automating various emulation runtime flows to reduce debug overhead.  Digital Design Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) San Francisco Bay Area I'm a Digital Design Engineer at Intel Corporation working on pre-SI validation of Intel's Xeon Servers. I have worked on bring up of full chip emulation models which involves building emulation models, validating reset, bios, cache/memory/io traffic flows for various configurations and topologies with a quick turnaround time. These emulation models serve as a major validation vehicle for other cluster owners. I have also worked on implementing debug collateral such as various trackers/checkers in emulation and automating various emulation runtime flows to reduce debug overhead.  Systems Engineer LSI Corporation February 2010  \u2013  August 2011  (1 year 7 months) Colorado Springs, Colorado Area 1. Memory Controller and DDR3 training validation in LSI's SAS3108 Controller \u2013 Post-Silicon, Emulation \u2013 FPGA & Palladium \n2. SAS3108 Controller validation software development group \u2013 Team Member. \n3. Training: SAS-SATA training by KnowledgeTek, PCIe training by Mindshare, DDR3 Basic Concepts & Training by LSI Systems Engineer LSI Corporation February 2010  \u2013  August 2011  (1 year 7 months) Colorado Springs, Colorado Area 1. Memory Controller and DDR3 training validation in LSI's SAS3108 Controller \u2013 Post-Silicon, Emulation \u2013 FPGA & Palladium \n2. SAS3108 Controller validation software development group \u2013 Team Member. \n3. Training: SAS-SATA training by KnowledgeTek, PCIe training by Mindshare, DDR3 Basic Concepts & Training by LSI Research Assistant Stony Brook University January 2009  \u2013  December 2009  (1 year) Research Assistant at Ultra High Speed Computing Laboratory Research Assistant Stony Brook University January 2009  \u2013  December 2009  (1 year) Research Assistant at Ultra High Speed Computing Laboratory Product Engineer - Defense Electronics Larsen & Toubro Limited July 2006  \u2013  June 2008  (2 years) FPGA Designer, VHDL programmer, Automation of a testing assembly using LabVIEW, Assistance design engineer for the PMDC servo motor drive Product Engineer - Defense Electronics Larsen & Toubro Limited July 2006  \u2013  June 2008  (2 years) FPGA Designer, VHDL programmer, Automation of a testing assembly using LabVIEW, Assistance design engineer for the PMDC servo motor drive Education State University of New York at Stony Brook Master of Science,  Electrical Engineering 2008  \u2013 2009 Maulana Azad National Institute of Technology Bachelors of Technology,  Electronics and communication engineering 2002  \u2013 2006 State University of New York at Stony Brook Master of Science,  Electrical Engineering 2008  \u2013 2009 State University of New York at Stony Brook Master of Science,  Electrical Engineering 2008  \u2013 2009 State University of New York at Stony Brook Master of Science,  Electrical Engineering 2008  \u2013 2009 Maulana Azad National Institute of Technology Bachelors of Technology,  Electronics and communication engineering 2002  \u2013 2006 Maulana Azad National Institute of Technology Bachelors of Technology,  Electronics and communication engineering 2002  \u2013 2006 Maulana Azad National Institute of Technology Bachelors of Technology,  Electronics and communication engineering 2002  \u2013 2006 ", "Experience Digital Design Engineer INTEL Corporation May 2013  \u2013 Present (2 years 4 months) Responsibilities include Timing Analysis,Verilog and system verilog coding Student Portland State University September 2011  \u2013 Present (4 years) Masters Student Portland State University September 2011  \u2013  January 2013  (1 year 5 months) Digital design engineer Intel Corporation 2013  \u2013  2013  (less than a year) Circuit Design Intern INTEL June 2012  \u2013  December 2012  (7 months) Dupont WA Writing RTL code Digital Design Engineer INTEL Corporation May 2013  \u2013 Present (2 years 4 months) Responsibilities include Timing Analysis,Verilog and system verilog coding Digital Design Engineer INTEL Corporation May 2013  \u2013 Present (2 years 4 months) Responsibilities include Timing Analysis,Verilog and system verilog coding Student Portland State University September 2011  \u2013 Present (4 years) Student Portland State University September 2011  \u2013 Present (4 years) Masters Student Portland State University September 2011  \u2013  January 2013  (1 year 5 months) Masters Student Portland State University September 2011  \u2013  January 2013  (1 year 5 months) Digital design engineer Intel Corporation 2013  \u2013  2013  (less than a year) Digital design engineer Intel Corporation 2013  \u2013  2013  (less than a year) Circuit Design Intern INTEL June 2012  \u2013  December 2012  (7 months) Dupont WA Writing RTL code Circuit Design Intern INTEL June 2012  \u2013  December 2012  (7 months) Dupont WA Writing RTL code Languages English English English Skills Microsoft Office Microsoft Excel PowerPoint Static Timing Analysis ASIC Low Power Systems Digital IC Design Analog Circuits Verilog System verilog Github Model sim Cadence Virtuoso C++ Formal Verification Verification ModelSim SystemVerilog See 3+ \u00a0 \u00a0 See less Skills  Microsoft Office Microsoft Excel PowerPoint Static Timing Analysis ASIC Low Power Systems Digital IC Design Analog Circuits Verilog System verilog Github Model sim Cadence Virtuoso C++ Formal Verification Verification ModelSim SystemVerilog See 3+ \u00a0 \u00a0 See less Microsoft Office Microsoft Excel PowerPoint Static Timing Analysis ASIC Low Power Systems Digital IC Design Analog Circuits Verilog System verilog Github Model sim Cadence Virtuoso C++ Formal Verification Verification ModelSim SystemVerilog See 3+ \u00a0 \u00a0 See less Microsoft Office Microsoft Excel PowerPoint Static Timing Analysis ASIC Low Power Systems Digital IC Design Analog Circuits Verilog System verilog Github Model sim Cadence Virtuoso C++ Formal Verification Verification ModelSim SystemVerilog See 3+ \u00a0 \u00a0 See less Education Portland State University Masters,  Electrical and computer Engineering 2011  \u2013 2013 Marian Engineering College Bachelor of Science (BS),  Electrical , Electronics and Communications Engineering 2006  \u2013 2010 Portland State University Masters,  Electrical and computer Engineering 2011  \u2013 2013 Portland State University Masters,  Electrical and computer Engineering 2011  \u2013 2013 Portland State University Masters,  Electrical and computer Engineering 2011  \u2013 2013 Marian Engineering College Bachelor of Science (BS),  Electrical , Electronics and Communications Engineering 2006  \u2013 2010 Marian Engineering College Bachelor of Science (BS),  Electrical , Electronics and Communications Engineering 2006  \u2013 2010 Marian Engineering College Bachelor of Science (BS),  Electrical , Electronics and Communications Engineering 2006  \u2013 2010 ", "Experience Digital Design Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Bengaluru Area, India Senior Physical Design Engineer SiCon Design Technologies Pvt. Ltd. July 2013  \u2013  May 2014  (11 months) Bengaluru Area, India ASIC Design Engineer AppsConnect - Now acquired by SiCon Design Technologies November 2011  \u2013  July 2013  (1 year 9 months) Bengaluru Area, India MTS Karnataka Microelectronic Design Centre July 2009  \u2013  November 2011  (2 years 5 months) Manipal Digital Design Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Bengaluru Area, India Digital Design Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Bengaluru Area, India Senior Physical Design Engineer SiCon Design Technologies Pvt. Ltd. July 2013  \u2013  May 2014  (11 months) Bengaluru Area, India Senior Physical Design Engineer SiCon Design Technologies Pvt. Ltd. July 2013  \u2013  May 2014  (11 months) Bengaluru Area, India ASIC Design Engineer AppsConnect - Now acquired by SiCon Design Technologies November 2011  \u2013  July 2013  (1 year 9 months) Bengaluru Area, India ASIC Design Engineer AppsConnect - Now acquired by SiCon Design Technologies November 2011  \u2013  July 2013  (1 year 9 months) Bengaluru Area, India MTS Karnataka Microelectronic Design Centre July 2009  \u2013  November 2011  (2 years 5 months) Manipal MTS Karnataka Microelectronic Design Centre July 2009  \u2013  November 2011  (2 years 5 months) Manipal Skills VLSI ASIC Floorplanning DRC Cadence Virtuoso LVS CMOS Physical Design Cadence Parasitic Extraction Static Timing Analysis Physical Verification Mixed Signal Analog Timing Closure EDA Primetime SoC See 3+ \u00a0 \u00a0 See less Skills  VLSI ASIC Floorplanning DRC Cadence Virtuoso LVS CMOS Physical Design Cadence Parasitic Extraction Static Timing Analysis Physical Verification Mixed Signal Analog Timing Closure EDA Primetime SoC See 3+ \u00a0 \u00a0 See less VLSI ASIC Floorplanning DRC Cadence Virtuoso LVS CMOS Physical Design Cadence Parasitic Extraction Static Timing Analysis Physical Verification Mixed Signal Analog Timing Closure EDA Primetime SoC See 3+ \u00a0 \u00a0 See less VLSI ASIC Floorplanning DRC Cadence Virtuoso LVS CMOS Physical Design Cadence Parasitic Extraction Static Timing Analysis Physical Verification Mixed Signal Analog Timing Closure EDA Primetime SoC See 3+ \u00a0 \u00a0 See less Education Basaveshwar Engineering College BE,  Electronics and Communication 2005  \u2013 2009 Govinda Dasa College Surathkal PUC,  PCMS 2003  \u2013 2005 Basaveshwar Engineering College BE,  Electronics and Communication 2005  \u2013 2009 Basaveshwar Engineering College BE,  Electronics and Communication 2005  \u2013 2009 Basaveshwar Engineering College BE,  Electronics and Communication 2005  \u2013 2009 Govinda Dasa College Surathkal PUC,  PCMS 2003  \u2013 2005 Govinda Dasa College Surathkal PUC,  PCMS 2003  \u2013 2005 Govinda Dasa College Surathkal PUC,  PCMS 2003  \u2013 2005 ", "Summary 17+ years of successful digital design at Motorola, Freescale, Fujitsu, and Intel. Developed over 50 successful Integrated Chips; several of which were shipping in high volumes. Strong personal design skills and ability to mentor others.  \n \nWorked in numerous different digital system spaces, currently in the transceiver and modem fields. Leader in 3GPP standards and application to real world devices. Currently, vice chairman of the MIPI working group RFFE. \n \nWorked in several different CMOS technologies ranging from 1.3um down to 45nm but primarily 90nm. \n \nSpecialties: IC Design tools: Cadence (Verilog, NCVerilog, VerilogA, VerilogAMS, LEC, RTL Compiler, SystemVerilog, SystemC, SPW, PowerMeter, HAL), Synopsys (VCS, Vera, Design Compiler, Physical Compiler, Powermill, Timemill), Mentor (Fastscan, TestKompress), Handshake (Haste), Spyglass LINT, MATLAB, MCSpice, HSpice, Clearcase, Synchronicity, and various other tools \n \nProductivity tools: Adobe FrameMaker and Microsoft Office tools Summary 17+ years of successful digital design at Motorola, Freescale, Fujitsu, and Intel. Developed over 50 successful Integrated Chips; several of which were shipping in high volumes. Strong personal design skills and ability to mentor others.  \n \nWorked in numerous different digital system spaces, currently in the transceiver and modem fields. Leader in 3GPP standards and application to real world devices. Currently, vice chairman of the MIPI working group RFFE. \n \nWorked in several different CMOS technologies ranging from 1.3um down to 45nm but primarily 90nm. \n \nSpecialties: IC Design tools: Cadence (Verilog, NCVerilog, VerilogA, VerilogAMS, LEC, RTL Compiler, SystemVerilog, SystemC, SPW, PowerMeter, HAL), Synopsys (VCS, Vera, Design Compiler, Physical Compiler, Powermill, Timemill), Mentor (Fastscan, TestKompress), Handshake (Haste), Spyglass LINT, MATLAB, MCSpice, HSpice, Clearcase, Synchronicity, and various other tools \n \nProductivity tools: Adobe FrameMaker and Microsoft Office tools 17+ years of successful digital design at Motorola, Freescale, Fujitsu, and Intel. Developed over 50 successful Integrated Chips; several of which were shipping in high volumes. Strong personal design skills and ability to mentor others.  \n \nWorked in numerous different digital system spaces, currently in the transceiver and modem fields. Leader in 3GPP standards and application to real world devices. Currently, vice chairman of the MIPI working group RFFE. \n \nWorked in several different CMOS technologies ranging from 1.3um down to 45nm but primarily 90nm. \n \nSpecialties: IC Design tools: Cadence (Verilog, NCVerilog, VerilogA, VerilogAMS, LEC, RTL Compiler, SystemVerilog, SystemC, SPW, PowerMeter, HAL), Synopsys (VCS, Vera, Design Compiler, Physical Compiler, Powermill, Timemill), Mentor (Fastscan, TestKompress), Handshake (Haste), Spyglass LINT, MATLAB, MCSpice, HSpice, Clearcase, Synchronicity, and various other tools \n \nProductivity tools: Adobe FrameMaker and Microsoft Office tools 17+ years of successful digital design at Motorola, Freescale, Fujitsu, and Intel. Developed over 50 successful Integrated Chips; several of which were shipping in high volumes. Strong personal design skills and ability to mentor others.  \n \nWorked in numerous different digital system spaces, currently in the transceiver and modem fields. Leader in 3GPP standards and application to real world devices. Currently, vice chairman of the MIPI working group RFFE. \n \nWorked in several different CMOS technologies ranging from 1.3um down to 45nm but primarily 90nm. \n \nSpecialties: IC Design tools: Cadence (Verilog, NCVerilog, VerilogA, VerilogAMS, LEC, RTL Compiler, SystemVerilog, SystemC, SPW, PowerMeter, HAL), Synopsys (VCS, Vera, Design Compiler, Physical Compiler, Powermill, Timemill), Mentor (Fastscan, TestKompress), Handshake (Haste), Spyglass LINT, MATLAB, MCSpice, HSpice, Clearcase, Synchronicity, and various other tools \n \nProductivity tools: Adobe FrameMaker and Microsoft Office tools Experience Digital Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Austin, TX Senior Member of Technical Staff Fujitsu Semiconductor Wireless Products April 2009  \u2013  July 2013  (4 years 4 months) Tempe, AZ Digital project lead for the first Saw-less LTE (4G) transceiver in production.  \n \nLeader in 3GPP standards focusing of LTE-FDD, LTE-TDD, WCDMA, GSM, CDMA, and TD-SCDMA. \n \nVice Chairman of MIPI Alliance RFFE group. Senior Member of Technical Staff Freescale Semiconductor July 2004  \u2013  April 2009  (4 years 10 months) Austin, Texas Area Digital designer for many cellular baseband products. Focused on GSM, WCDMA, and CDMA modem designs along with ARM7, ARM9, and ARM11 chassis. Led development team for highly integrated GSM demodulator, decoder and encoder. Electrical Engineer Motorola February 1996  \u2013  July 2004  (8 years 6 months) Austin, Texas Area Digital design beginning with Paging Integrated Chips. Moved to the Cellular design group. Helped define M-core architecture. Digital Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Austin, TX Digital Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Austin, TX Senior Member of Technical Staff Fujitsu Semiconductor Wireless Products April 2009  \u2013  July 2013  (4 years 4 months) Tempe, AZ Digital project lead for the first Saw-less LTE (4G) transceiver in production.  \n \nLeader in 3GPP standards focusing of LTE-FDD, LTE-TDD, WCDMA, GSM, CDMA, and TD-SCDMA. \n \nVice Chairman of MIPI Alliance RFFE group. Senior Member of Technical Staff Fujitsu Semiconductor Wireless Products April 2009  \u2013  July 2013  (4 years 4 months) Tempe, AZ Digital project lead for the first Saw-less LTE (4G) transceiver in production.  \n \nLeader in 3GPP standards focusing of LTE-FDD, LTE-TDD, WCDMA, GSM, CDMA, and TD-SCDMA. \n \nVice Chairman of MIPI Alliance RFFE group. Senior Member of Technical Staff Freescale Semiconductor July 2004  \u2013  April 2009  (4 years 10 months) Austin, Texas Area Digital designer for many cellular baseband products. Focused on GSM, WCDMA, and CDMA modem designs along with ARM7, ARM9, and ARM11 chassis. Led development team for highly integrated GSM demodulator, decoder and encoder. Senior Member of Technical Staff Freescale Semiconductor July 2004  \u2013  April 2009  (4 years 10 months) Austin, Texas Area Digital designer for many cellular baseband products. Focused on GSM, WCDMA, and CDMA modem designs along with ARM7, ARM9, and ARM11 chassis. Led development team for highly integrated GSM demodulator, decoder and encoder. Electrical Engineer Motorola February 1996  \u2013  July 2004  (8 years 6 months) Austin, Texas Area Digital design beginning with Paging Integrated Chips. Moved to the Cellular design group. Helped define M-core architecture. Electrical Engineer Motorola February 1996  \u2013  July 2004  (8 years 6 months) Austin, Texas Area Digital design beginning with Paging Integrated Chips. Moved to the Cellular design group. Helped define M-core architecture. Languages English Native or bilingual proficiency German Elementary proficiency English Native or bilingual proficiency German Elementary proficiency English Native or bilingual proficiency German Elementary proficiency Native or bilingual proficiency Elementary proficiency Skills NC-Verilog Matlab ClearCase SystemVerilog Spyglass Verilog HAL SystemC FrameMaker Primetime NCSim RTL design TCL Functional Verification VCS RTL coding DFT Mixed Signal C Perl SoC Static Timing Analysis Digital Design C++ Formal Verification Assembly AHB LTE Problem Solving Hardware Architecture R&D Firmware 3GPP WCDMA TDSCDMA Integrated Circuit... TDD GSM ASIC Hardware IC Wireless FPGA Cadence Debugging Digital Signal... EDA Semiconductors Physical Design VLSI See 35+ \u00a0 \u00a0 See less Skills  NC-Verilog Matlab ClearCase SystemVerilog Spyglass Verilog HAL SystemC FrameMaker Primetime NCSim RTL design TCL Functional Verification VCS RTL coding DFT Mixed Signal C Perl SoC Static Timing Analysis Digital Design C++ Formal Verification Assembly AHB LTE Problem Solving Hardware Architecture R&D Firmware 3GPP WCDMA TDSCDMA Integrated Circuit... TDD GSM ASIC Hardware IC Wireless FPGA Cadence Debugging Digital Signal... EDA Semiconductors Physical Design VLSI See 35+ \u00a0 \u00a0 See less NC-Verilog Matlab ClearCase SystemVerilog Spyglass Verilog HAL SystemC FrameMaker Primetime NCSim RTL design TCL Functional Verification VCS RTL coding DFT Mixed Signal C Perl SoC Static Timing Analysis Digital Design C++ Formal Verification Assembly AHB LTE Problem Solving Hardware Architecture R&D Firmware 3GPP WCDMA TDSCDMA Integrated Circuit... TDD GSM ASIC Hardware IC Wireless FPGA Cadence Debugging Digital Signal... EDA Semiconductors Physical Design VLSI See 35+ \u00a0 \u00a0 See less NC-Verilog Matlab ClearCase SystemVerilog Spyglass Verilog HAL SystemC FrameMaker Primetime NCSim RTL design TCL Functional Verification VCS RTL coding DFT Mixed Signal C Perl SoC Static Timing Analysis Digital Design C++ Formal Verification Assembly AHB LTE Problem Solving Hardware Architecture R&D Firmware 3GPP WCDMA TDSCDMA Integrated Circuit... TDD GSM ASIC Hardware IC Wireless FPGA Cadence Debugging Digital Signal... EDA Semiconductors Physical Design VLSI See 35+ \u00a0 \u00a0 See less Education Texas A&M University BS,  Electrical Engineering 1992  \u2013 1995 Dean's List (multiple years) \nRecipient of Lechnor Academic Scholarship \nRecipient of MacFadden Academic Scholarship Activities and Societies:\u00a0 IEEE ,  Alpha Phi Omega ,  Bridge Club Manager ,  Texas A&M Sport Car Club Texas A&M University BS,  Electrical Engineering 1992  \u2013 1995 Dean's List (multiple years) \nRecipient of Lechnor Academic Scholarship \nRecipient of MacFadden Academic Scholarship Activities and Societies:\u00a0 IEEE ,  Alpha Phi Omega ,  Bridge Club Manager ,  Texas A&M Sport Car Club Texas A&M University BS,  Electrical Engineering 1992  \u2013 1995 Dean's List (multiple years) \nRecipient of Lechnor Academic Scholarship \nRecipient of MacFadden Academic Scholarship Activities and Societies:\u00a0 IEEE ,  Alpha Phi Omega ,  Bridge Club Manager ,  Texas A&M Sport Car Club Texas A&M University BS,  Electrical Engineering 1992  \u2013 1995 Dean's List (multiple years) \nRecipient of Lechnor Academic Scholarship \nRecipient of MacFadden Academic Scholarship Activities and Societies:\u00a0 IEEE ,  Alpha Phi Omega ,  Bridge Club Manager ,  Texas A&M Sport Car Club Honors & Awards Additional Honors & Awards Boy Scouts of America: Committee Chariman for Pack 9 \nMIPI Alliance: RF Front End (RFFE) Vice Chairman of working group Additional Honors & Awards Boy Scouts of America: Committee Chariman for Pack 9 \nMIPI Alliance: RF Front End (RFFE) Vice Chairman of working group Additional Honors & Awards Boy Scouts of America: Committee Chariman for Pack 9 \nMIPI Alliance: RF Front End (RFFE) Vice Chairman of working group Additional Honors & Awards Boy Scouts of America: Committee Chariman for Pack 9 \nMIPI Alliance: RF Front End (RFFE) Vice Chairman of working group ", "Skills Verilog SoC ASIC Semiconductors Digital Signal... VHDL FPGA Embedded Software ARM SystemVerilog TCL RTL design Integrated Circuit... Embedded Systems Perl Wireless Receiver silicon bringup Real time processing... RX functionality... IC Debugging RF Firmware Mixed Signal VLSI Algorithms Simulations Testing LTE See 14+ \u00a0 \u00a0 See less Skills  Verilog SoC ASIC Semiconductors Digital Signal... VHDL FPGA Embedded Software ARM SystemVerilog TCL RTL design Integrated Circuit... Embedded Systems Perl Wireless Receiver silicon bringup Real time processing... RX functionality... IC Debugging RF Firmware Mixed Signal VLSI Algorithms Simulations Testing LTE See 14+ \u00a0 \u00a0 See less Verilog SoC ASIC Semiconductors Digital Signal... VHDL FPGA Embedded Software ARM SystemVerilog TCL RTL design Integrated Circuit... Embedded Systems Perl Wireless Receiver silicon bringup Real time processing... RX functionality... IC Debugging RF Firmware Mixed Signal VLSI Algorithms Simulations Testing LTE See 14+ \u00a0 \u00a0 See less Verilog SoC ASIC Semiconductors Digital Signal... VHDL FPGA Embedded Software ARM SystemVerilog TCL RTL design Integrated Circuit... Embedded Systems Perl Wireless Receiver silicon bringup Real time processing... RX functionality... IC Debugging RF Firmware Mixed Signal VLSI Algorithms Simulations Testing LTE See 14+ \u00a0 \u00a0 See less Honors & Awards ", "Languages French Native or bilingual proficiency English Full professional proficiency German Limited working proficiency French Native or bilingual proficiency English Full professional proficiency German Limited working proficiency French Native or bilingual proficiency English Full professional proficiency German Limited working proficiency Native or bilingual proficiency Full professional proficiency Limited working proficiency Skills Embedded Systems Digital Signal... FPGA Verilog ASIC Processors USB SoC RTL design JTAG VLSI Semiconductors Electronics C Hardware Architecture Signal Processing VHDL Embedded Software Microcontrollers Xilinx IC EDA See 7+ \u00a0 \u00a0 See less Skills  Embedded Systems Digital Signal... FPGA Verilog ASIC Processors USB SoC RTL design JTAG VLSI Semiconductors Electronics C Hardware Architecture Signal Processing VHDL Embedded Software Microcontrollers Xilinx IC EDA See 7+ \u00a0 \u00a0 See less Embedded Systems Digital Signal... FPGA Verilog ASIC Processors USB SoC RTL design JTAG VLSI Semiconductors Electronics C Hardware Architecture Signal Processing VHDL Embedded Software Microcontrollers Xilinx IC EDA See 7+ \u00a0 \u00a0 See less Embedded Systems Digital Signal... FPGA Verilog ASIC Processors USB SoC RTL design JTAG VLSI Semiconductors Electronics C Hardware Architecture Signal Processing VHDL Embedded Software Microcontrollers Xilinx IC EDA See 7+ \u00a0 \u00a0 See less ", "Summary Graduate student from University of Minnesota - Twin Cities with focus on Digital Design, Wireless Communication and Signal Processing. I have two years of work experience in RTL design, implementation and verification of Wireless LAN PHY layer algorithms. \n \nProficiencies: 802.11n/ac Wireless LAN standards, 3GPP WCDMA receiver, RTL Design \n \nProgramming: \nMatlab, C, C++, Verilog, VHDL, Assembly language(x86), Perl, Qt \n \nTools: \nCadence NC-Verilog and SimVision, Modelsim, MS Visual Studio, Simvision, Xilinx ISE, Virtex 5 FPGA, Spartan 3E FPGA, Logic Analyzer, Wireshark Protocol Analyzer, Vector Signal Generator Summary Graduate student from University of Minnesota - Twin Cities with focus on Digital Design, Wireless Communication and Signal Processing. I have two years of work experience in RTL design, implementation and verification of Wireless LAN PHY layer algorithms. \n \nProficiencies: 802.11n/ac Wireless LAN standards, 3GPP WCDMA receiver, RTL Design \n \nProgramming: \nMatlab, C, C++, Verilog, VHDL, Assembly language(x86), Perl, Qt \n \nTools: \nCadence NC-Verilog and SimVision, Modelsim, MS Visual Studio, Simvision, Xilinx ISE, Virtex 5 FPGA, Spartan 3E FPGA, Logic Analyzer, Wireshark Protocol Analyzer, Vector Signal Generator Graduate student from University of Minnesota - Twin Cities with focus on Digital Design, Wireless Communication and Signal Processing. I have two years of work experience in RTL design, implementation and verification of Wireless LAN PHY layer algorithms. \n \nProficiencies: 802.11n/ac Wireless LAN standards, 3GPP WCDMA receiver, RTL Design \n \nProgramming: \nMatlab, C, C++, Verilog, VHDL, Assembly language(x86), Perl, Qt \n \nTools: \nCadence NC-Verilog and SimVision, Modelsim, MS Visual Studio, Simvision, Xilinx ISE, Virtex 5 FPGA, Spartan 3E FPGA, Logic Analyzer, Wireshark Protocol Analyzer, Vector Signal Generator Graduate student from University of Minnesota - Twin Cities with focus on Digital Design, Wireless Communication and Signal Processing. I have two years of work experience in RTL design, implementation and verification of Wireless LAN PHY layer algorithms. \n \nProficiencies: 802.11n/ac Wireless LAN standards, 3GPP WCDMA receiver, RTL Design \n \nProgramming: \nMatlab, C, C++, Verilog, VHDL, Assembly language(x86), Perl, Qt \n \nTools: \nCadence NC-Verilog and SimVision, Modelsim, MS Visual Studio, Simvision, Xilinx ISE, Virtex 5 FPGA, Spartan 3E FPGA, Logic Analyzer, Wireshark Protocol Analyzer, Vector Signal Generator Experience DCG Eng Graduate Intern Intel Corporation May 2014  \u2013  August 2014  (4 months) Hillsboro, OR Worked on the baseband algorithms for Wireless Base Stations. \n\u2022 Evaluated the performance of 3GPP W-CDMA Rake Receiver floating-point Matlab model for DPCH reception and PRACH detection and decoding. \n\u2022 Worked on the design enhancements and verification of seed generation for the scrambling code generator in fixed-point C++ model of W-CDMA receiver. RTL Design Engineer, Communications SOC Ittiam Systems July 2011  \u2013  July 2013  (2 years 1 month) Bengaluru Area, India Played a key role in the development of Wireless LAN PHY layer IP. \n\u2022 Contributed from design of modules to integration to complete verification of 802.11ac PHY transmitter. \n\u2022 Designed Data Re-construction and Decision Directed Refining factor estimation modules to enhance the receiver sensitivity. \n\u2022 Designed block averaging and exponentially weighted moving average filters to assess the signal quality at the receiver. \n\u2022 Implemented Tx/Rx custom features in 802.11n PHY IP and verified them on FPGA validation platform. \n\u2022 Devised clock gating conditions to save power and verified them by inserting clock gating assertions. \n\u2022 Multiplier sharing and CSD multiplier implementation to optimize the use of multipliers in 802.11n PHY IP. \n\u2022 Worked with Systems team for bit-exact verification of 802.11n PHY receiver and 802.11ac PHY transmitter modules. \n\u2022 Performed Code Coverage analysis of the entire 802.11n PHY IP. \n\u2022 Automated the generation of test cases using Perl and performed rigorous RTL verification using the PHY test bench. \n\u2022 Contributed to resolving RTL related problems like lint warnings, CDC warnings and synthesis issues. Intern Intel Corporation December 2010  \u2013  June 2011  (7 months) Developed a Server Remote Management System, an ARM 9 based device that can communicate via LAN and act as an effective tool to debug servers from a remote location. Intern Ittiam Systems June 2010  \u2013  August 2010  (3 months) Automated Adjacent Channel Interference (ACI) test run on wireless LAN receiver DUT for characterizing the ACI performance. DCG Eng Graduate Intern Intel Corporation May 2014  \u2013  August 2014  (4 months) Hillsboro, OR Worked on the baseband algorithms for Wireless Base Stations. \n\u2022 Evaluated the performance of 3GPP W-CDMA Rake Receiver floating-point Matlab model for DPCH reception and PRACH detection and decoding. \n\u2022 Worked on the design enhancements and verification of seed generation for the scrambling code generator in fixed-point C++ model of W-CDMA receiver. DCG Eng Graduate Intern Intel Corporation May 2014  \u2013  August 2014  (4 months) Hillsboro, OR Worked on the baseband algorithms for Wireless Base Stations. \n\u2022 Evaluated the performance of 3GPP W-CDMA Rake Receiver floating-point Matlab model for DPCH reception and PRACH detection and decoding. \n\u2022 Worked on the design enhancements and verification of seed generation for the scrambling code generator in fixed-point C++ model of W-CDMA receiver. RTL Design Engineer, Communications SOC Ittiam Systems July 2011  \u2013  July 2013  (2 years 1 month) Bengaluru Area, India Played a key role in the development of Wireless LAN PHY layer IP. \n\u2022 Contributed from design of modules to integration to complete verification of 802.11ac PHY transmitter. \n\u2022 Designed Data Re-construction and Decision Directed Refining factor estimation modules to enhance the receiver sensitivity. \n\u2022 Designed block averaging and exponentially weighted moving average filters to assess the signal quality at the receiver. \n\u2022 Implemented Tx/Rx custom features in 802.11n PHY IP and verified them on FPGA validation platform. \n\u2022 Devised clock gating conditions to save power and verified them by inserting clock gating assertions. \n\u2022 Multiplier sharing and CSD multiplier implementation to optimize the use of multipliers in 802.11n PHY IP. \n\u2022 Worked with Systems team for bit-exact verification of 802.11n PHY receiver and 802.11ac PHY transmitter modules. \n\u2022 Performed Code Coverage analysis of the entire 802.11n PHY IP. \n\u2022 Automated the generation of test cases using Perl and performed rigorous RTL verification using the PHY test bench. \n\u2022 Contributed to resolving RTL related problems like lint warnings, CDC warnings and synthesis issues. RTL Design Engineer, Communications SOC Ittiam Systems July 2011  \u2013  July 2013  (2 years 1 month) Bengaluru Area, India Played a key role in the development of Wireless LAN PHY layer IP. \n\u2022 Contributed from design of modules to integration to complete verification of 802.11ac PHY transmitter. \n\u2022 Designed Data Re-construction and Decision Directed Refining factor estimation modules to enhance the receiver sensitivity. \n\u2022 Designed block averaging and exponentially weighted moving average filters to assess the signal quality at the receiver. \n\u2022 Implemented Tx/Rx custom features in 802.11n PHY IP and verified them on FPGA validation platform. \n\u2022 Devised clock gating conditions to save power and verified them by inserting clock gating assertions. \n\u2022 Multiplier sharing and CSD multiplier implementation to optimize the use of multipliers in 802.11n PHY IP. \n\u2022 Worked with Systems team for bit-exact verification of 802.11n PHY receiver and 802.11ac PHY transmitter modules. \n\u2022 Performed Code Coverage analysis of the entire 802.11n PHY IP. \n\u2022 Automated the generation of test cases using Perl and performed rigorous RTL verification using the PHY test bench. \n\u2022 Contributed to resolving RTL related problems like lint warnings, CDC warnings and synthesis issues. Intern Intel Corporation December 2010  \u2013  June 2011  (7 months) Developed a Server Remote Management System, an ARM 9 based device that can communicate via LAN and act as an effective tool to debug servers from a remote location. Intern Intel Corporation December 2010  \u2013  June 2011  (7 months) Developed a Server Remote Management System, an ARM 9 based device that can communicate via LAN and act as an effective tool to debug servers from a remote location. Intern Ittiam Systems June 2010  \u2013  August 2010  (3 months) Automated Adjacent Channel Interference (ACI) test run on wireless LAN receiver DUT for characterizing the ACI performance. Intern Ittiam Systems June 2010  \u2013  August 2010  (3 months) Automated Adjacent Channel Interference (ACI) test run on wireless LAN receiver DUT for characterizing the ACI performance. Languages English Kannada Hindi English Kannada Hindi English Kannada Hindi Skills Verilog RTL design C Matlab VLSI C++ VHDL SoC Wireless Debugging Perl Core Java Qt Digital Signal... Algorithms Wireless Communications... Signal Processing FPGA NCSim Embedded Systems Testing 3GPP WCDMA Xilinx Probability Theory WiFi LTE ClearCase Synopsys tools See 14+ \u00a0 \u00a0 See less Skills  Verilog RTL design C Matlab VLSI C++ VHDL SoC Wireless Debugging Perl Core Java Qt Digital Signal... Algorithms Wireless Communications... Signal Processing FPGA NCSim Embedded Systems Testing 3GPP WCDMA Xilinx Probability Theory WiFi LTE ClearCase Synopsys tools See 14+ \u00a0 \u00a0 See less Verilog RTL design C Matlab VLSI C++ VHDL SoC Wireless Debugging Perl Core Java Qt Digital Signal... Algorithms Wireless Communications... Signal Processing FPGA NCSim Embedded Systems Testing 3GPP WCDMA Xilinx Probability Theory WiFi LTE ClearCase Synopsys tools See 14+ \u00a0 \u00a0 See less Verilog RTL design C Matlab VLSI C++ VHDL SoC Wireless Debugging Perl Core Java Qt Digital Signal... Algorithms Wireless Communications... Signal Processing FPGA NCSim Embedded Systems Testing 3GPP WCDMA Xilinx Probability Theory WiFi LTE ClearCase Synopsys tools See 14+ \u00a0 \u00a0 See less Education University of Minnesota-Twin Cities Master's degree,  Electrical and Electronics Engineering , 3.86/4 2013  \u2013 2014 Activities and Societies:\u00a0 Graduate Teaching Assistant for Digital Design with Programmable Logic Laboratory and Introductory Circuits & Electronics Laboratory. PESIT Bachelor of Engineering (B.E),  Electronics and Communication , 9.25/10 2007  \u2013 2011 Activities and Societies:\u00a0 Worked as a Student Assistant under Prof. Arun Vikas Singh for Electric Circuit Theory course. University of Minnesota-Twin Cities Master's degree,  Electrical and Electronics Engineering , 3.86/4 2013  \u2013 2014 Activities and Societies:\u00a0 Graduate Teaching Assistant for Digital Design with Programmable Logic Laboratory and Introductory Circuits & Electronics Laboratory. University of Minnesota-Twin Cities Master's degree,  Electrical and Electronics Engineering , 3.86/4 2013  \u2013 2014 Activities and Societies:\u00a0 Graduate Teaching Assistant for Digital Design with Programmable Logic Laboratory and Introductory Circuits & Electronics Laboratory. University of Minnesota-Twin Cities Master's degree,  Electrical and Electronics Engineering , 3.86/4 2013  \u2013 2014 Activities and Societies:\u00a0 Graduate Teaching Assistant for Digital Design with Programmable Logic Laboratory and Introductory Circuits & Electronics Laboratory. PESIT Bachelor of Engineering (B.E),  Electronics and Communication , 9.25/10 2007  \u2013 2011 Activities and Societies:\u00a0 Worked as a Student Assistant under Prof. Arun Vikas Singh for Electric Circuit Theory course. PESIT Bachelor of Engineering (B.E),  Electronics and Communication , 9.25/10 2007  \u2013 2011 Activities and Societies:\u00a0 Worked as a Student Assistant under Prof. Arun Vikas Singh for Electric Circuit Theory course. PESIT Bachelor of Engineering (B.E),  Electronics and Communication , 9.25/10 2007  \u2013 2011 Activities and Societies:\u00a0 Worked as a Student Assistant under Prof. Arun Vikas Singh for Electric Circuit Theory course. Honors & Awards "]}