<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="index.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>bank.m4out.tlv -> bank.sv & bank_gen.sv</title>

   <link rel="stylesheet" href="tlx.css" />
<!--Load styles for stats page-->
<link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.14-2022_10_10-beta-Pro/stats.css" />
<!--Load the AJAX API-->
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.2/jquery.min.js"></script>
<script type="text/javascript" src="https://www.google.com/jsapi"></script>
<script type="text/javascript" src="http://www.rweda.com/lib/sp_1.14-2022_10_10-beta-Pro/stats.js"></script>
<script type="text/javascript">

  function getTitle() {
    return "bank.m4out.tlv -> bank.sv & bank_gen.sv";
  }

  function chartData() {
    return [
      ['File(s)', 'Unknown', 'Untouched', 'Logic', 'Declarations', 'Staging', 'Structure', 'Validity', '(Instrumentation)', { role: 'style' }, '(Comments)', { role: 'style' }, '(Whitespace)', { role: 'style' }],
      ['bank.m4out.tlv', 0, 287, 935, 0, 10, 46, 28, 0, 'opacity: 0.1', 1527, 'opacity: 0.1', 968, 'opacity: 0.1'],
      ['bank.sv', 0, 287, 1255, 0, 0, 46, 0, 0, 'opacity: 0.1', 1723, 'opacity: 0.1', 986, 'opacity: 0.1'],
      ['bank_gen.sv', 0, 0, 0, 877, 1552, 154, 561, 0, 'opacity: 0.1', 988, 'opacity: 0.1', 569, 'opacity: 0.1'],
      ['SV Total', 0, 287, 1255, 877, 1552, 200, 561, 0, 'opacity: 0.1', 2711, 'opacity: 0.1', 1555, 'opacity: 0.1']
    ];
  }

  function chartColors() {
    return ['#505050', '#305050', 'purple', 'blue', '#509050', '#1090c0', '#E04010', '#a07090', '#707070', '#7090a0'];
  };
</script>
</head>

<body>

    <div id="four_square">
        <div id="chart_div" class="cell left top"></div>
        <div id="gen_div" class="cell code right top">

<pre>
<span class="tlx_comments">// Generated by SandPiper(TM).
// Redwood EDA, LLC does not claim intellectual property rights to this file and provides no warranty regarding its correctness or quality.


// For silencing unused signal messages.
</span><span class="tlx_structure">`define BOGUS_USE(ignore)


</span><span class="tlx_comments">// For X injection on assignments, disableable using `define SP_PHYS.
</span><span class="tlx_structure">`ifdef WHEN
   $warning(&quot;WHEN macro redefined.&quot;);
`endif
`ifdef SP_PHYS
   `define WHEN(valid_sig)
`else
   `define WHEN(valid_sig) !valid_sig ? 'x :
`endif





</span><span class="tlx_comments">//
// Signals declared top-level.
//

// For |bank$Balance.
</span><span class="tlx_declarations">logic [15:0] w_BANK_Balance_a1;
logic [15:0] BANK_Balance_a2;
logic [15:0] BANK_Balance_a3;
logic [15:0] BANK_Balance_a4;

</span><span class="tlx_comments">// For |bank$CycCount.
</span><span class="tlx_declarations">logic [15:0] BANK_CycCount_a3;
logic [15:0] BANK_CycCount_a4;

</span><span class="tlx_comments">// For |bank$NumTransaction.
</span><span class="tlx_declarations">logic [8:0] w_BANK_NumTransaction_a1;
logic [8:0] BANK_NumTransaction_a2;
logic [8:0] BANK_NumTransaction_a3;

</span><span class="tlx_comments">// For |bank$action.
</span><span class="tlx_declarations">logic [0:0] BANK_action_a1;
logic [0:0] BANK_action_a2;
logic [0:0] BANK_action_a3;

</span><span class="tlx_comments">// For |bank$amount.
</span><span class="tlx_declarations">logic [10:0] BANK_amount_a1;
logic [10:0] BANK_amount_a2;
logic [10:0] BANK_amount_a3;

</span><span class="tlx_comments">// For |bank$init_balance.
</span><span class="tlx_declarations">logic [15:0] BANK_init_balance_a1;
logic [15:0] BANK_init_balance_a2;

</span><span class="tlx_comments">// For |bank$reset.
</span><span class="tlx_declarations">logic BANK_reset_a0;
logic BANK_reset_a1;
logic BANK_reset_a2;
logic BANK_reset_a3;
logic BANK_reset_a4;

</span><span class="tlx_comments">// For |bank$transaction.
</span><span class="tlx_declarations">logic [1:0] BANK_transaction_a1;
logic [1:0] BANK_transaction_a2;

</span><span class="tlx_comments">// For |bank$valid_transaction.
</span><span class="tlx_declarations">logic BANK_valid_transaction_a2;
logic BANK_valid_transaction_a3;

</span><span class="tlx_comments">// For |bank$valid_transaction_or_reset.
</span><span class="tlx_declarations">logic BANK_valid_transaction_or_reset_a2;
logic BANK_valid_transaction_or_reset_a3;
logic BANK_valid_transaction_or_reset_a4;

</span><span class="tlx_comments">// For |bank$withdraw_error.
</span><span class="tlx_declarations">logic BANK_withdraw_error_a2;
logic BANK_withdraw_error_a3;

</span><span class="tlx_comments">
//
// Scope: |bank
//

// Clock signals.
</span><span class="tlx_validity">logic clkF_BANK_valid_transaction_or_reset_a3 ;
logic clkF_BANK_valid_transaction_or_reset_a4 ;
logic clkF_BANK_valid_transaction_or_reset_a5 ;

</span><span class="tlx_comments">

   //
   // Scope: |bank
   //

      // Staging of $Balance.
      </span><span class="tlx_staging">always_ff @(posedge clkF_BANK_valid_transaction_or_reset_a3) BANK_Balance_a2[15:0] &lt;= w_BANK_Balance_a1[15:0];
      always_ff @(posedge clkF_BANK_valid_transaction_or_reset_a4) BANK_Balance_a3[15:0] &lt;= BANK_Balance_a2[15:0];
      always_ff @(posedge clkF_BANK_valid_transaction_or_reset_a5) BANK_Balance_a4[15:0] &lt;= BANK_Balance_a3[15:0];

      </span><span class="tlx_comments">// Staging of $CycCount.
      </span><span class="tlx_staging">always_ff @(posedge clk) BANK_CycCount_a4[15:0] &lt;= BANK_CycCount_a3[15:0];

      </span><span class="tlx_comments">// Staging of $NumTransaction.
      </span><span class="tlx_staging">always_ff @(posedge clkF_BANK_valid_transaction_or_reset_a3) BANK_NumTransaction_a2[8:0] &lt;= w_BANK_NumTransaction_a1[8:0];
      always_ff @(posedge clkF_BANK_valid_transaction_or_reset_a4) BANK_NumTransaction_a3[8:0] &lt;= BANK_NumTransaction_a2[8:0];

      </span><span class="tlx_comments">// Staging of $action.
      </span><span class="tlx_staging">always_ff @(posedge clk) BANK_action_a2[0:0] &lt;= BANK_action_a1[0:0];
      always_ff @(posedge clk) BANK_action_a3[0:0] &lt;= BANK_action_a2[0:0];

      </span><span class="tlx_comments">// Staging of $amount.
      </span><span class="tlx_staging">always_ff @(posedge clk) BANK_amount_a2[10:0] &lt;= BANK_amount_a1[10:0];
      always_ff @(posedge clk) BANK_amount_a3[10:0] &lt;= BANK_amount_a2[10:0];

      </span><span class="tlx_comments">// Staging of $init_balance.
      </span><span class="tlx_staging">always_ff @(posedge clk) BANK_init_balance_a2[15:0] &lt;= BANK_init_balance_a1[15:0];

      </span><span class="tlx_comments">// Staging of $reset.
      </span><span class="tlx_staging">always_ff @(posedge clk) BANK_reset_a1 &lt;= BANK_reset_a0;
      always_ff @(posedge clk) BANK_reset_a2 &lt;= BANK_reset_a1;
      always_ff @(posedge clk) BANK_reset_a3 &lt;= BANK_reset_a2;
      always_ff @(posedge clk) BANK_reset_a4 &lt;= BANK_reset_a3;

      </span><span class="tlx_comments">// Staging of $transaction.
      </span><span class="tlx_staging">always_ff @(posedge clk) BANK_transaction_a2[1:0] &lt;= BANK_transaction_a1[1:0];

      </span><span class="tlx_comments">// Staging of $valid_transaction.
      </span><span class="tlx_staging">always_ff @(posedge clk) BANK_valid_transaction_a3 &lt;= BANK_valid_transaction_a2;

      </span><span class="tlx_comments">// Staging of $valid_transaction_or_reset.
      </span><span class="tlx_staging">always_ff @(posedge clk) BANK_valid_transaction_or_reset_a3 &lt;= BANK_valid_transaction_or_reset_a2;
      always_ff @(posedge clk) BANK_valid_transaction_or_reset_a4 &lt;= BANK_valid_transaction_or_reset_a3;

      </span><span class="tlx_comments">// Staging of $withdraw_error.
      </span><span class="tlx_staging">always_ff @(posedge clk) BANK_withdraw_error_a3 &lt;= BANK_withdraw_error_a2;





</span><span class="tlx_comments">//
// Gated clocks.
//



   //
   // Scope: |bank
   //

</span><span class="tlx_validity">      clk_gate gen_clkF_BANK_valid_transaction_or_reset_a3(clkF_BANK_valid_transaction_or_reset_a3, clk, BANK_valid_transaction_or_reset_a2, 1'b1, 1'b0);
      clk_gate gen_clkF_BANK_valid_transaction_or_reset_a4(clkF_BANK_valid_transaction_or_reset_a4, clk, BANK_valid_transaction_or_reset_a3, 1'b1, 1'b0);
      clk_gate gen_clkF_BANK_valid_transaction_or_reset_a5(clkF_BANK_valid_transaction_or_reset_a5, clk, BANK_valid_transaction_or_reset_a4, 1'b1, 1'b0);


</span>
</pre>
        </div>
        <div id="tlx_div" class="cell code left bottom">

<pre>
<span class="tlx_structure">\TLV_version 1c: tl-x.org
\SV
   </span><span class="tlx_comments">// -------------------------------------------------------------------------------
   // This example comes from Redwood EDA, LLC's TL-Verilog Tutorial Series,
   // available here:
   //   redwoodeda.com/lab
   //
   // This code implements a bank account balance.
   // Transactions consist of deposits and withdrawals.
   // -------------------------------------------------------------------------------

   // An &quot;\SV&quot; region, like this one, is just straight SystemVerilog
   // (with m4 macro preprocessing), and in this case, it's just an
   // m4 macro instantiation.

   </span><span class="tlx_untouched">module bank(input logic clk, input logic reset, input logic [15:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_on UNOPTFLAT */   // A generic module declaration macro instantiation
   /* verilator lint_off WIDTH */

</span><span class="tlx_structure">\TLV

   |bank
      </span><span class="tlx_staging">@0
         </span><span class="tlx_logic">$reset = *reset;
      
      </span><span class="tlx_comments">// ----------------------------------------------------------------------------
      // Randomize initial balance, account action, and amount to deposit or withdraw
      // ----------------------------------------------------------------------------
      </span><span class="tlx_staging">@1
         </span><span class="tlx_logic">$init_balance[15:0] = 16'b1; </span><span class="tlx_comments">// initial balance
         </span><span class="tlx_logic">$action[0:0] = *RW_rand_vect[(0 + (0)) % 257 +: 1]; </span><span class="tlx_comments">// deposit = 0; withdrawal = 1
         </span><span class="tlx_logic">$transaction[1:0] = *RW_rand_vect[(124 + (0)) % 257 +: 2]; </span><span class="tlx_comments">// 75% chance of valid (01, 10, 11); 25% chance of invalid (00)
         </span><span class="tlx_logic">$amount[10:0] = *RW_rand_vect[(248 + (0)) % 257 +: 11]; </span><span class="tlx_comments">// amount to deposit or withdraw
      
      // ---
      // DUT
      // ---
      </span><span class="tlx_staging">@2
         </span><span class="tlx_logic">$valid_transaction = $transaction != 2'b0;
         $withdraw_error = $action == 1'b1 &amp;&amp; $amount &gt; $Balance ? 1'b1 : </span><span class="tlx_comments">// true if withdrawal amount is greater than current balance
                                                                   </span><span class="tlx_logic">1'b0;  </span><span class="tlx_comments">// false otherwise
         </span><span class="tlx_logic">$valid_transaction_or_reset = ($valid_transaction &amp;&amp; !$withdraw_error) || $reset;
         
         </span><span class="tlx_validity">?$valid_transaction_or_reset
            </span><span class="tlx_logic">%next$Balance[15:0] = $reset          ? $init_balance :      </span><span class="tlx_comments">// set to init_balance at the beginning
                                  </span><span class="tlx_logic">$action == 1'b0 ? $Balance + $amount : </span><span class="tlx_comments">// deposit amount
                                                    </span><span class="tlx_logic">$Balance - $amount;  </span><span class="tlx_comments">// withdraw amount
            
            //[(1)] make $NumTransaction count how many successful transactions occur
            </span><span class="tlx_logic">%next$NumTransaction[8:0] = $reset ? 11'b1 : $NumTransaction + 11'b1;
      
      </span><span class="tlx_comments">// -----------------
      // Print transaction
      // -----------------
      </span><span class="tlx_staging">@3
         </span><span class="tlx_structure">\SV_plus
            </span><span class="tlx_logic">always_ff @(posedge clk) begin
               if ($valid_transaction) begin
                  if (!$withdraw_error) begin
                     \$display(&quot; Transaction #: \%0d&quot;, $NumTransaction);
                     \$display(&quot;     $\%5d \%0s $\%4d = $\%5d&quot;, $Balance, $action == 1'b0 ? &quot;+&quot; : &quot;-&quot;, $amount, %next$Balance);
                  end else begin
                     \$display(&quot; Error: Not enough balance to withdraw that much.&quot;);
                     \$display(&quot;     Balance: $\%5d      Withdrawal Amount: $\%4d&quot;, $Balance, $amount);
                  end
               end
            end
      
      </span><span class="tlx_comments">// ---------------------------------------------------
      // Test for Positive Remaining Balance after 20 Cycles
      // ---------------------------------------------------
      </span><span class="tlx_staging">@4
         </span><span class="tlx_logic">%next$CycCount[15:0] = $reset ? 16'b1 : $CycCount + 1;
         *passed = $Balance &gt; 0 &amp;&amp; $CycCount &gt; 20;

</span><span class="tlx_structure">\SV
</span><span class="tlx_untouched">endmodule

</span>
</pre>
        </div>
        <div id="trans_div" class="cell code right bottom">

<pre>
<span class="tlx_comments">//_\TLV_version 1c: tl-x.org, generated by SandPiper(TM)

   // -------------------------------------------------------------------------------
   // This example comes from Redwood EDA, LLC's TL-Verilog Tutorial Series,
   // available here:
   //   redwoodeda.com/lab
   //
   // This code implements a bank account balance.
   // Transactions consist of deposits and withdrawals.
   // -------------------------------------------------------------------------------

   // An &quot;\SV&quot; region, like this one, is just straight SystemVerilog
   // (with m4 macro preprocessing), and in this case, it's just an
   // m4 macro instantiation.

   </span><span class="tlx_untouched">module bank(input logic clk, input logic reset, input logic [15:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_on UNOPTFLAT */   // A generic module declaration macro instantiation
   /* verilator lint_off WIDTH */

</span><span class="tlx_structure">`include &quot;bank_gen.sv&quot;

   </span><span class="tlx_comments">//_|bank
      //_@0
         </span><span class="tlx_logic">assign BANK_reset_a0 = reset;
      
      </span><span class="tlx_comments">// ----------------------------------------------------------------------------
      // Randomize initial balance, account action, and amount to deposit or withdraw
      // ----------------------------------------------------------------------------
      //_@1
         </span><span class="tlx_logic">assign BANK_init_balance_a1[15:0] = 16'b1; </span><span class="tlx_comments">// initial balance
         </span><span class="tlx_logic">assign BANK_action_a1[0:0] = RW_rand_vect[(0 + (0)) % 257 +: 1]; </span><span class="tlx_comments">// deposit = 0; withdrawal = 1
         </span><span class="tlx_logic">assign BANK_transaction_a1[1:0] = RW_rand_vect[(124 + (0)) % 257 +: 2]; </span><span class="tlx_comments">// 75% chance of valid (01, 10, 11); 25% chance of invalid (00)
         </span><span class="tlx_logic">assign BANK_amount_a1[10:0] = RW_rand_vect[(248 + (0)) % 257 +: 11]; </span><span class="tlx_comments">// amount to deposit or withdraw
      
      // ---
      // DUT
      // ---
      //_@2
         </span><span class="tlx_logic">assign BANK_valid_transaction_a2 = BANK_transaction_a2 != 2'b0;
         assign BANK_withdraw_error_a2 = BANK_action_a2 == 1'b1 &amp;&amp; BANK_amount_a2 &gt; BANK_Balance_a2 ? 1'b1 : </span><span class="tlx_comments">// true if withdrawal amount is greater than current balance
                                                                   </span><span class="tlx_logic">1'b0;  </span><span class="tlx_comments">// false otherwise
         </span><span class="tlx_logic">assign BANK_valid_transaction_or_reset_a2 = (BANK_valid_transaction_a2 &amp;&amp; !BANK_withdraw_error_a2) || BANK_reset_a2;
         
         </span><span class="tlx_comments">//_?$valid_transaction_or_reset
            </span><span class="tlx_logic">assign w_BANK_Balance_a1[15:0] = BANK_reset_a2          ? BANK_init_balance_a2 :      </span><span class="tlx_comments">// set to init_balance at the beginning
                                  </span><span class="tlx_logic">BANK_action_a2 == 1'b0 ? BANK_Balance_a2 + BANK_amount_a2 : </span><span class="tlx_comments">// deposit amount
                                                    </span><span class="tlx_logic">BANK_Balance_a2 - BANK_amount_a2;  </span><span class="tlx_comments">// withdraw amount
            
            //[(1)] make $NumTransaction count how many successful transactions occur
            </span><span class="tlx_logic">assign w_BANK_NumTransaction_a1[8:0] = BANK_reset_a2 ? 11'b1 : BANK_NumTransaction_a2 + 11'b1;
      
      </span><span class="tlx_comments">// -----------------
      // Print transaction
      // -----------------
      //_@3
         /*SV_plus*/
            </span><span class="tlx_logic">always_ff @(posedge clk) begin
               if (BANK_valid_transaction_a3) begin
                  if (!BANK_withdraw_error_a3) begin
                     $display(&quot; Transaction #: %0d&quot;, BANK_NumTransaction_a3);
                     $display(&quot;     $%5d %0s $%4d = $%5d&quot;, BANK_Balance_a3, BANK_action_a3 == 1'b0 ? &quot;+&quot; : &quot;-&quot;, BANK_amount_a3, BANK_Balance_a2);
                  end else begin
                     $display(&quot; Error: Not enough balance to withdraw that much.&quot;);
                     $display(&quot;     Balance: $%5d      Withdrawal Amount: $%4d&quot;, BANK_Balance_a3, BANK_amount_a3);
                  end
               end
            end
      
      </span><span class="tlx_comments">// ---------------------------------------------------
      // Test for Positive Remaining Balance after 20 Cycles
      // ---------------------------------------------------
      //_@4
         </span><span class="tlx_logic">assign BANK_CycCount_a3[15:0] = BANK_reset_a4 ? 16'b1 : BANK_CycCount_a4 + 1;
         assign passed = BANK_Balance_a4 &gt; 0 &amp;&amp; BANK_CycCount_a4 &gt; 20;

</span><span class="tlx_comments">//_\SV
</span><span class="tlx_untouched">endmodule



</span><span class="tlx_comments">// Undefine macros defined by SandPiper (in &quot;bank_gen.sv&quot;).
</span><span class="tlx_structure">`undef BOGUS_USE
`undef WHEN
</span>
</pre>
        </div>
    </div>
    <canvas id="overlay" width="280" height="200">
    </canvas>
    <svg id="sp_svg" x="429" y="430" width="112" height="40">
      <rect id="sp_rect" x="2" y="2" width="108" height="36" rx="10" ry="10" />
      <text id="sp_text" x="7" y="25" textLength="98">SandPiper</text>
    </svg>

</body>
</html>
