
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.68

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
    10    0.07    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v _261_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     6    0.07    0.29    0.17    0.37 ^ _261_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _027_ (net)
                  0.29    0.00    0.37 ^ _321_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.00    0.06    0.06    0.43 v _321_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _003_ (net)
                  0.06    0.00    0.43 v counter[3]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[3]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: div_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: div_counter[5]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ div_counter[1]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     4    0.03    0.15    0.39    0.39 ^ div_counter[1]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         div_counter[1] (net)
                  0.15    0.00    0.39 ^ _419_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.19    0.40    0.79 v _419_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _164_ (net)
                  0.19    0.00    0.79 v _269_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.10    0.21    1.00 v _269_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _035_ (net)
                  0.10    0.00    1.00 v _308_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.03    0.11    0.22    1.22 v _308_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _072_ (net)
                  0.11    0.00    1.22 v _309_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.03    0.37    0.25    1.47 ^ _309_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _073_ (net)
                  0.37    0.00    1.47 ^ _313_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.10    0.31    0.21    1.69 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _077_ (net)
                  0.31    0.00    1.69 v _346_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     5    0.04    0.17    0.17    1.86 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _103_ (net)
                  0.17    0.00    1.86 ^ _347_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.06    0.14    0.16    2.02 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _104_ (net)
                  0.14    0.00    2.02 ^ _388_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.00    0.06    0.17    2.20 ^ _388_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _019_ (net)
                  0.06    0.00    2.20 ^ div_counter[5]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.20   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ div_counter[5]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                  7.68   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: div_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: div_counter[5]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ div_counter[1]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     4    0.03    0.15    0.39    0.39 ^ div_counter[1]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         div_counter[1] (net)
                  0.15    0.00    0.39 ^ _419_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.19    0.40    0.79 v _419_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _164_ (net)
                  0.19    0.00    0.79 v _269_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.10    0.21    1.00 v _269_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _035_ (net)
                  0.10    0.00    1.00 v _308_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.03    0.11    0.22    1.22 v _308_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _072_ (net)
                  0.11    0.00    1.22 v _309_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.03    0.37    0.25    1.47 ^ _309_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _073_ (net)
                  0.37    0.00    1.47 ^ _313_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.10    0.31    0.21    1.69 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _077_ (net)
                  0.31    0.00    1.69 v _346_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     5    0.04    0.17    0.17    1.86 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _103_ (net)
                  0.17    0.00    1.86 ^ _347_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.06    0.14    0.16    2.02 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _104_ (net)
                  0.14    0.00    2.02 ^ _388_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.00    0.06    0.17    2.20 ^ _388_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _019_ (net)
                  0.06    0.00    2.20 ^ div_counter[5]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.20   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ div_counter[5]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                  7.68   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.08e-03   1.70e-05   1.48e-08   2.09e-03  72.9%
Combinational          4.66e-04   3.13e-04   4.11e-08   7.79e-04  27.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.54e-03   3.30e-04   5.60e-08   2.87e-03 100.0%
                          88.5%      11.5%       0.0%
