--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml resgister_fil.twx resgister_fil.ncd -o resgister_fil.twr
resgister_fil.pcf

Design file:              resgister_fil.ncd
Physical constraint file: resgister_fil.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data_i<0>   |    0.586(R)|      FAST  |    0.688(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<1>   |    1.461(R)|      SLOW  |   -0.443(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<2>   |    1.176(R)|      FAST  |   -0.037(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<3>   |    1.133(R)|      FAST  |    0.000(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<4>   |    1.111(R)|      FAST  |    0.034(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<5>   |    1.334(R)|      FAST  |   -0.305(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<6>   |    1.249(R)|      FAST  |   -0.155(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<7>   |    1.265(R)|      FAST  |   -0.197(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<8>   |    1.186(R)|      FAST  |   -0.116(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<9>   |    1.350(R)|      FAST  |   -0.331(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<10>  |    1.255(R)|      FAST  |   -0.215(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<11>  |    1.421(R)|      SLOW  |   -0.407(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<12>  |    0.040(R)|      FAST  |    1.230(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<13>  |    0.011(R)|      FAST  |    1.245(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<14>  |   -0.020(R)|      FAST  |    1.290(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<15>  |    1.440(R)|      SLOW  |   -0.425(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<16>  |    1.356(R)|      FAST  |   -0.334(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<17>  |    1.842(R)|      SLOW  |   -0.804(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<18>  |    1.699(R)|      SLOW  |   -0.665(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<19>  |    1.813(R)|      SLOW  |   -0.777(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<20>  |    0.023(R)|      FAST  |    1.247(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<21>  |   -0.006(R)|      FAST  |    1.262(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<22>  |   -0.037(R)|      FAST  |    1.307(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
data_i<23>  |    1.944(R)|      SLOW  |   -0.890(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
rst         |    2.613(R)|      SLOW  |    0.641(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_o<0>   |         6.199(R)|      SLOW  |         2.823(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<1>   |         6.199(R)|      SLOW  |         2.823(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<2>   |         6.200(R)|      SLOW  |         2.824(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<3>   |         6.199(R)|      SLOW  |         2.823(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<4>   |         6.200(R)|      SLOW  |         2.824(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<5>   |         6.194(R)|      SLOW  |         2.818(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<6>   |         6.197(R)|      SLOW  |         2.821(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<7>   |         6.194(R)|      SLOW  |         2.818(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<8>   |         6.197(R)|      SLOW  |         2.821(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<9>   |         6.196(R)|      SLOW  |         2.820(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<10>  |         6.189(R)|      SLOW  |         2.813(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<11>  |         6.196(R)|      SLOW  |         2.820(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<12>  |         8.667(R)|      SLOW  |         4.585(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<13>  |         8.939(R)|      SLOW  |         4.741(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<14>  |         9.111(R)|      SLOW  |         4.831(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<15>  |         6.201(R)|      SLOW  |         2.825(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<16>  |         6.201(R)|      SLOW  |         2.825(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<17>  |         6.188(R)|      SLOW  |         2.812(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<18>  |         6.195(R)|      SLOW  |         2.819(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<19>  |         6.188(R)|      SLOW  |         2.812(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<20>  |         8.980(R)|      SLOW  |         4.787(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<21>  |         9.435(R)|      SLOW  |         5.059(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<22>  |         9.146(R)|      SLOW  |         4.850(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
data_o<23>  |         6.193(R)|      SLOW  |         2.817(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.937|    2.937|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 14 14:04:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



