INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sources_1/new/Mux16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sources_1/new/Mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sources_1/new/Mux41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux41
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sim_1/new/Mux16_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Mux_16X1/Mux_16X1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
