0.7
2020.2
May 22 2025
00:13:55
C:/Users/Marcus/Documents/Vivado/4-bit-full-adder/4-bit-full-adder.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/Marcus/Documents/Vivado/4-bit-full-adder/4-bit-full-adder.srcs/sim_1/new/tb_adder_register.v,1762034517,verilog,,,,tb_adder_register,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Marcus/Documents/Vivado/4-bit-full-adder/4-bit-full-adder.srcs/sim_1/new/tb_tri_top.v,1761980691,verilog,,,,tb_tri_top,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Marcus/Documents/Vivado/4-bit-full-adder/4-bit-full-adder.srcs/sources_1/new/adder.v,1761982135,verilog,,C:/Users/Marcus/Documents/Vivado/4-bit-full-adder/4-bit-full-adder.srcs/sources_1/new/adder_register_top.v,,adder,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Marcus/Documents/Vivado/4-bit-full-adder/4-bit-full-adder.srcs/sources_1/new/adder_register_top.v,1762034410,verilog,,C:/Users/Marcus/Documents/Vivado/4-bit-full-adder/4-bit-full-adder.srcs/sim_1/new/tb_adder_register.v,,adder_register_top,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Marcus/Documents/Vivado/4-bit-full-adder/4-bit-full-adder.srcs/sources_1/new/tri_top.v,1761979729,verilog,,C:/Users/Marcus/Documents/Vivado/4-bit-full-adder/4-bit-full-adder.srcs/sim_1/new/tb_tri_top.v,,tri_top,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
