; Test component address maps

; FASTTUBE
tube            *       &80000000
fasttube        *       &81000000
dump_r0         *       &82000000
dump_r1         *       &82000004
dump_r2         *       &82000008
dump_r3         *       &8200000C
dump_r4         *       &82000010
dump_r5         *       &82000014
dump_r6         *       &82000018
dump_r7         *       &8200001C
dump_r8         *       &82000020
dump_r9         *       &82000024
dump_r10        *       &82000028
dump_r11        *       &8200002C
dump_r12        *       &82000030
dump_r13        *       &82000034
dump_r14        *       &82000038
dump_r15        *       &8200003C

; Some character definitions
LF      	*       10                      ; Linefeed character
CR      	*       13                      ; Carrage return character
CtrlD   	*       4                       ; Stop simulation by printing this character


; SDRAM ADDRESS LATCH
sdram_latch	*	&83000000

; VRAM ADDRESS LATCH
vram_latch	*	&84000000

; VIDC20
; Registers not made public by Chris yet - but in the 65000000 space !!!

; INTGEN
extintcfg00     *      &86000000
extintcfg01     *      &86000004
extintcfg02     *      &86000008
extintcfg03     *      &8600000C
extintcfg04     *      &86000010
extintcfg05     *      &86000014
extintcfg06     *      &86000018
extintcfg07     *      &8600001C
extintcfg08     *      &86000020
extintcfg09     *      &86000024
extintcfg10     *      &86000028
extintcfg11     *      &8600002C
extintcfg12     *      &86000030
extintcause     *      &86000040
intstatmon      *      &86000050

; MULTIPROCESSING BLOCK
buspatt		*      &87000000

; IO model
xxxx		*      &88000000

; Processor clock speed thingy
clkspd		*      &89000000

; GIO status
giostat         *      &88000100


		END
