
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -373.85

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3497.25    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.92    1.57    2.01 ^ gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.01   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.58    2.58   library removal time
                                  2.58   data required time
-----------------------------------------------------------------------------
                                  2.58   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                 -0.57   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.85    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    3.31    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3497.25    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.92    1.57    2.01 ^ gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.01   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.40    1.80   library recovery time
                                  1.80   data required time
-----------------------------------------------------------------------------
                                  1.80   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                 -0.21   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
     1    1.97    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[3] (net)
                  0.01    0.00    0.09 ^ _16533_/A (BUF_X2)
     9   22.32    0.03    0.04    0.13 ^ _16533_/Z (BUF_X2)
                                         _10717_ (net)
                  0.03    0.00    0.13 ^ _16562_/A (BUF_X1)
    10   34.48    0.08    0.11    0.23 ^ _16562_/Z (BUF_X1)
                                         _10746_ (net)
                  0.08    0.00    0.24 ^ _16563_/A (BUF_X1)
    10   28.31    0.06    0.10    0.33 ^ _16563_/Z (BUF_X1)
                                         _10747_ (net)
                  0.06    0.00    0.33 ^ _16574_/A (BUF_X1)
    10   33.65    0.08    0.11    0.44 ^ _16574_/Z (BUF_X1)
                                         _10758_ (net)
                  0.08    0.00    0.45 ^ _18317_/A (BUF_X1)
    10   41.83    0.09    0.13    0.57 ^ _18317_/Z (BUF_X1)
                                         _12432_ (net)
                  0.09    0.01    0.58 ^ _18441_/A (AOI221_X1)
     1    2.64    0.03    0.02    0.61 v _18441_/ZN (AOI221_X1)
                                         _12550_ (net)
                  0.03    0.00    0.61 v _18442_/A3 (NOR3_X1)
     1    1.78    0.03    0.06    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.66 ^ _18453_/A2 (NOR3_X1)
     1    1.80    0.01    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.68 v _18471_/A (AOI21_X1)
     8   36.31    0.17    0.21    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.90 ^ _20600_/A (MUX2_X1)
     7   16.17    0.04    0.09    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.00 ^ _20998_/A (BUF_X1)
    10   21.47    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.10 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.10 v _30197_/B (FA_X1)
     1    3.93    0.02    0.13    1.23 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.23 ^ _30199_/A (FA_X1)
     1    3.67    0.02    0.09    1.32 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.32 v _30202_/B (FA_X1)
     1    4.41    0.02    0.13    1.45 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.45 ^ _30207_/A (FA_X1)
     1    4.05    0.02    0.09    1.54 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.54 v _30211_/A (FA_X1)
     1    4.03    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    2.16    0.02    0.09    1.75 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.75 v _21502_/A (INV_X1)
     1    3.33    0.01    0.02    1.77 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.77 ^ _30538_/A (HA_X1)
     1    1.01    0.02    0.04    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.77    0.02    0.04    1.86 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.86 ^ _23632_/A2 (NAND3_X1)
     1    1.67    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    3.83    0.04    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.16    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   10.64    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.83    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    4.10    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.56    0.05    0.08    2.19 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.19 ^ _23970_/B (XNOR2_X1)
     1    3.85    0.03    0.05    2.24 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.24 ^ _23971_/B (MUX2_X1)
     2    6.61    0.02    0.05    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    6.93    0.03    0.03    2.32 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   12.94    0.09    0.10    2.43 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.43 ^ _24666_/A (BUF_X2)
    10   21.15    0.03    0.05    2.48 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.03    0.00    2.48 ^ _25053_/B2 (OAI21_X1)
     1    1.45    0.01    0.02    2.50 v _25053_/ZN (OAI21_X1)
                                         _01879_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3497.25    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.92    1.57    2.01 ^ gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.01   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.40    1.80   library recovery time
                                  1.80   data required time
-----------------------------------------------------------------------------
                                  1.80   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                 -0.21   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
     1    1.97    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[3] (net)
                  0.01    0.00    0.09 ^ _16533_/A (BUF_X2)
     9   22.32    0.03    0.04    0.13 ^ _16533_/Z (BUF_X2)
                                         _10717_ (net)
                  0.03    0.00    0.13 ^ _16562_/A (BUF_X1)
    10   34.48    0.08    0.11    0.23 ^ _16562_/Z (BUF_X1)
                                         _10746_ (net)
                  0.08    0.00    0.24 ^ _16563_/A (BUF_X1)
    10   28.31    0.06    0.10    0.33 ^ _16563_/Z (BUF_X1)
                                         _10747_ (net)
                  0.06    0.00    0.33 ^ _16574_/A (BUF_X1)
    10   33.65    0.08    0.11    0.44 ^ _16574_/Z (BUF_X1)
                                         _10758_ (net)
                  0.08    0.00    0.45 ^ _18317_/A (BUF_X1)
    10   41.83    0.09    0.13    0.57 ^ _18317_/Z (BUF_X1)
                                         _12432_ (net)
                  0.09    0.01    0.58 ^ _18441_/A (AOI221_X1)
     1    2.64    0.03    0.02    0.61 v _18441_/ZN (AOI221_X1)
                                         _12550_ (net)
                  0.03    0.00    0.61 v _18442_/A3 (NOR3_X1)
     1    1.78    0.03    0.06    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.66 ^ _18453_/A2 (NOR3_X1)
     1    1.80    0.01    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.68 v _18471_/A (AOI21_X1)
     8   36.31    0.17    0.21    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.90 ^ _20600_/A (MUX2_X1)
     7   16.17    0.04    0.09    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.00 ^ _20998_/A (BUF_X1)
    10   21.47    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.10 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.10 v _30197_/B (FA_X1)
     1    3.93    0.02    0.13    1.23 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.23 ^ _30199_/A (FA_X1)
     1    3.67    0.02    0.09    1.32 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.32 v _30202_/B (FA_X1)
     1    4.41    0.02    0.13    1.45 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.45 ^ _30207_/A (FA_X1)
     1    4.05    0.02    0.09    1.54 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.54 v _30211_/A (FA_X1)
     1    4.03    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    2.16    0.02    0.09    1.75 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.75 v _21502_/A (INV_X1)
     1    3.33    0.01    0.02    1.77 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.77 ^ _30538_/A (HA_X1)
     1    1.01    0.02    0.04    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.77    0.02    0.04    1.86 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.86 ^ _23632_/A2 (NAND3_X1)
     1    1.67    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    3.83    0.04    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.16    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   10.64    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.83    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    4.10    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.56    0.05    0.08    2.19 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.19 ^ _23970_/B (XNOR2_X1)
     1    3.85    0.03    0.05    2.24 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.24 ^ _23971_/B (MUX2_X1)
     2    6.61    0.02    0.05    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    6.93    0.03    0.03    2.32 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   12.94    0.09    0.10    2.43 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.43 ^ _24666_/A (BUF_X2)
    10   21.15    0.03    0.05    2.48 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.03    0.00    2.48 ^ _25053_/B2 (OAI21_X1)
     1    1.45    0.01    0.02    2.50 v _25053_/ZN (OAI21_X1)
                                         _01879_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.29   -0.09 (VIOLATED)
_24776_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_17048_/Z                               0.20    0.20   -0.00 (VIOLATED)
_20147_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   28.89  -18.42 (VIOLATED)
_17048_/Z                              25.33   42.58  -17.25 (VIOLATED)
_22176_/ZN                             23.23   37.59  -14.35 (VIOLATED)
_24776_/ZN                             16.02   30.22  -14.20 (VIOLATED)
_22344_/ZN                             23.23   36.72  -13.49 (VIOLATED)
_18225_/ZN                             26.02   38.42  -12.40 (VIOLATED)
_18429_/ZN                             26.02   38.35  -12.33 (VIOLATED)
_19183_/ZN                             26.70   38.62  -11.92 (VIOLATED)
_22284_/ZN                             23.23   35.04  -11.81 (VIOLATED)
_18603_/ZN                             26.02   37.01  -11.00 (VIOLATED)
_18471_/ZN                             25.33   36.31  -10.98 (VIOLATED)
_18358_/ZN                             25.33   36.03  -10.70 (VIOLATED)
_19553_/ZN                             26.02   36.69  -10.67 (VIOLATED)
_22217_/ZN                             23.23   33.87  -10.64 (VIOLATED)
_27512_/ZN                             23.23   33.65  -10.42 (VIOLATED)
_19370_/ZN                             26.02   35.97   -9.95 (VIOLATED)
_22073_/ZN                             23.23   32.80   -9.57 (VIOLATED)
_18417_/ZN                             26.02   35.37   -9.35 (VIOLATED)
_22089_/ZN                             23.23   32.49   -9.26 (VIOLATED)
_18215_/ZN                             26.02   34.81   -8.79 (VIOLATED)
_20147_/ZN                             10.47   18.98   -8.50 (VIOLATED)
_19924_/ZN                             25.33   33.73   -8.40 (VIOLATED)
_19731_/ZN                             26.02   33.97   -7.96 (VIOLATED)
_25831_/ZN                             10.47   18.25   -7.78 (VIOLATED)
_18977_/ZN                             26.02   33.78   -7.77 (VIOLATED)
_20328_/ZN                             16.02   23.76   -7.74 (VIOLATED)
_22911_/ZN                             10.47   18.13   -7.66 (VIOLATED)
_18055_/ZN                             28.99   36.64   -7.65 (VIOLATED)
_20318_/Z                              25.33   32.92   -7.59 (VIOLATED)
_18615_/ZN                             28.99   36.57   -7.58 (VIOLATED)
_20319_/Z                              25.33   32.50   -7.17 (VIOLATED)
_18303_/ZN                             25.33   32.46   -7.13 (VIOLATED)
_17534_/ZN                             13.81   20.86   -7.05 (VIOLATED)
_22052_/ZN                             23.23   30.28   -7.04 (VIOLATED)
_27504_/ZN                             23.23   29.97   -6.73 (VIOLATED)
_19384_/ZN                             26.70   33.40   -6.70 (VIOLATED)
_18028_/ZN                             26.02   32.15   -6.13 (VIOLATED)
_27522_/ZN                             23.23   29.14   -5.91 (VIOLATED)
_20890_/ZN                             16.02   21.83   -5.80 (VIOLATED)
_19965_/ZN                             25.33   29.59   -4.26 (VIOLATED)
_20352_/ZN                             16.02   20.25   -4.23 (VIOLATED)
_20148_/ZN                             10.47   14.41   -3.94 (VIOLATED)
_23322_/ZN                             10.47   14.34   -3.87 (VIOLATED)
_22868_/ZN                             10.47   14.27   -3.80 (VIOLATED)
_22363_/ZN                             26.05   29.61   -3.56 (VIOLATED)
_22301_/ZN                             10.47   13.88   -3.40 (VIOLATED)
_19863_/ZN                             25.33   28.44   -3.11 (VIOLATED)
_19421_/ZN                             25.33   28.32   -2.99 (VIOLATED)
_22133_/ZN                             23.23   25.72   -2.49 (VIOLATED)
_23513_/ZN                             13.81   15.98   -2.17 (VIOLATED)
_24996_/ZN                             26.70   28.77   -2.07 (VIOLATED)
_22831_/ZN                             10.47   12.42   -1.95 (VIOLATED)
_17917_/ZN                             25.33   27.24   -1.91 (VIOLATED)
_17872_/ZN                             25.33   27.15   -1.82 (VIOLATED)
_19781_/ZN                             25.33   27.14   -1.81 (VIOLATED)
_22195_/ZN                             16.02   17.38   -1.36 (VIOLATED)
_22360_/ZN                             10.47   11.76   -1.28 (VIOLATED)
_17229_/ZN                             16.02   17.16   -1.14 (VIOLATED)
_17619_/ZN                             16.02   16.98   -0.95 (VIOLATED)
_23367_/ZN                             16.02   16.91   -0.89 (VIOLATED)
_21836_/ZN                             10.47   11.12   -0.65 (VIOLATED)
_21844_/ZN                             10.47   10.99   -0.52 (VIOLATED)
_27740_/ZN                             10.47   10.99   -0.51 (VIOLATED)
_23147_/ZN                             25.33   25.72   -0.39 (VIOLATED)
_17600_/ZN                             16.02   16.29   -0.27 (VIOLATED)
_22366_/ZN                             16.02   16.18   -0.16 (VIOLATED)
_20612_/ZN                             25.33   25.38   -0.05 (VIOLATED)
_19681_/ZN                             25.33   25.36   -0.03 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.08978115767240524

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4522

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-18.42119026184082

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.7592

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 68

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 2153

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1433

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
   0.04    0.13 ^ _16533_/Z (BUF_X2)
   0.11    0.23 ^ _16562_/Z (BUF_X1)
   0.10    0.33 ^ _16563_/Z (BUF_X1)
   0.11    0.44 ^ _16574_/Z (BUF_X1)
   0.13    0.57 ^ _18317_/Z (BUF_X1)
   0.03    0.61 v _18441_/ZN (AOI221_X1)
   0.06    0.66 ^ _18442_/ZN (NOR3_X1)
   0.01    0.68 v _18453_/ZN (NOR3_X1)
   0.21    0.88 ^ _18471_/ZN (AOI21_X1)
   0.11    0.99 ^ _20600_/Z (MUX2_X1)
   0.08    1.07 ^ _20998_/Z (BUF_X1)
   0.03    1.10 v _21067_/ZN (NAND2_X1)
   0.13    1.23 ^ _30197_/S (FA_X1)
   0.09    1.32 v _30199_/S (FA_X1)
   0.13    1.45 ^ _30202_/S (FA_X1)
   0.09    1.54 v _30207_/S (FA_X1)
   0.12    1.66 ^ _30211_/S (FA_X1)
   0.09    1.75 v _30212_/S (FA_X1)
   0.02    1.77 ^ _21502_/ZN (INV_X1)
   0.04    1.81 ^ _30538_/S (HA_X1)
   0.04    1.86 ^ _23588_/Z (BUF_X1)
   0.02    1.88 v _23632_/ZN (NAND3_X1)
   0.07    1.95 ^ _23633_/ZN (NOR3_X1)
   0.02    1.97 v _23682_/ZN (NOR2_X1)
   0.05    2.02 ^ _23683_/ZN (AOI21_X2)
   0.07    2.09 ^ _23908_/ZN (AND4_X1)
   0.01    2.10 v _23966_/ZN (NOR2_X1)
   0.08    2.19 ^ _23969_/ZN (AOI221_X2)
   0.05    2.24 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.29 ^ _23971_/Z (MUX2_X1)
   0.03    2.32 v _23972_/ZN (AOI221_X2)
   0.10    2.43 ^ _23981_/ZN (NOR4_X2)
   0.06    2.48 ^ _24666_/Z (BUF_X2)
   0.02    2.50 v _25053_/ZN (OAI21_X1)
   0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_/D (DFFR_X1)
           2.50   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[63]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.50   data arrival time
---------------------------------------------------------
          -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5027

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3444

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.761138

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.47e-03   1.56e-04   1.31e-02  16.6%
Combinational          2.99e-02   3.47e-02   4.29e-04   6.50e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.13e-02   3.66e-02   5.85e-04   7.85e-02 100.0%
                          52.6%      46.6%       0.7%
