verilog xil_defaultlib --include "C:/Xilinx_2/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../AES_Encryption.gen/sources_1/bd/AXI_AES_test/ipshared/ec67/hdl" --include "../../../../AES_Encryption.gen/sources_1/bd/AXI_AES_test/ipshared/6b2b/hdl" \
"../../../bd/AXI_AES_test/ipshared/5901/hdl/AES_AXI_NEW_v1_0_S00_AXI.v" \
"../../../bd/AXI_AES_test/ipshared/5901/hdl/AES_AXI_NEW_v1_0.v" \
"../../../bd/AXI_AES_test/ip/AXI_AES_test_AES_AXI_NEW_0_1/sim/AXI_AES_test_AES_AXI_NEW_0_1.v" \
"c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/AXI_AES_test/ip/AXI_AES_test_processing_system7_0_1/AXI_AES_test_processing_system7_0_1_sim_netlist.v" \
"c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/AXI_AES_test/ip/AXI_AES_test_xbar_1/AXI_AES_test_xbar_1_sim_netlist.v" \
"c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/AXI_AES_test/ip/AXI_AES_test_proc_sys_reset_0_1/AXI_AES_test_proc_sys_reset_0_1_sim_netlist.v" \
"c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/AXI_AES_test/ip/AXI_AES_test_auto_pc_1/AXI_AES_test_auto_pc_1_sim_netlist.v" \
"c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/AXI_AES_test/ip/AXI_AES_test_auto_pc_0/AXI_AES_test_auto_pc_0_sim_netlist.v" \
"../../../bd/AXI_AES_test/sim/AXI_AES_test.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
