5 18 181 2 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (bit1.vcd) 2 -o (bit1.cdd) 2 -v (bit1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 bit1.v 1 17 1
2 1 0 3 150015 1 1004 0 0 32 48 0 0
2 2 1 3 110011 0 1410 0 0 1 1 a
2 3 48 3 110015 1 16 1 2
2 4 0 4 150015 1 1004 0 0 32 48 0 0
2 5 1 4 110011 0 1410 0 0 2 1 b
2 6 48 4 110015 1 16 4 5
2 7 0 5 150015 1 1004 0 0 32 48 0 0
2 8 1 5 110011 0 1410 0 0 1 33 c
2 9 48 5 110015 1 16 7 8
2 10 0 6 150015 1 1004 0 0 32 48 0 0
2 11 1 6 110011 0 1410 0 0 4 33 d
2 12 48 6 110015 1 16 10 11
1 a 1 3 1070011 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 4 1070011 1 0 1 0 2 17 0 3 0 0 0 0
1 c 3 5 1070011 1 0 0 0 1 49 0 1 0 0 0 0
1 d 4 6 1070011 1 0 3 0 4 49 0 f 0 0 0 0
4 3 3 17 7 0 0 3
4 6 4 17 7 0 0 6
4 9 5 17 7 0 0 9
4 12 6 17 7 0 0 12
3 1 main.$u0 "main.$u0" 0 bit1.v 0 15 1
