{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 11:53:49 2007 " "Info: Processing started: Sun Jan 21 11:53:49 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PFD_test -c PFD_test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PFD_test -c PFD_test" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "osc_8k " "Warning: Clock Setting \"osc_8k\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~68 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~68\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 32 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~67 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~67\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 32 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 51 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 51 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 43 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 43 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 83 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 91 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 83 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 91 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 59 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 59 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 99 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 99 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 67 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 107 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~69 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~69\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 32 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ref_8k " "Info: No valid register-to-register data paths exist for clock \"ref_8k\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ref_in register counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\] register counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\] 91.82 ns " "Info: Slack time is 91.82 ns for clock \"ref_in\" between source register \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\]\" and destination register \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "122.25 MHz 8.18 ns " "Info: Fmax is 122.25 MHz (period= 8.18 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.291 ns + Largest register register " "Info: + Largest register to register requirement is 99.291 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 100.000 ns " "Info: + Latch edge is 100.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ref_in 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ref_in\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ref_in 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ref_in\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in destination 6.675 ns + Shortest register " "Info: + Shortest clock path from clock \"ref_in\" to destination register is 6.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 10; CLK Node = 'ref_in'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.625 ns) + CELL(0.918 ns) 6.675 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\] 2 REG LC_X4_Y4_N8 4 " "Info: 2: + IC(4.625 ns) + CELL(0.918 ns) = 6.675 ns; Loc. = LC_X4_Y4_N8; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.543 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.71 % ) " "Info: Total cell delay = 2.050 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.625 ns ( 69.29 % ) " "Info: Total interconnect delay = 4.625 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 6.675 ns - Longest register " "Info: - Longest clock path from clock \"ref_in\" to source register is 6.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 10; CLK Node = 'ref_in'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.625 ns) + CELL(0.918 ns) 6.675 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\] 2 REG LC_X4_Y4_N6 4 " "Info: 2: + IC(4.625 ns) + CELL(0.918 ns) = 6.675 ns; Loc. = LC_X4_Y4_N6; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.543 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.71 % ) " "Info: Total cell delay = 2.050 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.625 ns ( 69.29 % ) " "Info: Total interconnect delay = 4.625 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.471 ns - Longest register register " "Info: - Longest register to register delay is 7.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\] 1 REG LC_X4_Y4_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N6; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.914 ns) 1.836 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~67 2 COMB LC_X4_Y4_N1 1 " "Info: 2: + IC(0.922 ns) + CELL(0.914 ns) = 1.836 ns; Loc. = LC_X4_Y4_N1; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~67'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.511 ns) 3.532 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~69 3 COMB LC_X5_Y4_N9 1 " "Info: 3: + IC(1.185 ns) + CELL(0.511 ns) = 3.532 ns; Loc. = LC_X5_Y4_N9; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~69'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.200 ns) 4.480 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger 4 COMB LC_X5_Y4_N5 11 " "Info: 4: + IC(0.748 ns) + CELL(0.200 ns) = 4.480 ns; Loc. = LC_X5_Y4_N5; Fanout = 11; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 129 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(1.908 ns) 7.471 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\] 5 REG LC_X4_Y4_N8 4 " "Info: 5: + IC(1.083 ns) + CELL(1.908 ns) = 7.471 ns; Loc. = LC_X4_Y4_N8; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.533 ns ( 47.29 % ) " "Info: Total cell delay = 3.533 ns ( 47.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.938 ns ( 52.71 % ) " "Info: Total interconnect delay = 3.938 ns ( 52.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.471 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.471 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } { 0.000ns 0.922ns 1.185ns 0.748ns 1.083ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.471 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.471 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } { 0.000ns 0.922ns 1.185ns 0.748ns 1.083ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.908ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "osc_in " "Info: No valid register-to-register data paths exist for clock \"osc_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ref_in register counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] register counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] 2.107 ns " "Info: Minimum slack time is 2.107 ns for clock \"ref_in\" between source register \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]\" and destination register \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.952 ns + Shortest register register " "Info: + Shortest register to register delay is 1.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] 1 REG LC_X4_Y4_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N9; Fanout = 3; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(1.061 ns) 1.952 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] 2 REG LC_X4_Y4_N9 3 " "Info: 2: + IC(0.891 ns) + CELL(1.061 ns) = 1.952 ns; Loc. = LC_X4_Y4_N9; Fanout = 3; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 54.35 % ) " "Info: Total cell delay = 1.061 ns ( 54.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.891 ns ( 45.65 % ) " "Info: Total interconnect delay = 0.891 ns ( 45.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "1.952 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.891ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ref_in 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ref_in\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ref_in 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ref_in\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in destination 6.675 ns + Longest register " "Info: + Longest clock path from clock \"ref_in\" to destination register is 6.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 10; CLK Node = 'ref_in'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.625 ns) + CELL(0.918 ns) 6.675 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] 2 REG LC_X4_Y4_N9 3 " "Info: 2: + IC(4.625 ns) + CELL(0.918 ns) = 6.675 ns; Loc. = LC_X4_Y4_N9; Fanout = 3; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.543 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.71 % ) " "Info: Total cell delay = 2.050 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.625 ns ( 69.29 % ) " "Info: Total interconnect delay = 4.625 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 6.675 ns - Shortest register " "Info: - Shortest clock path from clock \"ref_in\" to source register is 6.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 10; CLK Node = 'ref_in'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.625 ns) + CELL(0.918 ns) 6.675 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] 2 REG LC_X4_Y4_N9 3 " "Info: 2: + IC(4.625 ns) + CELL(0.918 ns) = 6.675 ns; Loc. = LC_X4_Y4_N9; Fanout = 3; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.543 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.71 % ) " "Info: Total cell delay = 2.050 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.625 ns ( 69.29 % ) " "Info: Total interconnect delay = 4.625 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "1.952 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.891ns } { 0.000ns 1.061ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[4] } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 1 " "Warning: Can't achieve timing requirement tco along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ref_in clock ref_8k pin tune -2.688 ns " "Info: Slack time is -2.688 ns for clock \"ref_in\" between source clock \"ref_8k\" and destination pin \"tune\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "15.000 ns + clock " "Info: + tco requirement for source clock and destination pin is 15.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0} { "Info" "ITDB_SLACK_TCO_RESULT" "17.688 ns - " "Info: - tco from clock to output pin is 17.688 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 13.123 ns + Longest clock " "Info: + Longest clock path from clock \"ref_in\" to source clock is 13.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 10; CLK Node = 'ref_in'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.625 ns) + CELL(1.294 ns) 7.051 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\] 2 REG LC_X4_Y4_N6 4 " "Info: 2: + IC(4.625 ns) + CELL(1.294 ns) = 7.051 ns; Loc. = LC_X4_Y4_N6; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.919 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 130 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.914 ns) 8.887 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~67 3 COMB LC_X4_Y4_N1 1 " "Info: 3: + IC(0.922 ns) + CELL(0.914 ns) = 8.887 ns; Loc. = LC_X4_Y4_N1; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~67'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.511 ns) 10.583 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~69 4 COMB LC_X5_Y4_N9 1 " "Info: 4: + IC(1.185 ns) + CELL(0.511 ns) = 10.583 ns; Loc. = LC_X5_Y4_N9; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr1_aeb_int~69'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.200 ns) 11.531 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger 5 COMB LC_X5_Y4_N5 11 " "Info: 5: + IC(0.748 ns) + CELL(0.200 ns) = 11.531 ns; Loc. = LC_X5_Y4_N5; Fanout = 11; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/db/cntr_45j.tdf" 129 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.918 ns) 13.123 ns ref_8k 6 CLK LC_X5_Y4_N7 2 " "Info: 6: + IC(0.674 ns) + CELL(0.918 ns) = 13.123 ns; Loc. = LC_X5_Y4_N7; Fanout = 2; CLK Node = 'ref_8k'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.969 ns ( 37.86 % ) " "Info: Total cell delay = 4.969 ns ( 37.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.154 ns ( 62.14 % ) " "Info: Total interconnect delay = 8.154 ns ( 62.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "13.123 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "13.123 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k } { 0.000ns 0.000ns 4.625ns 0.922ns 1.185ns 0.748ns 0.674ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.189 ns + Longest clock pin " "Info: + Longest clock to pin delay is 4.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ref_8k 1 CLK LC_X5_Y4_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N7; Fanout = 2; CLK Node = 'ref_8k'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_8k } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(2.322 ns) 4.189 ns tune 2 PIN PIN_85 0 " "Info: 2: + IC(1.867 ns) + CELL(2.322 ns) = 4.189 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'tune'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { ref_8k tune } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 55.43 % ) " "Info: Total cell delay = 2.322 ns ( 55.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.867 ns ( 44.57 % ) " "Info: Total interconnect delay = 1.867 ns ( 44.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { ref_8k tune } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.189 ns" { ref_8k tune } { 0.000ns 1.867ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "13.123 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "13.123 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k } { 0.000ns 0.000ns 4.625ns 0.922ns 1.185ns 0.748ns 0.674ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 0.918ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { ref_8k tune } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.189 ns" { ref_8k tune } { 0.000ns 1.867ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "13.123 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "13.123 ns" { ref_in ref_in~combout counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[1] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~67 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr1_aeb_int~69 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger ref_8k } { 0.000ns 0.000ns 4.625ns 0.922ns 1.185ns 0.748ns 0.674ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 0.918ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { ref_8k tune } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.189 ns" { ref_8k tune } { 0.000ns 1.867ns } { 0.000ns 2.322ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register osc_in pin C5 6.525 ns " "Info: Slack time is 6.525 ns between source register \"osc_in\" and destination pin \"C5\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "15.000 ns + Longest register pin " "Info: + Longest register to pin requirement is 15.000 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.475 ns - Longest register pin " "Info: - Longest register to pin delay is 8.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns osc_in 1 CLK PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 1; CLK Node = 'osc_in'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc_in } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.021 ns) + CELL(2.322 ns) 8.475 ns C5 2 PIN PIN_76 0 " "Info: 2: + IC(5.021 ns) + CELL(2.322 ns) = 8.475 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 'C5'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.343 ns" { osc_in C5 } "NODE_NAME" } } { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.454 ns ( 40.76 % ) " "Info: Total cell delay = 3.454 ns ( 40.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.021 ns ( 59.24 % ) " "Info: Total interconnect delay = 5.021 ns ( 59.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.475 ns" { osc_in C5 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.475 ns" { osc_in osc_in~combout C5 } { 0.000ns 0.000ns 5.021ns } { 0.000ns 1.132ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.475 ns" { osc_in C5 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.475 ns" { osc_in osc_in~combout C5 } { 0.000ns 0.000ns 5.021ns } { 0.000ns 1.132ns 2.322ns } "" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "97 " "Info: Allocated 97 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 11:53:50 2007 " "Info: Processing ended: Sun Jan 21 11:53:50 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
