

================================================================
== Vivado HLS Report for 'fwht16'
================================================================
* Date:           Tue May 26 02:01:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversmediaplatformvicodecvicodec-codec.c_fwht16_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.019|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  146|  146|  146|  146|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   72|   72|         9|          -|          -|     8|    no    |
        |- Loop 2  |   72|   72|         9|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    2145|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     387|    -|
|Register         |        -|      -|    1248|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1248|    2532|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln25_1_fu_382_p2  |     +    |      0|  0|  15|           4|           7|
    |add_ln25_fu_377_p2    |     +    |      0|  0|  42|          35|          35|
    |add_ln27_1_fu_448_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln27_fu_362_p2    |     +    |      0|  0|  15|           1|           8|
    |add_ln30_1_fu_398_p2  |     +    |      0|  0|  15|           2|           8|
    |add_ln30_2_fu_456_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln30_fu_388_p2    |     +    |      0|  0|  15|           2|           8|
    |add_ln33_1_fu_418_p2  |     +    |      0|  0|  15|           3|           8|
    |add_ln33_2_fu_464_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln33_fu_408_p2    |     +    |      0|  0|  15|           3|           8|
    |add_ln36_1_fu_438_p2  |     +    |      0|  0|  15|           3|           8|
    |add_ln36_2_fu_472_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln36_fu_428_p2    |     +    |      0|  0|  15|           3|           8|
    |add_ln40_fu_480_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln43_fu_562_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln45_fu_492_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln48_fu_570_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln51_fu_504_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln54_fu_543_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln55_fu_574_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln58_fu_623_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln65_fu_730_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln68_fu_738_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln71_1_fu_746_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln71_fu_704_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln74_fu_754_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln78_fu_762_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln81_fu_816_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln83_fu_774_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln86_fu_824_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln89_fu_786_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln92_fu_806_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln93_fu_828_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln96_fu_847_p2    |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_653_p2         |     +    |      0|  0|  13|           4|           1|
    |i_fu_352_p2           |     +    |      0|  0|  13|           4|           1|
    |sub_ln28_fu_452_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln31_fu_460_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln34_fu_468_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln37_fu_476_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln41_fu_486_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln42_fu_558_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln46_fu_498_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln47_fu_566_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln52_fu_511_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln53_fu_528_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln56_fu_591_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln57_fu_608_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln66_fu_734_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln69_fu_742_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln72_fu_750_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln75_fu_758_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln79_fu_768_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln80_fu_812_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln84_fu_780_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln85_fu_820_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln90_fu_792_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln91_fu_799_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln94_fu_835_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln95_fu_842_p2    |     -    |      0|  0|  39|          32|          32|
    |icmp_ln25_fu_346_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln63_fu_647_p2   |   icmp   |      0|  0|  11|           4|           5|
    |or_ln52_fu_518_p2     |    or    |      0|  0|   6|           6|           1|
    |or_ln53_fu_533_p2     |    or    |      0|  0|   6|           6|           2|
    |or_ln54_fu_548_p2     |    or    |      0|  0|   6|           6|           2|
    |or_ln55_fu_581_p2     |    or    |      0|  0|   6|           6|           3|
    |or_ln56_fu_598_p2     |    or    |      0|  0|   6|           6|           3|
    |or_ln57_fu_613_p2     |    or    |      0|  0|   6|           6|           3|
    |or_ln58_fu_628_p2     |    or    |      0|  0|   6|           6|           3|
    |xor_ln65_fu_659_p2    |    xor   |      0|  0|   6|           4|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|2145|        1660|        1674|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  97|         20|    1|         20|
    |block_r_address0       |  27|          5|    7|         35|
    |block_r_address1       |  27|          5|    7|         35|
    |i_0_reg_309            |   9|          2|    4|          8|
    |out_0_rec_reg_298      |   9|          2|    7|         14|
    |out_1_rec_reg_320      |   9|          2|    4|          8|
    |output_block_address0  |  56|         13|    7|         91|
    |output_block_address1  |  56|         13|    7|         91|
    |output_block_d0        |  44|          9|   32|        288|
    |output_block_d1        |  44|          9|   32|        288|
    |tmp_0_rec_reg_287      |   9|          2|   35|         70|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 387|         82|  143|        948|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln25_1_reg_906             |   7|   0|    7|          0|
    |add_ln25_reg_901               |  35|   0|   35|          0|
    |add_ln43_reg_1025              |  32|   0|   32|          0|
    |add_ln48_reg_1031              |  32|   0|   32|          0|
    |add_ln81_reg_1185              |  32|   0|   32|          0|
    |add_ln86_reg_1191              |  32|   0|   32|          0|
    |add_ln89_reg_1175              |  32|   0|   32|          0|
    |add_ln92_reg_1180              |  32|   0|   32|          0|
    |ap_CS_fsm                      |  19|   0|   19|          0|
    |block_load_1_reg_917           |  32|   0|   32|          0|
    |block_load_2_reg_933           |  32|   0|   32|          0|
    |block_load_3_reg_939           |  32|   0|   32|          0|
    |block_load_4_reg_955           |  32|   0|   32|          0|
    |block_load_5_reg_961           |  32|   0|   32|          0|
    |block_load_6_reg_977           |  32|   0|   32|          0|
    |block_load_7_reg_983           |  32|   0|   32|          0|
    |block_load_reg_911             |  32|   0|   32|          0|
    |empty_2_reg_875                |   8|   0|    8|          0|
    |empty_3_reg_890                |   6|   0|    6|          0|
    |i_0_reg_309                    |   4|   0|    4|          0|
    |i_1_reg_1050                   |   4|   0|    4|          0|
    |i_reg_870                      |   4|   0|    4|          0|
    |or_ln_reg_1079                 |   4|   0|    5|          1|
    |out_0_rec_reg_298              |   7|   0|    7|          0|
    |out_1_rec_cast2_reg_1037       |   4|   0|    6|          2|
    |out_1_rec_reg_320              |   4|   0|    4|          0|
    |output_block_addr_10_reg_1084  |   4|   0|    7|          3|
    |output_block_addr_11_reg_1090  |   5|   0|    7|          2|
    |output_block_addr_12_reg_1107  |   4|   0|    7|          3|
    |output_block_addr_13_reg_1112  |   6|   0|    7|          1|
    |output_block_addr_14_reg_1129  |   4|   0|    7|          3|
    |output_block_addr_15_reg_1134  |   6|   0|    7|          1|
    |output_block_addr_1_reg_1042   |   4|   0|    7|          3|
    |output_block_addr_9_reg_1061   |   4|   0|    7|          3|
    |output_block_addr_reg_857      |   7|   0|    7|          0|
    |output_block_load_1_reg_1073   |  32|   0|   32|          0|
    |output_block_load_2_reg_1095   |  32|   0|   32|          0|
    |output_block_load_3_reg_1101   |  32|   0|   32|          0|
    |output_block_load_4_reg_1117   |  32|   0|   32|          0|
    |output_block_load_5_reg_1123   |  32|   0|   32|          0|
    |output_block_load_6_reg_1139   |  32|   0|   32|          0|
    |output_block_load_7_reg_1145   |  32|   0|   32|          0|
    |output_block_load_reg_1067     |  32|   0|   32|          0|
    |sext_ln25_reg_852              |  35|   0|   35|          0|
    |sub_ln28_reg_989               |  32|   0|   32|          0|
    |sub_ln31_reg_995               |  32|   0|   32|          0|
    |sub_ln34_reg_1001              |  32|   0|   32|          0|
    |sub_ln37_reg_1007              |  32|   0|   32|          0|
    |sub_ln41_reg_1013              |  32|   0|   32|          0|
    |sub_ln46_reg_1019              |  32|   0|   32|          0|
    |sub_ln66_reg_1151              |  32|   0|   32|          0|
    |sub_ln69_reg_1157              |  32|   0|   32|          0|
    |sub_ln72_reg_1163              |  32|   0|   32|          0|
    |sub_ln75_reg_1169              |  32|   0|   32|          0|
    |tmp_0_rec_reg_287              |  35|   0|   35|          0|
    |xor_ln65_reg_1055              |   4|   0|    4|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1248|   0| 1270|         22|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    fwht16    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    fwht16    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    fwht16    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    fwht16    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    fwht16    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    fwht16    | return value |
|block_r_address0       | out |    7|  ap_memory |    block_r   |     array    |
|block_r_ce0            | out |    1|  ap_memory |    block_r   |     array    |
|block_r_q0             |  in |   32|  ap_memory |    block_r   |     array    |
|block_r_address1       | out |    7|  ap_memory |    block_r   |     array    |
|block_r_ce1            | out |    1|  ap_memory |    block_r   |     array    |
|block_r_q1             |  in |   32|  ap_memory |    block_r   |     array    |
|output_block_address0  | out |    7|  ap_memory | output_block |     array    |
|output_block_ce0       | out |    1|  ap_memory | output_block |     array    |
|output_block_we0       | out |    1|  ap_memory | output_block |     array    |
|output_block_d0        | out |   32|  ap_memory | output_block |     array    |
|output_block_q0        |  in |   32|  ap_memory | output_block |     array    |
|output_block_address1  | out |    7|  ap_memory | output_block |     array    |
|output_block_ce1       | out |    1|  ap_memory | output_block |     array    |
|output_block_we1       | out |    1|  ap_memory | output_block |     array    |
|output_block_d1        | out |   32|  ap_memory | output_block |     array    |
|output_block_q1        |  in |   32|  ap_memory | output_block |     array    |
|stride                 |  in |   32|   ap_none  |    stride    |    scalar    |
|intra                  |  in |   32|   ap_none  |     intra    |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

