

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5'
================================================================
* Date:           Fri Mar 10 17:35:06 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  5.544 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  1.300 us|  1.300 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_540_5  |       24|       24|         5|          4|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc141.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_4 = load i3 %i" [dilithium2/fips202.c:540->dilithium2/fips202.c:710]   --->   Operation 11 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%icmp_ln540 = icmp_eq  i3 %i_4, i3 6" [dilithium2/fips202.c:540->dilithium2/fips202.c:710]   --->   Operation 13 'icmp' 'icmp_ln540' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.34ns)   --->   "%add_ln540 = add i3 %i_4, i3 1" [dilithium2/fips202.c:540->dilithium2/fips202.c:710]   --->   Operation 15 'add' 'add_ln540' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln540 = br i1 %icmp_ln540, void %for.inc141.split.i, void %for.inc.i.i.i.preheader.exitStub" [dilithium2/fips202.c:540->dilithium2/fips202.c:710]   --->   Operation 16 'br' 'br_ln540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_61_cast25 = zext i3 %i_4" [dilithium2/fips202.c:540->dilithium2/fips202.c:710]   --->   Operation 17 'zext' 'i_61_cast25' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr i64 %state_s, i64 0, i64 %i_61_cast25" [dilithium2/fips202.c:541->dilithium2/fips202.c:710]   --->   Operation 18 'getelementptr' 'state_s_addr' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:541->dilithium2/fips202.c:710]   --->   Operation 19 'load' 'state_s_load' <Predicate = (!icmp_ln540)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 20 [1/1] (1.32ns)   --->   "%store_ln540 = store i3 %add_ln540, i3 %i" [dilithium2/fips202.c:540->dilithium2/fips202.c:710]   --->   Operation 20 'store' 'store_ln540' <Predicate = (!icmp_ln540)> <Delay = 1.32>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln540)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.54>
ST_2 : Operation 21 [1/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:541->dilithium2/fips202.c:710]   --->   Operation 21 'load' 'state_s_load' <Predicate = (!icmp_ln540)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln541 = trunc i64 %state_s_load" [dilithium2/fips202.c:541->dilithium2/fips202.c:710]   --->   Operation 22 'trunc' 'trunc_ln541' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_4, i3 0" [dilithium2/fips202.c:541->dilithium2/fips202.c:710]   --->   Operation 23 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %shl_ln3" [dilithium2/fips202.c:541->dilithium2/fips202.c:710]   --->   Operation 24 'zext' 'zext_ln541' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.71ns)   --->   "%add_ln541 = add i8 %zext_ln541, i8 112" [dilithium2/fips202.c:541->dilithium2/fips202.c:710]   --->   Operation 25 'add' 'add_ln541' <Predicate = (!icmp_ln540)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i8 %add_ln541" [dilithium2/fips202.c:541->dilithium2/fips202.c:710]   --->   Operation 26 'zext' 'zext_ln541_1' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%seedbuf_addr_3 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln541_1" [dilithium2/fips202.c:541->dilithium2/fips202.c:710]   --->   Operation 27 'getelementptr' 'seedbuf_addr_3' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.77ns)   --->   "%store_ln541 = store i8 %trunc_ln541, i8 %seedbuf_addr_3" [dilithium2/fips202.c:541->dilithium2/fips202.c:710]   --->   Operation 28 'store' 'store_ln541' <Predicate = (!icmp_ln540)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 8, i32 15" [dilithium2/fips202.c:542->dilithium2/fips202.c:710]   --->   Operation 29 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln542)   --->   "%or_ln542 = or i6 %shl_ln3, i6 1" [dilithium2/fips202.c:542->dilithium2/fips202.c:710]   --->   Operation 30 'or' 'or_ln542' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln542)   --->   "%zext_ln542 = zext i6 %or_ln542" [dilithium2/fips202.c:542->dilithium2/fips202.c:710]   --->   Operation 31 'zext' 'zext_ln542' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln542 = add i8 %zext_ln542, i8 112" [dilithium2/fips202.c:542->dilithium2/fips202.c:710]   --->   Operation 32 'add' 'add_ln542' <Predicate = (!icmp_ln540)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln542_1 = zext i8 %add_ln542" [dilithium2/fips202.c:542->dilithium2/fips202.c:710]   --->   Operation 33 'zext' 'zext_ln542_1' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%seedbuf_addr_4 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln542_1" [dilithium2/fips202.c:542->dilithium2/fips202.c:710]   --->   Operation 34 'getelementptr' 'seedbuf_addr_4' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.77ns)   --->   "%store_ln542 = store i8 %trunc_ln1, i8 %seedbuf_addr_4" [dilithium2/fips202.c:542->dilithium2/fips202.c:710]   --->   Operation 35 'store' 'store_ln542' <Predicate = (!icmp_ln540)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 16, i32 23" [dilithium2/fips202.c:543->dilithium2/fips202.c:710]   --->   Operation 36 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 24, i32 31" [dilithium2/fips202.c:544->dilithium2/fips202.c:710]   --->   Operation 37 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 32, i32 39" [dilithium2/fips202.c:545->dilithium2/fips202.c:710]   --->   Operation 38 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 40, i32 47" [dilithium2/fips202.c:546->dilithium2/fips202.c:710]   --->   Operation 39 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 48, i32 55" [dilithium2/fips202.c:547->dilithium2/fips202.c:710]   --->   Operation 40 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 56, i32 63" [dilithium2/fips202.c:548->dilithium2/fips202.c:710]   --->   Operation 41 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln540)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.49>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln543)   --->   "%or_ln543 = or i6 %shl_ln3, i6 2" [dilithium2/fips202.c:543->dilithium2/fips202.c:710]   --->   Operation 42 'or' 'or_ln543' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln543)   --->   "%zext_ln543 = zext i6 %or_ln543" [dilithium2/fips202.c:543->dilithium2/fips202.c:710]   --->   Operation 43 'zext' 'zext_ln543' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln543 = add i8 %zext_ln543, i8 112" [dilithium2/fips202.c:543->dilithium2/fips202.c:710]   --->   Operation 44 'add' 'add_ln543' <Predicate = (!icmp_ln540)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln543_1 = zext i8 %add_ln543" [dilithium2/fips202.c:543->dilithium2/fips202.c:710]   --->   Operation 45 'zext' 'zext_ln543_1' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%seedbuf_addr_5 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln543_1" [dilithium2/fips202.c:543->dilithium2/fips202.c:710]   --->   Operation 46 'getelementptr' 'seedbuf_addr_5' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.77ns)   --->   "%store_ln543 = store i8 %trunc_ln2, i8 %seedbuf_addr_5" [dilithium2/fips202.c:543->dilithium2/fips202.c:710]   --->   Operation 47 'store' 'store_ln543' <Predicate = (!icmp_ln540)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln544)   --->   "%or_ln544 = or i6 %shl_ln3, i6 3" [dilithium2/fips202.c:544->dilithium2/fips202.c:710]   --->   Operation 48 'or' 'or_ln544' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln544)   --->   "%zext_ln544 = zext i6 %or_ln544" [dilithium2/fips202.c:544->dilithium2/fips202.c:710]   --->   Operation 49 'zext' 'zext_ln544' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln544 = add i8 %zext_ln544, i8 112" [dilithium2/fips202.c:544->dilithium2/fips202.c:710]   --->   Operation 50 'add' 'add_ln544' <Predicate = (!icmp_ln540)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %add_ln544" [dilithium2/fips202.c:544->dilithium2/fips202.c:710]   --->   Operation 51 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%seedbuf_addr_6 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln544_1" [dilithium2/fips202.c:544->dilithium2/fips202.c:710]   --->   Operation 52 'getelementptr' 'seedbuf_addr_6' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.77ns)   --->   "%store_ln544 = store i8 %trunc_ln3, i8 %seedbuf_addr_6" [dilithium2/fips202.c:544->dilithium2/fips202.c:710]   --->   Operation 53 'store' 'store_ln544' <Predicate = (!icmp_ln540)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 4 <SV = 3> <Delay = 4.49>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln545)   --->   "%or_ln545 = or i6 %shl_ln3, i6 4" [dilithium2/fips202.c:545->dilithium2/fips202.c:710]   --->   Operation 54 'or' 'or_ln545' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln545)   --->   "%zext_ln545 = zext i6 %or_ln545" [dilithium2/fips202.c:545->dilithium2/fips202.c:710]   --->   Operation 55 'zext' 'zext_ln545' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln545 = add i8 %zext_ln545, i8 112" [dilithium2/fips202.c:545->dilithium2/fips202.c:710]   --->   Operation 56 'add' 'add_ln545' <Predicate = (!icmp_ln540)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln545_1 = zext i8 %add_ln545" [dilithium2/fips202.c:545->dilithium2/fips202.c:710]   --->   Operation 57 'zext' 'zext_ln545_1' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%seedbuf_addr_7 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln545_1" [dilithium2/fips202.c:545->dilithium2/fips202.c:710]   --->   Operation 58 'getelementptr' 'seedbuf_addr_7' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.77ns)   --->   "%store_ln545 = store i8 %trunc_ln4, i8 %seedbuf_addr_7" [dilithium2/fips202.c:545->dilithium2/fips202.c:710]   --->   Operation 59 'store' 'store_ln545' <Predicate = (!icmp_ln540)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln546)   --->   "%or_ln546 = or i6 %shl_ln3, i6 5" [dilithium2/fips202.c:546->dilithium2/fips202.c:710]   --->   Operation 60 'or' 'or_ln546' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln546)   --->   "%zext_ln546 = zext i6 %or_ln546" [dilithium2/fips202.c:546->dilithium2/fips202.c:710]   --->   Operation 61 'zext' 'zext_ln546' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln546 = add i8 %zext_ln546, i8 112" [dilithium2/fips202.c:546->dilithium2/fips202.c:710]   --->   Operation 62 'add' 'add_ln546' <Predicate = (!icmp_ln540)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln546_1 = zext i8 %add_ln546" [dilithium2/fips202.c:546->dilithium2/fips202.c:710]   --->   Operation 63 'zext' 'zext_ln546_1' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%seedbuf_addr = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln546_1" [dilithium2/fips202.c:546->dilithium2/fips202.c:710]   --->   Operation 64 'getelementptr' 'seedbuf_addr' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.77ns)   --->   "%store_ln546 = store i8 %trunc_ln5, i8 %seedbuf_addr" [dilithium2/fips202.c:546->dilithium2/fips202.c:710]   --->   Operation 65 'store' 'store_ln546' <Predicate = (!icmp_ln540)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 5 <SV = 4> <Delay = 4.49>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln504 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [dilithium2/fips202.c:504->dilithium2/fips202.c:710]   --->   Operation 66 'specloopname' 'specloopname_ln504' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln547)   --->   "%or_ln547 = or i6 %shl_ln3, i6 6" [dilithium2/fips202.c:547->dilithium2/fips202.c:710]   --->   Operation 67 'or' 'or_ln547' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln547)   --->   "%zext_ln547 = zext i6 %or_ln547" [dilithium2/fips202.c:547->dilithium2/fips202.c:710]   --->   Operation 68 'zext' 'zext_ln547' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln547 = add i8 %zext_ln547, i8 112" [dilithium2/fips202.c:547->dilithium2/fips202.c:710]   --->   Operation 69 'add' 'add_ln547' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln547_1 = zext i8 %add_ln547" [dilithium2/fips202.c:547->dilithium2/fips202.c:710]   --->   Operation 70 'zext' 'zext_ln547_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%seedbuf_addr_8 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln547_1" [dilithium2/fips202.c:547->dilithium2/fips202.c:710]   --->   Operation 71 'getelementptr' 'seedbuf_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.77ns)   --->   "%store_ln547 = store i8 %trunc_ln6, i8 %seedbuf_addr_8" [dilithium2/fips202.c:547->dilithium2/fips202.c:710]   --->   Operation 72 'store' 'store_ln547' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln548)   --->   "%or_ln548 = or i6 %shl_ln3, i6 7" [dilithium2/fips202.c:548->dilithium2/fips202.c:710]   --->   Operation 73 'or' 'or_ln548' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln548)   --->   "%zext_ln548 = zext i6 %or_ln548" [dilithium2/fips202.c:548->dilithium2/fips202.c:710]   --->   Operation 74 'zext' 'zext_ln548' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln548 = add i8 %zext_ln548, i8 112" [dilithium2/fips202.c:548->dilithium2/fips202.c:710]   --->   Operation 75 'add' 'add_ln548' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln548_1 = zext i8 %add_ln548" [dilithium2/fips202.c:548->dilithium2/fips202.c:710]   --->   Operation 76 'zext' 'zext_ln548_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%seedbuf_addr_9 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln548_1" [dilithium2/fips202.c:548->dilithium2/fips202.c:710]   --->   Operation 77 'getelementptr' 'seedbuf_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.77ns)   --->   "%store_ln548 = store i8 %trunc_ln7, i8 %seedbuf_addr_9" [dilithium2/fips202.c:548->dilithium2/fips202.c:710]   --->   Operation 78 'store' 'store_ln548' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln540 = br void %for.inc141.i" [dilithium2/fips202.c:540->dilithium2/fips202.c:710]   --->   Operation 79 'br' 'br_ln540' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 2.77ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', dilithium2/fips202.c:540->dilithium2/fips202.c:710) on local variable 'i' [7]  (0 ns)
	'getelementptr' operation ('state_s_addr', dilithium2/fips202.c:541->dilithium2/fips202.c:710) [16]  (0 ns)
	'load' operation ('state_s_load', dilithium2/fips202.c:541->dilithium2/fips202.c:710) on array 'state_s' [17]  (2.77 ns)

 <State 2>: 5.54ns
The critical path consists of the following:
	'load' operation ('state_s_load', dilithium2/fips202.c:541->dilithium2/fips202.c:710) on array 'state_s' [17]  (2.77 ns)
	'store' operation ('store_ln541', dilithium2/fips202.c:541->dilithium2/fips202.c:710) of variable 'trunc_ln541', dilithium2/fips202.c:541->dilithium2/fips202.c:710 on array 'seedbuf' [24]  (2.77 ns)

 <State 3>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln543', dilithium2/fips202.c:543->dilithium2/fips202.c:710) [33]  (0 ns)
	'add' operation ('add_ln543', dilithium2/fips202.c:543->dilithium2/fips202.c:710) [35]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_5', dilithium2/fips202.c:543->dilithium2/fips202.c:710) [37]  (0 ns)
	'store' operation ('store_ln543', dilithium2/fips202.c:543->dilithium2/fips202.c:710) of variable 'trunc_ln2', dilithium2/fips202.c:543->dilithium2/fips202.c:710 on array 'seedbuf' [38]  (2.77 ns)

 <State 4>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln545', dilithium2/fips202.c:545->dilithium2/fips202.c:710) [47]  (0 ns)
	'add' operation ('add_ln545', dilithium2/fips202.c:545->dilithium2/fips202.c:710) [49]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_7', dilithium2/fips202.c:545->dilithium2/fips202.c:710) [51]  (0 ns)
	'store' operation ('store_ln545', dilithium2/fips202.c:545->dilithium2/fips202.c:710) of variable 'trunc_ln4', dilithium2/fips202.c:545->dilithium2/fips202.c:710 on array 'seedbuf' [52]  (2.77 ns)

 <State 5>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln547', dilithium2/fips202.c:547->dilithium2/fips202.c:710) [61]  (0 ns)
	'add' operation ('add_ln547', dilithium2/fips202.c:547->dilithium2/fips202.c:710) [63]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_8', dilithium2/fips202.c:547->dilithium2/fips202.c:710) [65]  (0 ns)
	'store' operation ('store_ln547', dilithium2/fips202.c:547->dilithium2/fips202.c:710) of variable 'trunc_ln6', dilithium2/fips202.c:547->dilithium2/fips202.c:710 on array 'seedbuf' [66]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
