<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FTCPE_Clk_m_s: FTCPE port map (Clk_m_s,Clk_m_s_T,clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clk_m_s_T <= (Clock_m_s/counter(0) AND NOT Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND NOT Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(9) AND NOT Clock_m_s/counter(12) AND NOT Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(14) AND NOT Clock_m_s/counter(15) AND Clock_m_s/counter(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(17) AND Clock_m_s/counter(18) AND Clock_m_s/counter(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(20) AND Clock_m_s/counter(21));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter0: FTCPE port map (Clock_m_s/counter(0),'0',clk,'0','0','1');
</td></tr><tr><td>
FTCPE_Clock_m_s/counter1: FTCPE port map (Clock_m_s/counter(1),Clock_m_s/counter(0),clk,'0','0','1');
</td></tr><tr><td>
FTCPE_Clock_m_s/counter2: FTCPE port map (Clock_m_s/counter(2),Clock_m_s/counter_T(2),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(2) <= (Clock_m_s/counter(0) AND Clock_m_s/counter(1));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter3: FTCPE port map (Clock_m_s/counter(3),Clock_m_s/counter_T(3),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(3) <= (Clock_m_s/counter(0) AND Clock_m_s/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(2));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter4: FTCPE port map (Clock_m_s/counter(4),Clock_m_s/counter_T(4),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(4) <= (Clock_m_s/counter(0) AND Clock_m_s/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(2) AND Clock_m_s/counter(3));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter5: FTCPE port map (Clock_m_s/counter(5),Clock_m_s/counter_T(5),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(5) <= (Clock_m_s/counter(0) AND Clock_m_s/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND Clock_m_s/counter(4));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter6: FTCPE port map (Clock_m_s/counter(6),Clock_m_s/counter_T(6),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(6) <= (Clock_m_s/counter(0) AND Clock_m_s/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND Clock_m_s/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(5));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter7: FTCPE port map (Clock_m_s/counter(7),Clock_m_s/counter_T(7),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(7) <= (Clock_m_s/counter(0) AND Clock_m_s/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND Clock_m_s/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(5) AND Clock_m_s/counter(6));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter8: FTCPE port map (Clock_m_s/counter(8),Clock_m_s/counter_T(8),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(8) <= NOT (((NOT Clock_m_s/counter(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Clock_m_s/counter(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Clock_m_s/counter(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Clock_m_s/counter(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Clock_m_s/counter(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Clock_m_s/counter(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Clock_m_s/counter(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Clock_m_s/counter(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Clock_m_s/counter(10) AND NOT Clock_m_s/counter(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(11) AND NOT Clock_m_s/counter(9) AND NOT Clock_m_s/counter(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(13) AND NOT Clock_m_s/counter(14) AND NOT Clock_m_s/counter(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(16) AND NOT Clock_m_s/counter(17) AND Clock_m_s/counter(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(19) AND Clock_m_s/counter(20) AND Clock_m_s/counter(21))));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter9: FTCPE port map (Clock_m_s/counter(9),Clock_m_s/counter_T(9),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(9) <= (Clock_m_s/counter(0) AND Clock_m_s/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND Clock_m_s/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND Clock_m_s/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(8));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter10: FTCPE port map (Clock_m_s/counter(10),Clock_m_s/counter_T(10),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(10) <= (Clock_m_s/counter(0) AND Clock_m_s/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND Clock_m_s/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND Clock_m_s/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(8) AND Clock_m_s/counter(9));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter11: FTCPE port map (Clock_m_s/counter(11),Clock_m_s/counter_T(11),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(11) <= ((Clock_m_s/counter(0) AND Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND Clock_m_s/counter(8) AND Clock_m_s/counter(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Clock_m_s/counter(0) AND NOT Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND NOT Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(9) AND NOT Clock_m_s/counter(12) AND NOT Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(14) AND NOT Clock_m_s/counter(15) AND Clock_m_s/counter(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(17) AND Clock_m_s/counter(18) AND Clock_m_s/counter(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(20) AND Clock_m_s/counter(21)));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter12: FTCPE port map (Clock_m_s/counter(12),Clock_m_s/counter_T(12),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(12) <= (Clock_m_s/counter(0) AND Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(9));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter13: FTCPE port map (Clock_m_s/counter(13),Clock_m_s/counter_T(13),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(13) <= (Clock_m_s/counter(0) AND Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(9) AND Clock_m_s/counter(12));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter14: FTCPE port map (Clock_m_s/counter(14),Clock_m_s/counter_T(14),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(14) <= (Clock_m_s/counter(0) AND Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(9) AND Clock_m_s/counter(12) AND Clock_m_s/counter(13));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter15: FTCPE port map (Clock_m_s/counter(15),Clock_m_s/counter_T(15),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(15) <= (Clock_m_s/counter(0) AND Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(9) AND Clock_m_s/counter(12) AND Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(14));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter16: FTCPE port map (Clock_m_s/counter(16),Clock_m_s/counter_T(16),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(16) <= ((Clock_m_s/counter(0) AND Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(9) AND Clock_m_s/counter(12) AND Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(14) AND Clock_m_s/counter(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Clock_m_s/counter(0) AND NOT Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND NOT Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(9) AND NOT Clock_m_s/counter(12) AND NOT Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(14) AND NOT Clock_m_s/counter(15) AND Clock_m_s/counter(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(17) AND Clock_m_s/counter(18) AND Clock_m_s/counter(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(20) AND Clock_m_s/counter(21)));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter17: FTCPE port map (Clock_m_s/counter(17),Clock_m_s/counter_T(17),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(17) <= (Clock_m_s/counter(0) AND Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(9) AND Clock_m_s/counter(12) AND Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(14) AND Clock_m_s/counter(15) AND Clock_m_s/counter(16));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter18: FTCPE port map (Clock_m_s/counter(18),Clock_m_s/counter_T(18),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(18) <= ((Clock_m_s/counter(0) AND Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(9) AND Clock_m_s/counter(12) AND Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(14) AND Clock_m_s/counter(15) AND Clock_m_s/counter(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Clock_m_s/counter(0) AND NOT Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND NOT Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(9) AND NOT Clock_m_s/counter(12) AND NOT Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(14) AND NOT Clock_m_s/counter(15) AND Clock_m_s/counter(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(17) AND Clock_m_s/counter(18) AND Clock_m_s/counter(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(20) AND Clock_m_s/counter(21)));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter19: FTCPE port map (Clock_m_s/counter(19),Clock_m_s/counter_T(19),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(19) <= ((Clock_m_s/counter(0) AND Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(9) AND Clock_m_s/counter(12) AND Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(14) AND Clock_m_s/counter(15) AND Clock_m_s/counter(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(17) AND Clock_m_s/counter(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Clock_m_s/counter(0) AND NOT Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND NOT Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(9) AND NOT Clock_m_s/counter(12) AND NOT Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(14) AND NOT Clock_m_s/counter(15) AND Clock_m_s/counter(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(17) AND Clock_m_s/counter(18) AND Clock_m_s/counter(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(20) AND Clock_m_s/counter(21)));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter20: FTCPE port map (Clock_m_s/counter(20),Clock_m_s/counter_T(20),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(20) <= ((Clock_m_s/counter(0) AND Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(9) AND Clock_m_s/counter(12) AND Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(14) AND Clock_m_s/counter(15) AND Clock_m_s/counter(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(17) AND Clock_m_s/counter(18) AND Clock_m_s/counter(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Clock_m_s/counter(0) AND NOT Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND NOT Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(9) AND NOT Clock_m_s/counter(12) AND NOT Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(14) AND NOT Clock_m_s/counter(15) AND Clock_m_s/counter(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(17) AND Clock_m_s/counter(18) AND Clock_m_s/counter(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(20) AND Clock_m_s/counter(21)));
</td></tr><tr><td>
FTCPE_Clock_m_s/counter21: FTCPE port map (Clock_m_s/counter(21),Clock_m_s/counter_T(21),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock_m_s/counter_T(21) <= ((Clock_m_s/counter(0) AND Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(9) AND Clock_m_s/counter(12) AND Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(14) AND Clock_m_s/counter(15) AND Clock_m_s/counter(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(17) AND Clock_m_s/counter(18) AND Clock_m_s/counter(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Clock_m_s/counter(0) AND NOT Clock_m_s/counter(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(1) AND Clock_m_s/counter(2) AND Clock_m_s/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(4) AND Clock_m_s/counter(5) AND Clock_m_s/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(7) AND NOT Clock_m_s/counter(8) AND Clock_m_s/counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(9) AND NOT Clock_m_s/counter(12) AND NOT Clock_m_s/counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(14) AND NOT Clock_m_s/counter(15) AND Clock_m_s/counter(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Clock_m_s/counter(17) AND Clock_m_s/counter(18) AND Clock_m_s/counter(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Clock_m_s/counter(20) AND Clock_m_s/counter(21)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_142 <= ((NOT cst(3) AND cst(1) AND cst(2) AND NOT s AND NOT w)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cst(3) AND cst(1) AND cst(0) AND NOT cst(2) AND NOT s AND NOT p)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cst(3) AND NOT cst(1) AND NOT cst(0) AND NOT cst(2) AND NOT s AND NOT p));
</td></tr><tr><td>
FDCPE_cst0: FDCPE port map (cst(0),cst_D(0),Clk_m_s,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cst_D(0) <= ((cst(3) AND NOT reset AND NOT cst(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT reset AND cst(0) AND N_PZ_142)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cst(3) AND NOT reset AND cst(1) AND NOT cst(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cst(3) AND NOT reset AND NOT cst(1) AND cst(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT reset AND cst(1) AND cst(0) AND NOT cst(2) AND p)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT reset AND NOT cst(1) AND NOT cst(0) AND NOT cst(2) AND s));
</td></tr><tr><td>
FDCPE_cst1: FDCPE port map (cst(1),cst_D(1),Clk_m_s,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cst_D(1) <= ((NOT reset AND cst(1) AND N_PZ_142)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT reset AND NOT cst(1) AND cst(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cst(3) AND NOT reset AND cst(1) AND NOT cst(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cst(3) AND NOT reset AND cst(0) AND NOT cst(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT reset AND cst(1) AND NOT cst(0) AND NOT cst(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cst(3) AND NOT reset AND NOT cst(0) AND NOT cst(2) AND NOT s AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_142));
</td></tr><tr><td>
FDCPE_cst2: FDCPE port map (cst(2),cst_D(2),Clk_m_s,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cst_D(2) <= ((cst(3) AND NOT reset AND NOT cst(0) AND cst(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT reset AND NOT cst(1) AND cst(0) AND cst(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cst(3) AND NOT reset AND cst(1) AND cst(2) AND NOT s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cst(3) AND NOT reset AND cst(1) AND NOT cst(2) AND NOT N_PZ_142)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cst(3) AND NOT reset AND cst(0) AND cst(2) AND w));
</td></tr><tr><td>
FDCPE_cst3: FDCPE port map (cst(3),cst_D(3),Clk_m_s,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cst_D(3) <= ((cst(3) AND NOT reset AND NOT cst(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cst(3) AND NOT reset AND NOT cst(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cst(3) AND NOT reset AND cst(1) AND cst(2) AND s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cst(3) AND NOT reset AND cst(1) AND cst(2) AND w));
</td></tr><tr><td>
LDCP_p_gr0: LDCP port map (p_gr(0),p_gr_D(0),NOT N_PZ_142,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;p_gr_D(0) <= NOT (((cst(3) AND NOT cst(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cst(1) AND NOT cst(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cst(3) AND cst(0) AND cst(2))));
</td></tr><tr><td>
LDCP_p_gr1: LDCP port map (p_gr(1),p_gr_D(1),NOT N_PZ_142,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;p_gr_D(1) <= ((cst(3) AND NOT cst(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cst(1) AND NOT cst(0) AND NOT cst(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cst(3) AND NOT cst(1) AND cst(0) AND cst(2)));
</td></tr><tr><td>
LDCP_s_gyr0: LDCP port map (s_gyr(0),s_gyr_D(0),NOT N_PZ_142,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_gyr_D(0) <= NOT (((NOT cst(3) AND cst(0) AND NOT cst(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cst(1) AND cst(0) AND NOT cst(2))));
</td></tr><tr><td>
LDCP_s_gyr1: LDCP port map (s_gyr(1),s_gyr_D(1),NOT N_PZ_142,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_gyr_D(1) <= (NOT cst(3) AND cst(1) AND cst(0) AND NOT cst(2));
</td></tr><tr><td>
LDCP_s_gyr2: LDCP port map (s_gyr(2),s_gyr_D(2),NOT N_PZ_142,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_gyr_D(2) <= ((cst(3) AND cst(1) AND cst(0) AND NOT cst(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cst(3) AND NOT cst(1) AND cst(0) AND NOT cst(2)));
</td></tr><tr><td>
LDCP_w_gyr0: LDCP port map (w_gyr(0),w_gyr_D(0),NOT N_PZ_142,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;w_gyr_D(0) <= NOT (((NOT cst(3) AND NOT cst(1) AND NOT cst(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cst(3) AND cst(1) AND cst(0) AND cst(2))));
</td></tr><tr><td>
LDCP_w_gyr1: LDCP port map (w_gyr(1),w_gyr_D(1),NOT N_PZ_142,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;w_gyr_D(1) <= (NOT cst(3) AND NOT cst(1) AND NOT cst(0) AND NOT cst(2));
</td></tr><tr><td>
LDCP_w_gyr2: LDCP port map (w_gyr(2),w_gyr_D(2),NOT N_PZ_142,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;w_gyr_D(2) <= ((cst(3) AND cst(1) AND cst(0) AND cst(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cst(3) AND NOT cst(1) AND NOT cst(0) AND cst(2)));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
