{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 18:53:14 2011 " "Info: Processing started: Mon Mar 28 18:53:14 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register State:comb_7\|Q\[0\] register State:comb_7\|Q\[3\] 340.48 MHz 2.937 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 340.48 MHz between source register \"State:comb_7\|Q\[0\]\" and destination register \"State:comb_7\|Q\[3\]\" (period= 2.937 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.723 ns + Longest register register " "Info: + Longest register to register delay is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State:comb_7\|Q\[0\] 1 REG LCFF_X64_Y3_N29 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y3_N29; Fanout = 14; REG Node = 'State:comb_7\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { State:comb_7|Q[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.275 ns) 0.823 ns Mux0~1 2 COMB LCCOMB_X64_Y3_N8 2 " "Info: 2: + IC(0.548 ns) + CELL(0.275 ns) = 0.823 ns; Loc. = LCCOMB_X64_Y3_N8; Fanout = 2; COMB Node = 'Mux0~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { State:comb_7|Q[0] Mux0~1 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.419 ns) 2.093 ns Y_D\[3\]~12 3 COMB LCCOMB_X64_Y3_N14 8 " "Info: 3: + IC(0.851 ns) + CELL(0.419 ns) = 2.093 ns; Loc. = LCCOMB_X64_Y3_N14; Fanout = 8; COMB Node = 'Y_D\[3\]~12'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Mux0~1 Y_D[3]~12 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.366 ns) 2.723 ns State:comb_7\|Q\[3\] 4 REG LCFF_X64_Y3_N19 13 " "Info: 4: + IC(0.264 ns) + CELL(0.366 ns) = 2.723 ns; Loc. = LCFF_X64_Y3_N19; Fanout = 13; REG Node = 'State:comb_7\|Q\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { Y_D[3]~12 State:comb_7|Q[3] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.060 ns ( 38.93 % ) " "Info: Total cell delay = 1.060 ns ( 38.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.663 ns ( 61.07 % ) " "Info: Total interconnect delay = 1.663 ns ( 61.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { State:comb_7|Q[0] Mux0~1 Y_D[3]~12 State:comb_7|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { State:comb_7|Q[0] {} Mux0~1 {} Y_D[3]~12 {} State:comb_7|Q[3] {} } { 0.000ns 0.548ns 0.851ns 0.264ns } { 0.000ns 0.275ns 0.419ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.713 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.537 ns) 3.713 ns State:comb_7\|Q\[3\] 2 REG LCFF_X64_Y3_N19 13 " "Info: 2: + IC(2.314 ns) + CELL(0.537 ns) = 3.713 ns; Loc. = LCFF_X64_Y3_N19; Fanout = 13; REG Node = 'State:comb_7\|Q\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { KEY[0] State:comb_7|Q[3] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 37.68 % ) " "Info: Total cell delay = 1.399 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.314 ns ( 62.32 % ) " "Info: Total interconnect delay = 2.314 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { KEY[0] State:comb_7|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[3] {} } { 0.000ns 0.000ns 2.314ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.713 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.537 ns) 3.713 ns State:comb_7\|Q\[0\] 2 REG LCFF_X64_Y3_N29 14 " "Info: 2: + IC(2.314 ns) + CELL(0.537 ns) = 3.713 ns; Loc. = LCFF_X64_Y3_N29; Fanout = 14; REG Node = 'State:comb_7\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { KEY[0] State:comb_7|Q[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 37.68 % ) " "Info: Total cell delay = 1.399 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.314 ns ( 62.32 % ) " "Info: Total interconnect delay = 2.314 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { KEY[0] State:comb_7|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[0] {} } { 0.000ns 0.000ns 2.314ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { KEY[0] State:comb_7|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[3] {} } { 0.000ns 0.000ns 2.314ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { KEY[0] State:comb_7|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[0] {} } { 0.000ns 0.000ns 2.314ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { State:comb_7|Q[0] Mux0~1 Y_D[3]~12 State:comb_7|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { State:comb_7|Q[0] {} Mux0~1 {} Y_D[3]~12 {} State:comb_7|Q[3] {} } { 0.000ns 0.548ns 0.851ns 0.264ns } { 0.000ns 0.275ns 0.419ns 0.366ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { KEY[0] State:comb_7|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[3] {} } { 0.000ns 0.000ns 2.314ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { KEY[0] State:comb_7|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[0] {} } { 0.000ns 0.000ns 2.314ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "State:comb_7\|Q\[3\] SW\[1\] KEY\[0\] 1.248 ns register " "Info: tsu for register \"State:comb_7\|Q\[3\]\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is 1.248 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.997 ns + Longest pin register " "Info: + Longest pin to register delay is 4.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 7; PIN Node = 'SW\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.413 ns) 3.097 ns Mux0~1 2 COMB LCCOMB_X64_Y3_N8 2 " "Info: 2: + IC(1.685 ns) + CELL(0.413 ns) = 3.097 ns; Loc. = LCCOMB_X64_Y3_N8; Fanout = 2; COMB Node = 'Mux0~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.098 ns" { SW[1] Mux0~1 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.419 ns) 4.367 ns Y_D\[3\]~12 3 COMB LCCOMB_X64_Y3_N14 8 " "Info: 3: + IC(0.851 ns) + CELL(0.419 ns) = 4.367 ns; Loc. = LCCOMB_X64_Y3_N14; Fanout = 8; COMB Node = 'Y_D\[3\]~12'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Mux0~1 Y_D[3]~12 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.366 ns) 4.997 ns State:comb_7\|Q\[3\] 4 REG LCFF_X64_Y3_N19 13 " "Info: 4: + IC(0.264 ns) + CELL(0.366 ns) = 4.997 ns; Loc. = LCFF_X64_Y3_N19; Fanout = 13; REG Node = 'State:comb_7\|Q\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { Y_D[3]~12 State:comb_7|Q[3] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.197 ns ( 43.97 % ) " "Info: Total cell delay = 2.197 ns ( 43.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 56.03 % ) " "Info: Total interconnect delay = 2.800 ns ( 56.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.997 ns" { SW[1] Mux0~1 Y_D[3]~12 State:comb_7|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.997 ns" { SW[1] {} SW[1]~combout {} Mux0~1 {} Y_D[3]~12 {} State:comb_7|Q[3] {} } { 0.000ns 0.000ns 1.685ns 0.851ns 0.264ns } { 0.000ns 0.999ns 0.413ns 0.419ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.713 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.537 ns) 3.713 ns State:comb_7\|Q\[3\] 2 REG LCFF_X64_Y3_N19 13 " "Info: 2: + IC(2.314 ns) + CELL(0.537 ns) = 3.713 ns; Loc. = LCFF_X64_Y3_N19; Fanout = 13; REG Node = 'State:comb_7\|Q\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { KEY[0] State:comb_7|Q[3] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 37.68 % ) " "Info: Total cell delay = 1.399 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.314 ns ( 62.32 % ) " "Info: Total interconnect delay = 2.314 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { KEY[0] State:comb_7|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[3] {} } { 0.000ns 0.000ns 2.314ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.997 ns" { SW[1] Mux0~1 Y_D[3]~12 State:comb_7|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.997 ns" { SW[1] {} SW[1]~combout {} Mux0~1 {} Y_D[3]~12 {} State:comb_7|Q[3] {} } { 0.000ns 0.000ns 1.685ns 0.851ns 0.264ns } { 0.000ns 0.999ns 0.413ns 0.419ns 0.366ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { KEY[0] State:comb_7|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[3] {} } { 0.000ns 0.000ns 2.314ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] HEX0\[0\] State:comb_7\|Q\[0\] 13.247 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"HEX0\[0\]\" through register \"State:comb_7\|Q\[0\]\" is 13.247 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.713 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 3.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.537 ns) 3.713 ns State:comb_7\|Q\[0\] 2 REG LCFF_X64_Y3_N29 14 " "Info: 2: + IC(2.314 ns) + CELL(0.537 ns) = 3.713 ns; Loc. = LCFF_X64_Y3_N29; Fanout = 14; REG Node = 'State:comb_7\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { KEY[0] State:comb_7|Q[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 37.68 % ) " "Info: Total cell delay = 1.399 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.314 ns ( 62.32 % ) " "Info: Total interconnect delay = 2.314 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { KEY[0] State:comb_7|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[0] {} } { 0.000ns 0.000ns 2.314ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.284 ns + Longest register pin " "Info: + Longest register to pin delay is 9.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State:comb_7\|Q\[0\] 1 REG LCFF_X64_Y3_N29 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y3_N29; Fanout = 14; REG Node = 'State:comb_7\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { State:comb_7|Q[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.275 ns) 0.823 ns Mux0~1 2 COMB LCCOMB_X64_Y3_N8 2 " "Info: 2: + IC(0.548 ns) + CELL(0.275 ns) = 0.823 ns; Loc. = LCCOMB_X64_Y3_N8; Fanout = 2; COMB Node = 'Mux0~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { State:comb_7|Q[0] Mux0~1 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.419 ns) 2.093 ns Y_D\[3\]~12 3 COMB LCCOMB_X64_Y3_N14 8 " "Info: 3: + IC(0.851 ns) + CELL(0.419 ns) = 2.093 ns; Loc. = LCCOMB_X64_Y3_N14; Fanout = 8; COMB Node = 'Y_D\[3\]~12'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Mux0~1 Y_D[3]~12 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.246 ns) + CELL(0.275 ns) 5.614 ns char_7seg:comb_123\|WideOr0~0 4 COMB LCCOMB_X28_Y3_N12 1 " "Info: 4: + IC(3.246 ns) + CELL(0.275 ns) = 5.614 ns; Loc. = LCCOMB_X28_Y3_N12; Fanout = 1; COMB Node = 'char_7seg:comb_123\|WideOr0~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { Y_D[3]~12 char_7seg:comb_123|WideOr0~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(2.798 ns) 9.284 ns HEX0\[0\] 5 PIN PIN_AF10 0 " "Info: 5: + IC(0.872 ns) + CELL(2.798 ns) = 9.284 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'HEX0\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.670 ns" { char_7seg:comb_123|WideOr0~0 HEX0[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.767 ns ( 40.58 % ) " "Info: Total cell delay = 3.767 ns ( 40.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.517 ns ( 59.42 % ) " "Info: Total interconnect delay = 5.517 ns ( 59.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.284 ns" { State:comb_7|Q[0] Mux0~1 Y_D[3]~12 char_7seg:comb_123|WideOr0~0 HEX0[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.284 ns" { State:comb_7|Q[0] {} Mux0~1 {} Y_D[3]~12 {} char_7seg:comb_123|WideOr0~0 {} HEX0[0] {} } { 0.000ns 0.548ns 0.851ns 3.246ns 0.872ns } { 0.000ns 0.275ns 0.419ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { KEY[0] State:comb_7|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[0] {} } { 0.000ns 0.000ns 2.314ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.284 ns" { State:comb_7|Q[0] Mux0~1 Y_D[3]~12 char_7seg:comb_123|WideOr0~0 HEX0[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.284 ns" { State:comb_7|Q[0] {} Mux0~1 {} Y_D[3]~12 {} char_7seg:comb_123|WideOr0~0 {} HEX0[0] {} } { 0.000ns 0.548ns 0.851ns 3.246ns 0.872ns } { 0.000ns 0.275ns 0.419ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] HEX0\[0\] 11.558 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"HEX0\[0\]\" is 11.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 7; PIN Node = 'SW\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.413 ns) 3.097 ns Mux0~1 2 COMB LCCOMB_X64_Y3_N8 2 " "Info: 2: + IC(1.685 ns) + CELL(0.413 ns) = 3.097 ns; Loc. = LCCOMB_X64_Y3_N8; Fanout = 2; COMB Node = 'Mux0~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.098 ns" { SW[1] Mux0~1 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.419 ns) 4.367 ns Y_D\[3\]~12 3 COMB LCCOMB_X64_Y3_N14 8 " "Info: 3: + IC(0.851 ns) + CELL(0.419 ns) = 4.367 ns; Loc. = LCCOMB_X64_Y3_N14; Fanout = 8; COMB Node = 'Y_D\[3\]~12'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { Mux0~1 Y_D[3]~12 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.246 ns) + CELL(0.275 ns) 7.888 ns char_7seg:comb_123\|WideOr0~0 4 COMB LCCOMB_X28_Y3_N12 1 " "Info: 4: + IC(3.246 ns) + CELL(0.275 ns) = 7.888 ns; Loc. = LCCOMB_X28_Y3_N12; Fanout = 1; COMB Node = 'char_7seg:comb_123\|WideOr0~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { Y_D[3]~12 char_7seg:comb_123|WideOr0~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(2.798 ns) 11.558 ns HEX0\[0\] 5 PIN PIN_AF10 0 " "Info: 5: + IC(0.872 ns) + CELL(2.798 ns) = 11.558 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'HEX0\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.670 ns" { char_7seg:comb_123|WideOr0~0 HEX0[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.904 ns ( 42.43 % ) " "Info: Total cell delay = 4.904 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.654 ns ( 57.57 % ) " "Info: Total interconnect delay = 6.654 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "11.558 ns" { SW[1] Mux0~1 Y_D[3]~12 char_7seg:comb_123|WideOr0~0 HEX0[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "11.558 ns" { SW[1] {} SW[1]~combout {} Mux0~1 {} Y_D[3]~12 {} char_7seg:comb_123|WideOr0~0 {} HEX0[0] {} } { 0.000ns 0.000ns 1.685ns 0.851ns 3.246ns 0.872ns } { 0.000ns 0.999ns 0.413ns 0.419ns 0.275ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "State:comb_7\|Q\[0\] SW\[1\] KEY\[0\] 1.076 ns register " "Info: th for register \"State:comb_7\|Q\[0\]\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is 1.076 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.713 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 3.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.537 ns) 3.713 ns State:comb_7\|Q\[0\] 2 REG LCFF_X64_Y3_N29 14 " "Info: 2: + IC(2.314 ns) + CELL(0.537 ns) = 3.713 ns; Loc. = LCFF_X64_Y3_N29; Fanout = 14; REG Node = 'State:comb_7\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { KEY[0] State:comb_7|Q[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 37.68 % ) " "Info: Total cell delay = 1.399 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.314 ns ( 62.32 % ) " "Info: Total interconnect delay = 2.314 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { KEY[0] State:comb_7|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[0] {} } { 0.000ns 0.000ns 2.314ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.903 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 7; PIN Node = 'SW\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.150 ns) 2.819 ns Y_D\[0\]~1 2 COMB LCCOMB_X64_Y3_N28 8 " "Info: 2: + IC(1.670 ns) + CELL(0.150 ns) = 2.819 ns; Loc. = LCCOMB_X64_Y3_N28; Fanout = 8; COMB Node = 'Y_D\[0\]~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { SW[1] Y_D[0]~1 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.903 ns State:comb_7\|Q\[0\] 3 REG LCFF_X64_Y3_N29 14 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.903 ns; Loc. = LCFF_X64_Y3_N29; Fanout = 14; REG Node = 'State:comb_7\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Y_D[0]~1 State:comb_7|Q[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 42.47 % ) " "Info: Total cell delay = 1.233 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 57.53 % ) " "Info: Total interconnect delay = 1.670 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { SW[1] Y_D[0]~1 State:comb_7|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { SW[1] {} SW[1]~combout {} Y_D[0]~1 {} State:comb_7|Q[0] {} } { 0.000ns 0.000ns 1.670ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { KEY[0] State:comb_7|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[0] {} } { 0.000ns 0.000ns 2.314ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { SW[1] Y_D[0]~1 State:comb_7|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { SW[1] {} SW[1]~combout {} Y_D[0]~1 {} State:comb_7|Q[0] {} } { 0.000ns 0.000ns 1.670ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 18:53:15 2011 " "Info: Processing ended: Mon Mar 28 18:53:15 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
