[12:44:36.216] <TB2>     INFO: *** Welcome to pxar ***
[12:44:36.216] <TB2>     INFO: *** Today: 2016/05/11
[12:44:36.222] <TB2>     INFO: *** Version: b2a7-dirty
[12:44:36.223] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C15.dat
[12:44:36.223] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:44:36.223] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//defaultMaskFile.dat
[12:44:36.223] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters_C15.dat
[12:44:36.306] <TB2>     INFO:         clk: 4
[12:44:36.306] <TB2>     INFO:         ctr: 4
[12:44:36.306] <TB2>     INFO:         sda: 19
[12:44:36.306] <TB2>     INFO:         tin: 9
[12:44:36.306] <TB2>     INFO:         level: 15
[12:44:36.306] <TB2>     INFO:         triggerdelay: 0
[12:44:36.306] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:44:36.306] <TB2>     INFO: Log level: DEBUG
[12:44:36.317] <TB2>     INFO: Found DTB DTB_WWXLHF
[12:44:36.325] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[12:44:36.329] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[12:44:36.331] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[12:44:37.885] <TB2>     INFO: DUT info: 
[12:44:37.885] <TB2>     INFO: The DUT currently contains the following objects:
[12:44:37.885] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:44:37.885] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[12:44:37.885] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[12:44:37.885] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:44:37.886] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:44:37.886] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:44:37.887] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:44:37.888] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:44:37.890] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32989184
[12:44:37.890] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x13baf90
[12:44:37.890] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x132f770
[12:44:37.890] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7ffaadd94010
[12:44:37.890] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7ffab3fff510
[12:44:37.890] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33054720 fPxarMemory = 0x7ffaadd94010
[12:44:37.891] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 364.2mA
[12:44:37.892] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 465.5mA
[12:44:37.892] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[12:44:37.892] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:44:38.293] <TB2>     INFO: enter 'restricted' command line mode
[12:44:38.293] <TB2>     INFO: enter test to run
[12:44:38.293] <TB2>     INFO:   test: FPIXTest no parameter change
[12:44:38.293] <TB2>     INFO:   running: fpixtest
[12:44:38.293] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:44:38.296] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:44:38.296] <TB2>     INFO: ######################################################################
[12:44:38.296] <TB2>     INFO: PixTestFPIXTest::doTest()
[12:44:38.296] <TB2>     INFO: ######################################################################
[12:44:38.300] <TB2>     INFO: ######################################################################
[12:44:38.300] <TB2>     INFO: PixTestPretest::doTest()
[12:44:38.300] <TB2>     INFO: ######################################################################
[12:44:38.303] <TB2>     INFO:    ----------------------------------------------------------------------
[12:44:38.303] <TB2>     INFO:    PixTestPretest::programROC() 
[12:44:38.303] <TB2>     INFO:    ----------------------------------------------------------------------
[12:44:56.319] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:44:56.319] <TB2>     INFO: IA differences per ROC:  20.1 16.9 16.9 16.9 17.7 18.5 17.7 19.3 17.7 16.9 20.1 18.5 18.5 16.9 19.3 20.1
[12:44:56.387] <TB2>     INFO:    ----------------------------------------------------------------------
[12:44:56.387] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:44:56.387] <TB2>     INFO:    ----------------------------------------------------------------------
[12:44:56.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[12:44:56.591] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.5687 mA
[12:44:56.691] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  76 Ia 24.5687 mA
[12:44:56.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  74 Ia 23.7688 mA
[12:44:56.893] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  75 Ia 24.5687 mA
[12:44:56.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  73 Ia 23.7688 mA
[12:44:57.094] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  74 Ia 23.7688 mA
[12:44:57.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  75 Ia 23.7688 mA
[12:44:57.295] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  76 Ia 24.5687 mA
[12:44:57.396] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  74 Ia 23.7688 mA
[12:44:57.497] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  75 Ia 23.7688 mA
[12:44:57.598] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  76 Ia 24.5687 mA
[12:44:57.698] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  74 Ia 23.7688 mA
[12:44:57.800] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.1688 mA
[12:44:57.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 24.5687 mA
[12:44:58.003] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 24.5687 mA
[12:44:58.104] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  85 Ia 23.7688 mA
[12:44:58.204] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  86 Ia 23.7688 mA
[12:44:58.305] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  87 Ia 24.5687 mA
[12:44:58.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  85 Ia 23.7688 mA
[12:44:58.507] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  86 Ia 24.5687 mA
[12:44:58.608] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  84 Ia 22.9688 mA
[12:44:58.708] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  90 Ia 24.5687 mA
[12:44:58.809] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  88 Ia 24.5687 mA
[12:44:58.909] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  86 Ia 24.5687 mA
[12:44:59.011] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.1688 mA
[12:44:59.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.5687 mA
[12:44:59.212] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 24.5687 mA
[12:44:59.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  85 Ia 23.7688 mA
[12:44:59.414] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  86 Ia 23.7688 mA
[12:44:59.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  87 Ia 24.5687 mA
[12:44:59.616] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  85 Ia 23.7688 mA
[12:44:59.717] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  86 Ia 24.5687 mA
[12:44:59.818] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  84 Ia 23.7688 mA
[12:44:59.919] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 23.7688 mA
[12:45:00.019] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  86 Ia 24.5687 mA
[12:45:00.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  84 Ia 23.7688 mA
[12:45:00.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.1688 mA
[12:45:00.323] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 23.7688 mA
[12:45:00.423] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  90 Ia 24.5687 mA
[12:45:00.524] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  88 Ia 24.5687 mA
[12:45:00.624] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  86 Ia 23.7688 mA
[12:45:00.725] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  87 Ia 24.5687 mA
[12:45:00.826] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  85 Ia 23.7688 mA
[12:45:00.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  86 Ia 23.7688 mA
[12:45:01.028] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  87 Ia 24.5687 mA
[12:45:01.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 23.7688 mA
[12:45:01.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  86 Ia 24.5687 mA
[12:45:01.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  84 Ia 23.7688 mA
[12:45:01.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.1688 mA
[12:45:01.532] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 24.5687 mA
[12:45:01.633] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  87 Ia 24.5687 mA
[12:45:01.733] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  85 Ia 24.5687 mA
[12:45:01.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  83 Ia 23.7688 mA
[12:45:01.935] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  84 Ia 24.5687 mA
[12:45:02.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  82 Ia 23.7688 mA
[12:45:02.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  83 Ia 24.5687 mA
[12:45:02.237] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  81 Ia 22.9688 mA
[12:45:02.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  87 Ia 24.5687 mA
[12:45:02.439] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  85 Ia 24.5687 mA
[12:45:02.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  83 Ia 23.7688 mA
[12:45:02.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9688 mA
[12:45:02.743] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 25.3687 mA
[12:45:02.844] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  77 Ia 22.9688 mA
[12:45:02.945] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  83 Ia 24.5687 mA
[12:45:03.046] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  81 Ia 24.5687 mA
[12:45:03.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  79 Ia 22.9688 mA
[12:45:03.247] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  85 Ia 25.3687 mA
[12:45:03.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  78 Ia 22.9688 mA
[12:45:03.449] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  84 Ia 24.5687 mA
[12:45:03.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  82 Ia 24.5687 mA
[12:45:03.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  80 Ia 24.5687 mA
[12:45:03.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  78 Ia 22.9688 mA
[12:45:03.853] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1688 mA
[12:45:03.954] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.5687 mA
[12:45:04.054] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 24.5687 mA
[12:45:04.155] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 24.5687 mA
[12:45:04.256] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  83 Ia 23.7688 mA
[12:45:04.357] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 24.5687 mA
[12:45:04.458] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  82 Ia 23.7688 mA
[12:45:04.559] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 24.5687 mA
[12:45:04.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  81 Ia 23.7688 mA
[12:45:04.761] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  82 Ia 23.7688 mA
[12:45:04.862] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  83 Ia 23.7688 mA
[12:45:04.963] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  84 Ia 23.7688 mA
[12:45:05.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.7688 mA
[12:45:05.166] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 24.5687 mA
[12:45:05.266] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  77 Ia 23.7688 mA
[12:45:05.367] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  78 Ia 23.7688 mA
[12:45:05.467] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  79 Ia 24.5687 mA
[12:45:05.569] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  77 Ia 23.7688 mA
[12:45:05.669] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 24.5687 mA
[12:45:05.770] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  76 Ia 23.7688 mA
[12:45:05.870] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  77 Ia 23.7688 mA
[12:45:05.971] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  78 Ia 23.7688 mA
[12:45:06.071] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  79 Ia 24.5687 mA
[12:45:06.172] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  77 Ia 23.7688 mA
[12:45:06.273] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.1688 mA
[12:45:06.374] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 24.5687 mA
[12:45:06.475] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  87 Ia 24.5687 mA
[12:45:06.575] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  85 Ia 24.5687 mA
[12:45:06.676] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 23.7688 mA
[12:45:06.777] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  84 Ia 23.7688 mA
[12:45:06.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  85 Ia 24.5687 mA
[12:45:06.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  83 Ia 24.5687 mA
[12:45:07.088] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  81 Ia 23.7688 mA
[12:45:07.189] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  82 Ia 23.7688 mA
[12:45:07.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  83 Ia 23.7688 mA
[12:45:07.390] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  84 Ia 24.5687 mA
[12:45:07.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 21.3688 mA
[12:45:07.592] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  94 Ia 25.3687 mA
[12:45:07.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  87 Ia 23.7688 mA
[12:45:07.799] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  88 Ia 23.7688 mA
[12:45:07.900] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  89 Ia 23.7688 mA
[12:45:08.000] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  90 Ia 24.5687 mA
[12:45:08.101] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  88 Ia 23.7688 mA
[12:45:08.202] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  89 Ia 23.7688 mA
[12:45:08.303] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  90 Ia 23.7688 mA
[12:45:08.403] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  91 Ia 24.5687 mA
[12:45:08.504] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  89 Ia 23.7688 mA
[12:45:08.604] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  90 Ia 24.5687 mA
[12:45:08.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.5687 mA
[12:45:08.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  76 Ia 23.7688 mA
[12:45:08.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  77 Ia 23.7688 mA
[12:45:09.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  78 Ia 23.7688 mA
[12:45:09.109] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  79 Ia 24.5687 mA
[12:45:09.210] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  77 Ia 23.7688 mA
[12:45:09.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  78 Ia 24.5687 mA
[12:45:09.412] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  76 Ia 23.7688 mA
[12:45:09.513] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  77 Ia 23.7688 mA
[12:45:09.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  78 Ia 23.7688 mA
[12:45:09.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  79 Ia 24.5687 mA
[12:45:09.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  77 Ia 23.7688 mA
[12:45:09.917] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.7688 mA
[12:45:10.018] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 23.7688 mA
[12:45:10.119] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 24.5687 mA
[12:45:10.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  78 Ia 23.7688 mA
[12:45:10.321] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 23.7688 mA
[12:45:10.421] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 24.5687 mA
[12:45:10.522] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 23.7688 mA
[12:45:10.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  79 Ia 23.7688 mA
[12:45:10.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  80 Ia 24.5687 mA
[12:45:10.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  78 Ia 22.9688 mA
[12:45:10.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  84 Ia 25.3687 mA
[12:45:11.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  77 Ia 23.7688 mA
[12:45:11.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.7688 mA
[12:45:11.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 23.7688 mA
[12:45:11.329] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 23.7688 mA
[12:45:11.429] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  81 Ia 24.5687 mA
[12:45:11.530] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  79 Ia 23.7688 mA
[12:45:11.630] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  80 Ia 23.7688 mA
[12:45:11.731] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  81 Ia 24.5687 mA
[12:45:11.832] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  79 Ia 23.7688 mA
[12:45:11.933] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  80 Ia 24.5687 mA
[12:45:12.034] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  78 Ia 22.9688 mA
[12:45:12.135] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  84 Ia 24.5687 mA
[12:45:12.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  82 Ia 24.5687 mA
[12:45:12.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.3688 mA
[12:45:12.437] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  94 Ia 24.5687 mA
[12:45:12.539] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  92 Ia 24.5687 mA
[12:45:12.640] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  90 Ia 23.7688 mA
[12:45:12.741] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  91 Ia 24.5687 mA
[12:45:12.841] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  89 Ia 23.7688 mA
[12:45:12.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  90 Ia 23.7688 mA
[12:45:13.051] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  91 Ia 24.5687 mA
[12:45:13.151] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  89 Ia 23.7688 mA
[12:45:13.252] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  90 Ia 23.7688 mA
[12:45:13.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  91 Ia 24.5687 mA
[12:45:13.453] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  89 Ia 23.7688 mA
[12:45:13.555] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.7688 mA
[12:45:13.656] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 23.7688 mA
[12:45:13.756] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 24.5687 mA
[12:45:13.857] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  78 Ia 23.7688 mA
[12:45:13.958] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  79 Ia 23.7688 mA
[12:45:14.059] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  80 Ia 24.5687 mA
[12:45:14.160] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 23.7688 mA
[12:45:14.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  79 Ia 23.7688 mA
[12:45:14.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  80 Ia 24.5687 mA
[12:45:14.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  78 Ia 23.7688 mA
[12:45:14.565] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  79 Ia 24.5687 mA
[12:45:14.666] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  77 Ia 23.7688 mA
[12:45:14.768] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.5687 mA
[12:45:14.869] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  76 Ia 24.5687 mA
[12:45:14.969] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  74 Ia 23.7688 mA
[12:45:15.070] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  75 Ia 23.7688 mA
[12:45:15.170] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  76 Ia 23.7688 mA
[12:45:15.271] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  77 Ia 24.5687 mA
[12:45:15.372] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  75 Ia 23.7688 mA
[12:45:15.473] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  76 Ia 23.7688 mA
[12:45:15.573] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  77 Ia 24.5687 mA
[12:45:15.674] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  75 Ia 23.7688 mA
[12:45:15.775] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  76 Ia 23.7688 mA
[12:45:15.876] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 24.5687 mA
[12:45:15.900] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  74
[12:45:15.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  86
[12:45:15.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  84
[12:45:15.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[12:45:15.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  83
[12:45:15.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[12:45:15.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  84
[12:45:15.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  77
[12:45:15.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  84
[12:45:15.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  90
[12:45:15.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  77
[12:45:15.902] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  77
[12:45:15.902] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  82
[12:45:15.902] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  89
[12:45:15.902] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  77
[12:45:15.902] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[12:45:17.744] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 381 mA = 23.8125 mA/ROC
[12:45:17.744] <TB2>     INFO: i(loss) [mA/ROC]:     19.2  20.1  19.2  19.2  20.1  19.2  19.2  19.2  20.1  20.1  19.2  18.4  20.1  19.2  19.2  19.2
[12:45:17.776] <TB2>     INFO:    ----------------------------------------------------------------------
[12:45:17.776] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[12:45:17.776] <TB2>     INFO:    ----------------------------------------------------------------------
[12:45:17.912] <TB2>     INFO: Expecting 231680 events.
[12:45:26.126] <TB2>     INFO: 231680 events read in total (7496ms).
[12:45:26.279] <TB2>     INFO: Test took 8500ms.
[12:45:26.480] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 96 and Delta(CalDel) = 62
[12:45:26.484] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 88 and Delta(CalDel) = 65
[12:45:26.488] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 82 and Delta(CalDel) = 63
[12:45:26.491] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 98 and Delta(CalDel) = 63
[12:45:26.495] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 116 and Delta(CalDel) = 65
[12:45:26.498] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 111 and Delta(CalDel) = 61
[12:45:26.502] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 100 and Delta(CalDel) = 65
[12:45:26.506] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 101 and Delta(CalDel) = 69
[12:45:26.509] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 62
[12:45:26.513] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 100 and Delta(CalDel) = 57
[12:45:26.516] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 77 and Delta(CalDel) = 64
[12:45:26.520] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 101 and Delta(CalDel) = 60
[12:45:26.524] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 106 and Delta(CalDel) = 63
[12:45:26.527] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 60
[12:45:26.531] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 97 and Delta(CalDel) = 61
[12:45:26.535] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 121 and Delta(CalDel) = 61
[12:45:26.578] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:45:26.612] <TB2>     INFO:    ----------------------------------------------------------------------
[12:45:26.612] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:45:26.612] <TB2>     INFO:    ----------------------------------------------------------------------
[12:45:26.748] <TB2>     INFO: Expecting 231680 events.
[12:45:35.040] <TB2>     INFO: 231680 events read in total (7578ms).
[12:45:35.045] <TB2>     INFO: Test took 8429ms.
[12:45:35.067] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[12:45:35.380] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 32.5
[12:45:35.385] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31
[12:45:35.388] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[12:45:35.392] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32.5
[12:45:35.395] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[12:45:35.398] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 33
[12:45:35.402] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 159 +/- 33
[12:45:35.406] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30.5
[12:45:35.409] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29.5
[12:45:35.413] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[12:45:35.416] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[12:45:35.420] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 32
[12:45:35.423] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[12:45:35.427] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29
[12:45:35.430] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[12:45:35.465] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:45:35.465] <TB2>     INFO: CalDel:      143   144   149   145   155   143   146   159   134   126   148   126   149   132   134   131
[12:45:35.465] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:45:35.470] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C0.dat
[12:45:35.470] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C1.dat
[12:45:35.470] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C2.dat
[12:45:35.471] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C3.dat
[12:45:35.471] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C4.dat
[12:45:35.471] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C5.dat
[12:45:35.471] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C6.dat
[12:45:35.471] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C7.dat
[12:45:35.471] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C8.dat
[12:45:35.471] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C9.dat
[12:45:35.471] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C10.dat
[12:45:35.472] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C11.dat
[12:45:35.472] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C12.dat
[12:45:35.472] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C13.dat
[12:45:35.472] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C14.dat
[12:45:35.472] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C15.dat
[12:45:35.472] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:45:35.472] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:45:35.472] <TB2>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[12:45:35.472] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:45:35.558] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:45:35.558] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:45:35.558] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:45:35.558] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:45:35.560] <TB2>     INFO: ######################################################################
[12:45:35.560] <TB2>     INFO: PixTestTiming::doTest()
[12:45:35.560] <TB2>     INFO: ######################################################################
[12:45:35.561] <TB2>     INFO:    ----------------------------------------------------------------------
[12:45:35.561] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[12:45:35.561] <TB2>     INFO:    ----------------------------------------------------------------------
[12:45:35.561] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:45:37.458] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:45:39.731] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:45:42.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:45:44.276] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:45:46.549] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:45:48.824] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:45:51.097] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:45:53.371] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:45:55.644] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:45:57.918] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:46:00.755] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:46:03.028] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:46:05.302] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:46:07.576] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:46:09.849] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:46:12.124] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:46:13.644] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:46:15.164] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:46:16.684] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:46:18.204] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:46:19.724] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:46:21.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:46:22.764] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:46:24.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:46:26.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:46:38.761] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:46:50.402] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:47:03.014] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:47:15.621] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:47:28.345] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:47:41.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:47:53.941] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:47:55.461] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:47:56.984] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:47:58.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:48:00.028] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:48:01.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:48:03.067] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:48:04.588] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:48:06.108] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:48:08.381] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:48:10.653] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:48:12.927] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:48:15.210] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:48:17.488] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:48:19.780] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:48:22.054] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:48:24.327] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:48:26.609] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:48:28.882] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:48:31.164] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:48:33.438] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:48:35.713] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:48:37.992] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:48:40.265] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:48:42.539] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:48:44.815] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:48:47.090] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:48:49.363] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:48:51.644] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:48:53.923] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:48:56.196] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:48:58.473] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:49:00.748] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:49:03.021] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:49:05.294] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:49:07.567] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:49:09.840] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:49:12.114] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:49:14.387] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:49:16.660] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:49:18.934] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:49:21.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:49:23.481] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:49:25.755] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:49:28.038] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:49:30.312] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:49:32.586] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:49:34.860] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:49:37.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:49:38.656] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:49:40.176] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:49:41.698] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:49:43.217] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:49:44.736] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:49:46.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:49:47.777] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:49:49.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:49:50.818] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:49:52.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:49:53.860] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:49:55.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:49:56.904] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:49:58.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:49:59.947] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:50:01.468] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:50:02.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:50:04.511] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:50:06.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:50:07.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:50:09.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:50:10.594] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:50:12.116] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:50:13.638] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:50:15.910] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:50:18.184] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:50:20.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:50:22.732] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:50:25.005] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:50:27.279] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:50:29.552] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:50:31.825] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:50:34.098] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:50:36.378] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:50:38.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:50:40.924] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:50:43.198] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:50:45.471] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:50:47.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:51:08.933] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:51:11.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:51:13.483] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:51:15.756] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:51:18.029] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:51:20.303] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:51:22.576] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:51:24.849] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:51:27.508] <TB2>     INFO: TBM Phase Settings: 204
[12:51:27.508] <TB2>     INFO: 400MHz Phase: 3
[12:51:27.508] <TB2>     INFO: 160MHz Phase: 6
[12:51:27.508] <TB2>     INFO: Functional Phase Area: 4
[12:51:27.511] <TB2>     INFO: Test took 351950 ms.
[12:51:27.511] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:51:27.511] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:27.511] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[12:51:27.511] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:27.511] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:51:28.655] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:51:30.175] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:51:31.696] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:51:33.217] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:51:34.736] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:51:36.256] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:51:37.778] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:51:39.297] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:51:40.816] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:51:43.090] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:51:45.363] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:51:47.637] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:51:49.910] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:51:52.184] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:51:53.704] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:51:55.227] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:51:56.747] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:51:59.021] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:52:01.295] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:52:03.570] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:52:05.844] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:52:08.119] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:52:09.638] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:52:11.158] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:52:12.678] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:52:14.951] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:52:17.224] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:52:19.498] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:52:21.772] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:52:24.051] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:52:25.571] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:52:27.090] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:52:28.610] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:52:30.886] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:52:33.160] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:52:35.434] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:52:37.708] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:52:39.981] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:52:41.501] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:52:43.021] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:52:44.540] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:52:46.815] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:52:49.088] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:52:51.362] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:52:53.635] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:52:55.908] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:52:57.427] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:52:58.947] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:53:00.467] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:53:01.988] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:53:03.507] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:53:05.028] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:53:06.548] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:53:08.067] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:53:09.588] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:53:11.107] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:53:12.627] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:53:14.147] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:53:15.666] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:53:17.188] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:53:18.707] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:53:20.227] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:53:21.748] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:53:23.649] <TB2>     INFO: ROC Delay Settings: 219
[12:53:23.649] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[12:53:23.649] <TB2>     INFO: ROC Port 0 Delay: 3
[12:53:23.649] <TB2>     INFO: ROC Port 1 Delay: 3
[12:53:23.649] <TB2>     INFO: Functional ROC Area: 5
[12:53:23.652] <TB2>     INFO: Test took 116141 ms.
[12:53:23.652] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[12:53:23.652] <TB2>     INFO:    ----------------------------------------------------------------------
[12:53:23.652] <TB2>     INFO:    PixTestTiming::TimingTest()
[12:53:23.652] <TB2>     INFO:    ----------------------------------------------------------------------
[12:53:24.792] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4818 4818 4818 4818 4819 4819 4819 4819 e062 c000 a101 80c0 4818 4818 4818 4818 4819 4819 4819 4819 e062 c000 
[12:53:24.792] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4818 4818 4819 4819 4818 4818 4818 4819 e022 c000 a102 8000 4818 4818 4818 4818 4818 4818 4819 4819 e022 c000 
[12:53:24.792] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4818 4819 4818 4819 4818 4819 4818 4819 e022 c000 a103 8040 4818 4819 4818 4818 4818 4819 4818 4819 e022 c000 
[12:53:24.792] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:53:38.902] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:53:38.902] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:53:52.950] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:53:52.950] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:54:06.976] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:06.976] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:54:21.031] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:21.031] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:54:35.057] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:35.057] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:54:49.045] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:49.045] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:55:03.041] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:55:03.041] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:55:17.197] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:55:17.197] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:55:31.207] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:55:31.207] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:55:45.214] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:55:45.596] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:55:45.608] <TB2>     INFO: Decoding statistics:
[12:55:45.609] <TB2>     INFO:   General information:
[12:55:45.609] <TB2>     INFO: 	 16bit words read:         240000000
[12:55:45.609] <TB2>     INFO: 	 valid events total:       20000000
[12:55:45.609] <TB2>     INFO: 	 empty events:             20000000
[12:55:45.609] <TB2>     INFO: 	 valid events with pixels: 0
[12:55:45.609] <TB2>     INFO: 	 valid pixel hits:         0
[12:55:45.609] <TB2>     INFO:   Event errors: 	           0
[12:55:45.609] <TB2>     INFO: 	 start marker:             0
[12:55:45.609] <TB2>     INFO: 	 stop marker:              0
[12:55:45.609] <TB2>     INFO: 	 overflow:                 0
[12:55:45.609] <TB2>     INFO: 	 invalid 5bit words:       0
[12:55:45.609] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[12:55:45.609] <TB2>     INFO:   TBM errors: 		           0
[12:55:45.609] <TB2>     INFO: 	 flawed TBM headers:       0
[12:55:45.609] <TB2>     INFO: 	 flawed TBM trailers:      0
[12:55:45.609] <TB2>     INFO: 	 event ID mismatches:      0
[12:55:45.609] <TB2>     INFO:   ROC errors: 		           0
[12:55:45.609] <TB2>     INFO: 	 missing ROC header(s):    0
[12:55:45.609] <TB2>     INFO: 	 misplaced readback start: 0
[12:55:45.609] <TB2>     INFO:   Pixel decoding errors:	   0
[12:55:45.609] <TB2>     INFO: 	 pixel data incomplete:    0
[12:55:45.609] <TB2>     INFO: 	 pixel address:            0
[12:55:45.609] <TB2>     INFO: 	 pulse height fill bit:    0
[12:55:45.609] <TB2>     INFO: 	 buffer corruption:        0
[12:55:45.609] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:45.609] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:55:45.609] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:45.609] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:45.609] <TB2>     INFO:    Read back bit status: 1
[12:55:45.609] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:45.609] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:45.609] <TB2>     INFO:    Timings are good!
[12:55:45.609] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:45.609] <TB2>     INFO: Test took 141957 ms.
[12:55:45.609] <TB2>     INFO: PixTestTiming::TimingTest() done.
[12:55:45.609] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:55:45.609] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:55:45.609] <TB2>     INFO: PixTestTiming::doTest took 610051 ms.
[12:55:45.609] <TB2>     INFO: PixTestTiming::doTest() done
[12:55:45.610] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:55:45.610] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[12:55:45.610] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[12:55:45.610] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[12:55:45.610] <TB2>     INFO: Write out ROCDelayScan3_V0
[12:55:45.611] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[12:55:45.611] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:55:45.964] <TB2>     INFO: ######################################################################
[12:55:45.964] <TB2>     INFO: PixTestAlive::doTest()
[12:55:45.964] <TB2>     INFO: ######################################################################
[12:55:45.967] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:45.967] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:55:45.967] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:45.968] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:55:46.312] <TB2>     INFO: Expecting 41600 events.
[12:55:50.359] <TB2>     INFO: 41600 events read in total (3332ms).
[12:55:50.360] <TB2>     INFO: Test took 4392ms.
[12:55:50.367] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:55:50.368] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[12:55:50.368] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:55:50.744] <TB2>     INFO: PixTestAlive::aliveTest() done
[12:55:50.744] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    2    0    0
[12:55:50.744] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    2    0    0
[12:55:50.747] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:50.747] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:55:50.747] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:50.749] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:55:51.093] <TB2>     INFO: Expecting 41600 events.
[12:55:54.049] <TB2>     INFO: 41600 events read in total (2241ms).
[12:55:54.049] <TB2>     INFO: Test took 3300ms.
[12:55:54.049] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:55:54.049] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:55:54.049] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:55:54.050] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:55:54.453] <TB2>     INFO: PixTestAlive::maskTest() done
[12:55:54.453] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:55:54.457] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:54.457] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:55:54.457] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:54.458] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:55:54.803] <TB2>     INFO: Expecting 41600 events.
[12:55:58.842] <TB2>     INFO: 41600 events read in total (3325ms).
[12:55:58.842] <TB2>     INFO: Test took 4384ms.
[12:55:58.850] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:55:58.850] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[12:55:58.850] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:55:59.229] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[12:55:59.229] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:55:59.229] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:55:59.229] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[12:55:59.237] <TB2>     INFO: ######################################################################
[12:55:59.237] <TB2>     INFO: PixTestTrim::doTest()
[12:55:59.237] <TB2>     INFO: ######################################################################
[12:55:59.241] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:59.241] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:55:59.241] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:59.317] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:55:59.317] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:55:59.330] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:55:59.330] <TB2>     INFO:     run 1 of 1
[12:55:59.330] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:55:59.673] <TB2>     INFO: Expecting 5025280 events.
[12:56:44.115] <TB2>     INFO: 1403168 events read in total (43727ms).
[12:57:27.081] <TB2>     INFO: 2792064 events read in total (86693ms).
[12:58:10.852] <TB2>     INFO: 4186752 events read in total (130465ms).
[12:58:37.255] <TB2>     INFO: 5025280 events read in total (156867ms).
[12:58:37.297] <TB2>     INFO: Test took 157967ms.
[12:58:37.356] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:58:37.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:58:38.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:58:40.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:58:41.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:58:42.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:58:44.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:58:45.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:58:47.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:58:48.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:58:49.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:58:51.231] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:58:52.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:58:53.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:58:55.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:58:56.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:58:58.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:58:59.581] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232058880
[12:58:59.585] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7107 minThrLimit = 94.668 minThrNLimit = 120.122 -> result = 94.7107 -> 94
[12:58:59.586] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.233 minThrLimit = 87.1963 minThrNLimit = 109.759 -> result = 87.233 -> 87
[12:58:59.586] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.9501 minThrLimit = 81.9424 minThrNLimit = 105.959 -> result = 81.9501 -> 81
[12:58:59.587] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1811 minThrLimit = 93.1251 minThrNLimit = 119.277 -> result = 93.1811 -> 93
[12:58:59.587] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.799 minThrLimit = 102.683 minThrNLimit = 127.597 -> result = 102.799 -> 102
[12:58:59.588] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7817 minThrLimit = 90.7564 minThrNLimit = 114.431 -> result = 90.7817 -> 90
[12:58:59.588] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.49 minThrLimit = 101.465 minThrNLimit = 124.15 -> result = 101.49 -> 101
[12:58:59.589] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4935 minThrLimit = 99.4913 minThrNLimit = 122.569 -> result = 99.4935 -> 99
[12:58:59.589] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1257 minThrLimit = 94.1013 minThrNLimit = 118.346 -> result = 94.1257 -> 94
[12:58:59.590] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2736 minThrLimit = 90.2217 minThrNLimit = 115.59 -> result = 90.2736 -> 90
[12:58:59.590] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6479 minThrLimit = 91.6359 minThrNLimit = 113.316 -> result = 91.6479 -> 91
[12:58:59.590] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.067 minThrLimit = 101.062 minThrNLimit = 124.125 -> result = 101.067 -> 101
[12:58:59.591] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9757 minThrLimit = 90.9733 minThrNLimit = 118.704 -> result = 90.9757 -> 90
[12:58:59.592] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2201 minThrLimit = 88.2026 minThrNLimit = 109.595 -> result = 88.2201 -> 88
[12:58:59.592] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1769 minThrLimit = 96.1442 minThrNLimit = 119.593 -> result = 96.1769 -> 96
[12:58:59.593] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.465 minThrLimit = 109.35 minThrNLimit = 139.702 -> result = 109.465 -> 109
[12:58:59.593] <TB2>     INFO: ROC 0 VthrComp = 94
[12:58:59.593] <TB2>     INFO: ROC 1 VthrComp = 87
[12:58:59.593] <TB2>     INFO: ROC 2 VthrComp = 81
[12:58:59.593] <TB2>     INFO: ROC 3 VthrComp = 93
[12:58:59.593] <TB2>     INFO: ROC 4 VthrComp = 102
[12:58:59.593] <TB2>     INFO: ROC 5 VthrComp = 90
[12:58:59.593] <TB2>     INFO: ROC 6 VthrComp = 101
[12:58:59.594] <TB2>     INFO: ROC 7 VthrComp = 99
[12:58:59.594] <TB2>     INFO: ROC 8 VthrComp = 94
[12:58:59.594] <TB2>     INFO: ROC 9 VthrComp = 90
[12:58:59.594] <TB2>     INFO: ROC 10 VthrComp = 91
[12:58:59.594] <TB2>     INFO: ROC 11 VthrComp = 101
[12:58:59.594] <TB2>     INFO: ROC 12 VthrComp = 90
[12:58:59.595] <TB2>     INFO: ROC 13 VthrComp = 88
[12:58:59.595] <TB2>     INFO: ROC 14 VthrComp = 96
[12:58:59.598] <TB2>     INFO: ROC 15 VthrComp = 109
[12:58:59.598] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:58:59.598] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:58:59.609] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:58:59.609] <TB2>     INFO:     run 1 of 1
[12:58:59.609] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:58:59.953] <TB2>     INFO: Expecting 5025280 events.
[12:59:35.615] <TB2>     INFO: 887000 events read in total (34947ms).
[13:00:10.474] <TB2>     INFO: 1771568 events read in total (69807ms).
[13:00:45.048] <TB2>     INFO: 2655072 events read in total (104380ms).
[13:01:20.077] <TB2>     INFO: 3529664 events read in total (139409ms).
[13:01:54.231] <TB2>     INFO: 4400032 events read in total (173564ms).
[13:02:19.225] <TB2>     INFO: 5025280 events read in total (198557ms).
[13:02:19.301] <TB2>     INFO: Test took 199693ms.
[13:02:19.480] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:02:19.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:02:21.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:02:22.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:02:24.556] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:02:26.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:02:27.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:02:29.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:02:30.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:02:32.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:02:34.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:02:35.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:02:37.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:02:38.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:02:40.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:02:41.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:02:43.501] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:02:45.095] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242855936
[13:02:45.098] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.2031 for pixel 0/2 mean/min/max = 43.9299/32.573/55.2868
[13:02:45.099] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.2144 for pixel 8/15 mean/min/max = 45.259/31.9584/58.5597
[13:02:45.099] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.7796 for pixel 9/38 mean/min/max = 44.7028/33.6039/55.8017
[13:02:45.100] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.0565 for pixel 1/8 mean/min/max = 44.4727/32.7827/56.1628
[13:02:45.100] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.3212 for pixel 1/3 mean/min/max = 46.4477/32.5085/60.387
[13:02:45.100] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.9507 for pixel 16/3 mean/min/max = 46.1141/34.2326/57.9956
[13:02:45.101] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.2625 for pixel 22/14 mean/min/max = 46.331/32.3624/60.2996
[13:02:45.101] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.2851 for pixel 0/76 mean/min/max = 45.5115/31.5332/59.4898
[13:02:45.101] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.0402 for pixel 6/0 mean/min/max = 44.7778/32.4403/57.1154
[13:02:45.102] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.8061 for pixel 24/0 mean/min/max = 44.1324/33.3651/54.8996
[13:02:45.102] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.5681 for pixel 29/9 mean/min/max = 45.3681/33.748/56.9882
[13:02:45.103] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.9832 for pixel 20/3 mean/min/max = 43.5229/31.7162/55.3296
[13:02:45.103] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.5501 for pixel 3/7 mean/min/max = 44.998/34.4387/55.5573
[13:02:45.103] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 59.7733 for pixel 13/10 mean/min/max = 46.5356/33.2138/59.8574
[13:02:45.104] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.2406 for pixel 15/60 mean/min/max = 44.0216/31.7172/56.326
[13:02:45.104] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.513 for pixel 8/1 mean/min/max = 47.0524/34.5418/59.5631
[13:02:45.104] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:02:45.236] <TB2>     INFO: Expecting 411648 events.
[13:02:52.835] <TB2>     INFO: 411648 events read in total (6884ms).
[13:02:52.841] <TB2>     INFO: Expecting 411648 events.
[13:03:00.496] <TB2>     INFO: 411648 events read in total (6983ms).
[13:03:00.506] <TB2>     INFO: Expecting 411648 events.
[13:03:08.083] <TB2>     INFO: 411648 events read in total (6935ms).
[13:03:08.095] <TB2>     INFO: Expecting 411648 events.
[13:03:15.734] <TB2>     INFO: 411648 events read in total (6980ms).
[13:03:15.749] <TB2>     INFO: Expecting 411648 events.
[13:03:23.341] <TB2>     INFO: 411648 events read in total (6938ms).
[13:03:23.358] <TB2>     INFO: Expecting 411648 events.
[13:03:30.925] <TB2>     INFO: 411648 events read in total (6909ms).
[13:03:30.944] <TB2>     INFO: Expecting 411648 events.
[13:03:38.464] <TB2>     INFO: 411648 events read in total (6868ms).
[13:03:38.486] <TB2>     INFO: Expecting 411648 events.
[13:03:46.085] <TB2>     INFO: 411648 events read in total (6945ms).
[13:03:46.108] <TB2>     INFO: Expecting 411648 events.
[13:03:53.779] <TB2>     INFO: 411648 events read in total (7019ms).
[13:03:53.806] <TB2>     INFO: Expecting 411648 events.
[13:04:01.372] <TB2>     INFO: 411648 events read in total (6922ms).
[13:04:01.400] <TB2>     INFO: Expecting 411648 events.
[13:04:08.921] <TB2>     INFO: 411648 events read in total (6876ms).
[13:04:08.952] <TB2>     INFO: Expecting 411648 events.
[13:04:16.497] <TB2>     INFO: 411648 events read in total (6898ms).
[13:04:16.531] <TB2>     INFO: Expecting 411648 events.
[13:04:24.207] <TB2>     INFO: 411648 events read in total (7035ms).
[13:04:24.244] <TB2>     INFO: Expecting 411648 events.
[13:04:31.854] <TB2>     INFO: 411648 events read in total (6977ms).
[13:04:31.895] <TB2>     INFO: Expecting 411648 events.
[13:04:39.429] <TB2>     INFO: 411648 events read in total (6904ms).
[13:04:39.475] <TB2>     INFO: Expecting 411648 events.
[13:04:47.002] <TB2>     INFO: 411648 events read in total (6902ms).
[13:04:47.046] <TB2>     INFO: Test took 121942ms.
[13:04:47.558] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0502 < 35 for itrim+1 = 93; old thr = 34.7124 ... break
[13:04:47.603] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0527 < 35 for itrim+1 = 119; old thr = 34.2696 ... break
[13:04:47.646] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1767 < 35 for itrim = 102; old thr = 34.2024 ... break
[13:04:47.685] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7162 < 35 for itrim+1 = 106; old thr = 34.5494 ... break
[13:04:47.718] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5325 < 35 for itrim = 111; old thr = 33.6711 ... break
[13:04:47.760] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1541 < 35 for itrim = 112; old thr = 32.5833 ... break
[13:04:47.792] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6663 < 35 for itrim+1 = 107; old thr = 34.7536 ... break
[13:04:47.818] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5826 < 35 for itrim = 108; old thr = 33.8721 ... break
[13:04:47.866] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.199 < 35 for itrim = 110; old thr = 33.8131 ... break
[13:04:47.907] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0307 < 35 for itrim = 100; old thr = 34.3194 ... break
[13:04:47.942] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0757 < 35 for itrim = 94; old thr = 34.4552 ... break
[13:04:47.979] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.085 < 35 for itrim = 105; old thr = 34.2604 ... break
[13:04:48.023] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2366 < 35 for itrim = 114; old thr = 34.701 ... break
[13:04:48.056] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0197 < 35 for itrim = 112; old thr = 33.7759 ... break
[13:04:48.095] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2171 < 35 for itrim+1 = 100; old thr = 34.4856 ... break
[13:04:48.132] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3099 < 35 for itrim = 112; old thr = 34.5208 ... break
[13:04:48.208] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:04:48.219] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:04:48.219] <TB2>     INFO:     run 1 of 1
[13:04:48.219] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:04:48.563] <TB2>     INFO: Expecting 5025280 events.
[13:05:23.872] <TB2>     INFO: 870352 events read in total (34594ms).
[13:05:58.426] <TB2>     INFO: 1738264 events read in total (69149ms).
[13:06:33.106] <TB2>     INFO: 2606344 events read in total (103829ms).
[13:07:07.426] <TB2>     INFO: 3464608 events read in total (138148ms).
[13:07:41.803] <TB2>     INFO: 4318120 events read in total (172525ms).
[13:08:10.334] <TB2>     INFO: 5025280 events read in total (201056ms).
[13:08:10.421] <TB2>     INFO: Test took 202202ms.
[13:08:10.615] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:08:10.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:08:12.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:08:14.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:08:15.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:08:17.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:08:18.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:08:20.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:08:21.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:08:23.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:08:24.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:08:26.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:08:27.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:08:29.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:08:30.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:08:32.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:08:34.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:08:35.634] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258387968
[13:08:35.636] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.715287 .. 50.892518
[13:08:35.715] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:08:35.726] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:08:35.727] <TB2>     INFO:     run 1 of 1
[13:08:35.728] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:08:36.084] <TB2>     INFO: Expecting 1996800 events.
[13:09:16.951] <TB2>     INFO: 1157488 events read in total (40152ms).
[13:09:46.388] <TB2>     INFO: 1996800 events read in total (69589ms).
[13:09:46.414] <TB2>     INFO: Test took 70686ms.
[13:09:46.458] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:09:46.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:09:47.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:09:48.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:09:49.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:09:50.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:09:51.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:09:53.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:09:54.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:09:55.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:09:56.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:09:57.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:09:58.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:09:59.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:10:00.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:10:01.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:10:02.858] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:10:03.972] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240332800
[13:10:04.060] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.647728 .. 46.043312
[13:10:04.137] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 56 (-1/-1) hits flags = 528 (plus default)
[13:10:04.147] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:10:04.148] <TB2>     INFO:     run 1 of 1
[13:10:04.148] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:10:04.506] <TB2>     INFO: Expecting 1664000 events.
[13:10:45.221] <TB2>     INFO: 1138000 events read in total (40000ms).
[13:11:04.050] <TB2>     INFO: 1664000 events read in total (58829ms).
[13:11:04.065] <TB2>     INFO: Test took 59917ms.
[13:11:04.100] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:11:04.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:11:05.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:11:06.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:11:07.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:11:08.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:11:09.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:11:10.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:11:11.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:11:13.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:11:14.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:11:15.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:11:16.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:11:18.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:11:19.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:11:21.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:11:22.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:11:24.259] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303276032
[13:11:24.429] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.712137 .. 42.392605
[13:11:24.590] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:11:24.611] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:11:24.611] <TB2>     INFO:     run 1 of 1
[13:11:24.612] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:11:25.203] <TB2>     INFO: Expecting 1364480 events.
[13:12:06.305] <TB2>     INFO: 1143176 events read in total (40387ms).
[13:12:14.483] <TB2>     INFO: 1364480 events read in total (48566ms).
[13:12:14.506] <TB2>     INFO: Test took 49895ms.
[13:12:14.543] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:14.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:12:15.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:12:16.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:12:17.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:12:18.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:12:19.404] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:12:20.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:12:21.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:12:22.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:12:23.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:12:24.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:12:25.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:12:26.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:12:27.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:12:28.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:12:29.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:12:30.368] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341663744
[13:12:30.455] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.532200 .. 42.001215
[13:12:30.533] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:12:30.544] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:12:30.544] <TB2>     INFO:     run 1 of 1
[13:12:30.544] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:12:30.893] <TB2>     INFO: Expecting 1297920 events.
[13:13:13.175] <TB2>     INFO: 1124824 events read in total (41567ms).
[13:13:19.610] <TB2>     INFO: 1297920 events read in total (48002ms).
[13:13:19.622] <TB2>     INFO: Test took 49078ms.
[13:13:19.652] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:19.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:13:20.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:13:21.646] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:13:22.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:13:23.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:13:24.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:13:25.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:13:26.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:13:27.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:13:28.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:13:29.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:13:30.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:13:31.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:13:32.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:13:33.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:13:34.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:13:35.225] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348114944
[13:13:35.311] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:13:35.311] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:13:35.322] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:13:35.322] <TB2>     INFO:     run 1 of 1
[13:13:35.322] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:13:35.665] <TB2>     INFO: Expecting 1364480 events.
[13:14:16.387] <TB2>     INFO: 1075416 events read in total (40007ms).
[13:14:26.867] <TB2>     INFO: 1364480 events read in total (50487ms).
[13:14:26.882] <TB2>     INFO: Test took 51560ms.
[13:14:26.917] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:26.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:14:28.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:14:29.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:14:30.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:14:31.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:14:32.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:14:33.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:14:34.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:14:35.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:14:36.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:14:37.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:14:38.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:14:39.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:14:40.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:14:41.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:14:42.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:14:43.597] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360206336
[13:14:43.635] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C0.dat
[13:14:43.635] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C1.dat
[13:14:43.635] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C2.dat
[13:14:43.635] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C3.dat
[13:14:43.635] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C4.dat
[13:14:43.635] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C5.dat
[13:14:43.635] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C6.dat
[13:14:43.635] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C7.dat
[13:14:43.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C8.dat
[13:14:43.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C9.dat
[13:14:43.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C10.dat
[13:14:43.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C11.dat
[13:14:43.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C12.dat
[13:14:43.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C13.dat
[13:14:43.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C14.dat
[13:14:43.637] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C15.dat
[13:14:43.637] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C0.dat
[13:14:43.644] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C1.dat
[13:14:43.651] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C2.dat
[13:14:43.658] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C3.dat
[13:14:43.665] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C4.dat
[13:14:43.672] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C5.dat
[13:14:43.679] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C6.dat
[13:14:43.686] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C7.dat
[13:14:43.693] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C8.dat
[13:14:43.700] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C9.dat
[13:14:43.708] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C10.dat
[13:14:43.714] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C11.dat
[13:14:43.722] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C12.dat
[13:14:43.729] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C13.dat
[13:14:43.736] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C14.dat
[13:14:43.743] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C15.dat
[13:14:43.750] <TB2>     INFO: PixTestTrim::trimTest() done
[13:14:43.750] <TB2>     INFO: vtrim:      93 119 102 106 111 112 107 108 110 100  94 105 114 112 100 112 
[13:14:43.750] <TB2>     INFO: vthrcomp:   94  87  81  93 102  90 101  99  94  90  91 101  90  88  96 109 
[13:14:43.750] <TB2>     INFO: vcal mean:  34.97  34.93  34.96  34.97  34.98  34.98  34.97  34.97  34.96  34.96  35.00  34.96  34.98  34.97  34.96  34.99 
[13:14:43.750] <TB2>     INFO: vcal RMS:    0.76   0.85   0.77   0.79   0.86   0.79   0.85   0.85   0.83   0.75   0.77   0.90   0.77   1.17   0.87   0.83 
[13:14:43.750] <TB2>     INFO: bits mean:   9.02   9.67   9.76   9.68   9.12   9.29   9.12   9.49   9.94   9.80   9.11  10.45   9.90   9.49  10.02   8.78 
[13:14:43.750] <TB2>     INFO: bits RMS:    2.96   2.67   2.47   2.61   2.74   2.52   2.78   2.76   2.52   2.45   2.69   2.47   2.26   2.47   2.61   2.59 
[13:14:43.763] <TB2>     INFO:    ----------------------------------------------------------------------
[13:14:43.763] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:14:43.763] <TB2>     INFO:    ----------------------------------------------------------------------
[13:14:43.766] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:14:43.767] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:14:43.778] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:14:43.778] <TB2>     INFO:     run 1 of 1
[13:14:43.778] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:14:44.129] <TB2>     INFO: Expecting 4160000 events.
[13:15:30.700] <TB2>     INFO: 1142485 events read in total (45856ms).
[13:16:16.838] <TB2>     INFO: 2273790 events read in total (91994ms).
[13:17:02.347] <TB2>     INFO: 3391860 events read in total (137503ms).
[13:17:33.143] <TB2>     INFO: 4160000 events read in total (168299ms).
[13:17:33.209] <TB2>     INFO: Test took 169431ms.
[13:17:33.341] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:33.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:17:35.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:17:37.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:17:39.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:17:41.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:17:42.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:17:44.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:17:46.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:17:48.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:17:50.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:17:52.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:17:54.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:17:56.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:17:58.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:18:00.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:18:02.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:18:04.829] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401088512
[13:18:04.829] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:18:04.904] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:18:04.904] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[13:18:04.915] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:18:04.915] <TB2>     INFO:     run 1 of 1
[13:18:04.915] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:18:05.266] <TB2>     INFO: Expecting 3556800 events.
[13:18:54.109] <TB2>     INFO: 1190040 events read in total (48128ms).
[13:19:40.933] <TB2>     INFO: 2360840 events read in total (94952ms).
[13:20:27.735] <TB2>     INFO: 3519870 events read in total (141754ms).
[13:20:29.549] <TB2>     INFO: 3556800 events read in total (143568ms).
[13:20:29.594] <TB2>     INFO: Test took 144679ms.
[13:20:29.697] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:29.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:20:31.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:20:33.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:20:35.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:20:36.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:20:38.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:20:40.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:20:42.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:20:43.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:20:45.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:20:47.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:20:49.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:20:50.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:20:52.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:20:54.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:20:55.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:20:57.672] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401354752
[13:20:57.673] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:20:57.749] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:20:57.750] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[13:20:57.760] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:20:57.761] <TB2>     INFO:     run 1 of 1
[13:20:57.761] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:20:58.104] <TB2>     INFO: Expecting 3328000 events.
[13:21:46.167] <TB2>     INFO: 1236630 events read in total (47348ms).
[13:22:33.653] <TB2>     INFO: 2450160 events read in total (94834ms).
[13:23:08.189] <TB2>     INFO: 3328000 events read in total (129370ms).
[13:23:08.230] <TB2>     INFO: Test took 130470ms.
[13:23:08.318] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:08.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:23:10.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:23:11.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:23:13.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:23:15.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:23:17.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:23:18.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:23:20.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:23:22.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:23:24.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:23:25.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:23:27.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:23:29.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:23:30.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:23:32.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:23:34.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:23:35.726] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401354752
[13:23:35.727] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:23:35.803] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:23:35.803] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[13:23:35.813] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:23:35.813] <TB2>     INFO:     run 1 of 1
[13:23:35.813] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:23:36.157] <TB2>     INFO: Expecting 3307200 events.
[13:24:28.034] <TB2>     INFO: 1240195 events read in total (51162ms).
[13:25:16.330] <TB2>     INFO: 2457395 events read in total (99458ms).
[13:25:50.605] <TB2>     INFO: 3307200 events read in total (133734ms).
[13:25:50.651] <TB2>     INFO: Test took 134838ms.
[13:25:50.738] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:50.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:25:52.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:25:54.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:25:55.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:25:57.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:25:59.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:26:00.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:26:02.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:26:04.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:26:05.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:26:07.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:09.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:10.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:12.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:13.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:15.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:17.154] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401891328
[13:26:17.155] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:26:17.228] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:26:17.228] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[13:26:17.239] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:26:17.239] <TB2>     INFO:     run 1 of 1
[13:26:17.239] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:17.585] <TB2>     INFO: Expecting 3286400 events.
[13:27:06.717] <TB2>     INFO: 1244755 events read in total (48417ms).
[13:27:54.581] <TB2>     INFO: 2465455 events read in total (96281ms).
[13:28:27.442] <TB2>     INFO: 3286400 events read in total (129142ms).
[13:28:27.489] <TB2>     INFO: Test took 130250ms.
[13:28:27.575] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:27.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:29.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:31.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:32.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:34.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:36.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:38.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:39.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:41.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:43.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:28:44.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:28:46.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:28:48.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:28:49.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:28:51.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:28:53.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:28:54.646] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 402145280
[13:28:54.648] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.98507, thr difference RMS: 1.46946
[13:28:54.650] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.99822, thr difference RMS: 1.45389
[13:28:54.650] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.87871, thr difference RMS: 1.24741
[13:28:54.650] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.84978, thr difference RMS: 1.41845
[13:28:54.650] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.0037, thr difference RMS: 1.3436
[13:28:54.651] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.651, thr difference RMS: 1.67628
[13:28:54.651] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.1441, thr difference RMS: 1.51968
[13:28:54.651] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.42594, thr difference RMS: 1.52302
[13:28:54.651] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.95989, thr difference RMS: 1.58593
[13:28:54.651] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.81632, thr difference RMS: 1.26708
[13:28:54.652] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.91219, thr difference RMS: 1.54959
[13:28:54.652] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.17759, thr difference RMS: 1.86087
[13:28:54.652] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.53147, thr difference RMS: 1.22603
[13:28:54.652] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.72456, thr difference RMS: 1.48993
[13:28:54.653] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.35338, thr difference RMS: 1.56868
[13:28:54.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.9232, thr difference RMS: 1.24378
[13:28:54.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.95514, thr difference RMS: 1.44541
[13:28:54.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.84851, thr difference RMS: 1.40526
[13:28:54.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.85343, thr difference RMS: 1.26053
[13:28:54.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.77061, thr difference RMS: 1.40271
[13:28:54.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.1047, thr difference RMS: 1.3581
[13:28:54.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.54167, thr difference RMS: 1.62298
[13:28:54.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.1399, thr difference RMS: 1.52502
[13:28:54.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.34498, thr difference RMS: 1.55984
[13:28:54.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.92668, thr difference RMS: 1.55137
[13:28:54.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.77571, thr difference RMS: 1.26086
[13:28:54.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.82878, thr difference RMS: 1.51685
[13:28:54.657] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.17792, thr difference RMS: 1.85794
[13:28:54.657] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.60936, thr difference RMS: 1.21728
[13:28:54.657] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.7578, thr difference RMS: 1.49845
[13:28:54.657] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.388, thr difference RMS: 1.57728
[13:28:54.658] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.1121, thr difference RMS: 1.25942
[13:28:54.658] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.88557, thr difference RMS: 1.44444
[13:28:54.658] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.77358, thr difference RMS: 1.39538
[13:28:54.658] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.89382, thr difference RMS: 1.25103
[13:28:54.659] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.70325, thr difference RMS: 1.38113
[13:28:54.659] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.1624, thr difference RMS: 1.36598
[13:28:54.659] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.51371, thr difference RMS: 1.63253
[13:28:54.660] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.1807, thr difference RMS: 1.54005
[13:28:54.660] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.31729, thr difference RMS: 1.56498
[13:28:54.660] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.06745, thr difference RMS: 1.55416
[13:28:54.661] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.78684, thr difference RMS: 1.26157
[13:28:54.661] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.98541, thr difference RMS: 1.5088
[13:28:54.661] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.23894, thr difference RMS: 1.88017
[13:28:54.661] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.73393, thr difference RMS: 1.23027
[13:28:54.662] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.87422, thr difference RMS: 1.51458
[13:28:54.662] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.53248, thr difference RMS: 1.58203
[13:28:54.662] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.3132, thr difference RMS: 1.26463
[13:28:54.662] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.96674, thr difference RMS: 1.44896
[13:28:54.662] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.76205, thr difference RMS: 1.41383
[13:28:54.663] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.97015, thr difference RMS: 1.20497
[13:28:54.663] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.66635, thr difference RMS: 1.39608
[13:28:54.663] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.27, thr difference RMS: 1.33684
[13:28:54.663] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.52017, thr difference RMS: 1.6271
[13:28:54.664] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.2708, thr difference RMS: 1.5307
[13:28:54.664] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.3552, thr difference RMS: 1.54563
[13:28:54.664] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.21078, thr difference RMS: 1.55821
[13:28:54.664] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.81082, thr difference RMS: 1.25952
[13:28:54.664] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.99753, thr difference RMS: 1.5119
[13:28:54.665] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.34653, thr difference RMS: 1.86912
[13:28:54.665] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.92176, thr difference RMS: 1.2066
[13:28:54.665] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.03129, thr difference RMS: 1.5078
[13:28:54.665] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.68411, thr difference RMS: 1.5789
[13:28:54.666] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.4809, thr difference RMS: 1.24919
[13:28:54.780] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[13:28:54.783] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1975 seconds
[13:28:54.783] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:28:55.491] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:28:55.491] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:28:55.496] <TB2>     INFO: ######################################################################
[13:28:55.496] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[13:28:55.496] <TB2>     INFO: ######################################################################
[13:28:55.497] <TB2>     INFO:    ----------------------------------------------------------------------
[13:28:55.497] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:28:55.497] <TB2>     INFO:    ----------------------------------------------------------------------
[13:28:55.497] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:28:55.508] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:28:55.508] <TB2>     INFO:     run 1 of 1
[13:28:55.508] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:28:55.859] <TB2>     INFO: Expecting 59072000 events.
[13:29:24.141] <TB2>     INFO: 1072200 events read in total (27568ms).
[13:29:52.187] <TB2>     INFO: 2141200 events read in total (55614ms).
[13:30:20.058] <TB2>     INFO: 3210400 events read in total (83485ms).
[13:30:48.001] <TB2>     INFO: 4282200 events read in total (111428ms).
[13:31:16.382] <TB2>     INFO: 5350400 events read in total (139809ms).
[13:31:44.587] <TB2>     INFO: 6419000 events read in total (168014ms).
[13:32:12.446] <TB2>     INFO: 7491600 events read in total (195873ms).
[13:32:40.667] <TB2>     INFO: 8560600 events read in total (224094ms).
[13:33:08.747] <TB2>     INFO: 9630400 events read in total (252174ms).
[13:33:37.463] <TB2>     INFO: 10700600 events read in total (280890ms).
[13:34:05.817] <TB2>     INFO: 11769000 events read in total (309244ms).
[13:34:34.194] <TB2>     INFO: 12838600 events read in total (337621ms).
[13:35:02.586] <TB2>     INFO: 13910400 events read in total (366013ms).
[13:35:30.916] <TB2>     INFO: 14978800 events read in total (394343ms).
[13:35:59.204] <TB2>     INFO: 16048200 events read in total (422631ms).
[13:36:27.414] <TB2>     INFO: 17119600 events read in total (450841ms).
[13:36:55.700] <TB2>     INFO: 18188600 events read in total (479127ms).
[13:37:23.922] <TB2>     INFO: 19259800 events read in total (507349ms).
[13:37:52.316] <TB2>     INFO: 20329800 events read in total (535743ms).
[13:38:20.607] <TB2>     INFO: 21397800 events read in total (564034ms).
[13:38:48.875] <TB2>     INFO: 22469000 events read in total (592302ms).
[13:39:17.078] <TB2>     INFO: 23538800 events read in total (620505ms).
[13:39:45.321] <TB2>     INFO: 24607400 events read in total (648748ms).
[13:40:13.482] <TB2>     INFO: 25678000 events read in total (676909ms).
[13:40:41.706] <TB2>     INFO: 26747800 events read in total (705133ms).
[13:41:09.964] <TB2>     INFO: 27816400 events read in total (733391ms).
[13:41:38.144] <TB2>     INFO: 28887600 events read in total (761571ms).
[13:42:06.264] <TB2>     INFO: 29957400 events read in total (789691ms).
[13:42:34.319] <TB2>     INFO: 31025000 events read in total (817746ms).
[13:43:02.433] <TB2>     INFO: 32094400 events read in total (845860ms).
[13:43:30.609] <TB2>     INFO: 33165000 events read in total (874036ms).
[13:43:58.923] <TB2>     INFO: 34233200 events read in total (902350ms).
[13:44:27.145] <TB2>     INFO: 35302000 events read in total (930572ms).
[13:44:55.459] <TB2>     INFO: 36373000 events read in total (958886ms).
[13:45:23.595] <TB2>     INFO: 37441000 events read in total (987022ms).
[13:45:51.829] <TB2>     INFO: 38509400 events read in total (1015256ms).
[13:46:20.041] <TB2>     INFO: 39580000 events read in total (1043468ms).
[13:46:48.242] <TB2>     INFO: 40649200 events read in total (1071669ms).
[13:47:16.496] <TB2>     INFO: 41716600 events read in total (1099923ms).
[13:47:44.649] <TB2>     INFO: 42784200 events read in total (1128076ms).
[13:48:12.849] <TB2>     INFO: 43855400 events read in total (1156276ms).
[13:48:40.978] <TB2>     INFO: 44924000 events read in total (1184405ms).
[13:49:09.225] <TB2>     INFO: 45991200 events read in total (1212652ms).
[13:49:37.311] <TB2>     INFO: 47058000 events read in total (1240738ms).
[13:50:05.490] <TB2>     INFO: 48126600 events read in total (1268917ms).
[13:50:34.118] <TB2>     INFO: 49196400 events read in total (1297545ms).
[13:51:02.978] <TB2>     INFO: 50263600 events read in total (1326405ms).
[13:51:31.801] <TB2>     INFO: 51330600 events read in total (1355228ms).
[13:52:00.608] <TB2>     INFO: 52397400 events read in total (1384035ms).
[13:52:29.400] <TB2>     INFO: 53467200 events read in total (1412827ms).
[13:52:58.126] <TB2>     INFO: 54536600 events read in total (1441553ms).
[13:53:26.948] <TB2>     INFO: 55603800 events read in total (1470375ms).
[13:53:55.707] <TB2>     INFO: 56671000 events read in total (1499134ms).
[13:54:24.541] <TB2>     INFO: 57738800 events read in total (1527968ms).
[13:54:53.296] <TB2>     INFO: 58809600 events read in total (1556723ms).
[13:55:00.886] <TB2>     INFO: 59072000 events read in total (1564313ms).
[13:55:00.906] <TB2>     INFO: Test took 1565398ms.
[13:55:00.963] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:01.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:01.087] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:02.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:02.270] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:03.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:03.407] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:04.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:04.565] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:05.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:05.727] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:06.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:06.895] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:08.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:08.037] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:09.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:09.190] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:10.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:10.341] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:11.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:11.485] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:12.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:12.652] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:13.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:13.823] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:14.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:14.986] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:16.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:16.152] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:17.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:17.319] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:18.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:18.492] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:19.668] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500154368
[13:55:19.700] <TB2>     INFO: PixTestScurves::scurves() done 
[13:55:19.700] <TB2>     INFO: Vcal mean:  35.10  34.99  35.02  35.12  35.10  35.04  35.03  35.07  35.00  34.99  35.01  35.07  35.07  35.05  35.06  35.09 
[13:55:19.700] <TB2>     INFO: Vcal RMS:    0.63   0.71   0.65   0.68   0.73   0.66   0.75   0.74   0.70   0.63   0.65   0.77   0.66   1.08   0.74   0.72 
[13:55:19.700] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:55:19.774] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:55:19.774] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:55:19.774] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:55:19.774] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:55:19.774] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:55:19.774] <TB2>     INFO: ######################################################################
[13:55:19.774] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:55:19.775] <TB2>     INFO: ######################################################################
[13:55:19.778] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:55:20.122] <TB2>     INFO: Expecting 41600 events.
[13:55:24.268] <TB2>     INFO: 41600 events read in total (3421ms).
[13:55:24.268] <TB2>     INFO: Test took 4490ms.
[13:55:24.276] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:24.276] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:55:24.276] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:55:24.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 45, 55] has eff 0/10
[13:55:24.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 45, 55]
[13:55:24.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 43, 58] has eff 0/10
[13:55:24.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 43, 58]
[13:55:24.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[13:55:24.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:55:24.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:55:24.286] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:55:24.625] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:55:24.981] <TB2>     INFO: Expecting 41600 events.
[13:55:29.161] <TB2>     INFO: 41600 events read in total (3466ms).
[13:55:29.162] <TB2>     INFO: Test took 4537ms.
[13:55:29.170] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:29.170] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[13:55:29.170] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:55:29.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.237
[13:55:29.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 191
[13:55:29.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.534
[13:55:29.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 169
[13:55:29.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.031
[13:55:29.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,16] phvalue 177
[13:55:29.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.661
[13:55:29.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 160
[13:55:29.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.858
[13:55:29.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 162
[13:55:29.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.992
[13:55:29.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[13:55:29.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.965
[13:55:29.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 173
[13:55:29.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 152.499
[13:55:29.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 152
[13:55:29.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.132
[13:55:29.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[13:55:29.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.127
[13:55:29.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[13:55:29.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.466
[13:55:29.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,8] phvalue 195
[13:55:29.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.117
[13:55:29.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 169
[13:55:29.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.211
[13:55:29.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 191
[13:55:29.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.518
[13:55:29.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[13:55:29.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.986
[13:55:29.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[13:55:29.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.551
[13:55:29.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 172
[13:55:29.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:55:29.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:55:29.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:55:29.263] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:55:29.610] <TB2>     INFO: Expecting 41600 events.
[13:55:33.741] <TB2>     INFO: 41600 events read in total (3415ms).
[13:55:33.742] <TB2>     INFO: Test took 4479ms.
[13:55:33.750] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:33.750] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[13:55:33.750] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:55:33.754] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:55:33.754] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 41minph_roc = 7
[13:55:33.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4296
[13:55:33.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 86
[13:55:33.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.7992
[13:55:33.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 60
[13:55:33.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7828
[13:55:33.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 74
[13:55:33.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.7291
[13:55:33.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 59
[13:55:33.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.2307
[13:55:33.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 63
[13:55:33.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0226
[13:55:33.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 63
[13:55:33.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.1214
[13:55:33.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 59
[13:55:33.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 45.11
[13:55:33.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 46
[13:55:33.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4392
[13:55:33.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,67] phvalue 67
[13:55:33.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.1623
[13:55:33.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 68
[13:55:33.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.7721
[13:55:33.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 89
[13:55:33.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.7361
[13:55:33.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 58
[13:55:33.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.8474
[13:55:33.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 88
[13:55:33.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.9829
[13:55:33.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 56
[13:55:33.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8211
[13:55:33.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 75
[13:55:33.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3767
[13:55:33.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 69
[13:55:33.759] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 0 0
[13:55:34.168] <TB2>     INFO: Expecting 2560 events.
[13:55:35.144] <TB2>     INFO: 2560 events read in total (261ms).
[13:55:35.144] <TB2>     INFO: Test took 1385ms.
[13:55:35.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:35.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 1 1
[13:55:35.652] <TB2>     INFO: Expecting 2560 events.
[13:55:36.611] <TB2>     INFO: 2560 events read in total (244ms).
[13:55:36.611] <TB2>     INFO: Test took 1466ms.
[13:55:36.611] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:36.611] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 2 2
[13:55:37.119] <TB2>     INFO: Expecting 2560 events.
[13:55:38.076] <TB2>     INFO: 2560 events read in total (242ms).
[13:55:38.077] <TB2>     INFO: Test took 1466ms.
[13:55:38.077] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:38.077] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 3 3
[13:55:38.585] <TB2>     INFO: Expecting 2560 events.
[13:55:39.543] <TB2>     INFO: 2560 events read in total (243ms).
[13:55:39.543] <TB2>     INFO: Test took 1466ms.
[13:55:39.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:39.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[13:55:40.051] <TB2>     INFO: Expecting 2560 events.
[13:55:41.007] <TB2>     INFO: 2560 events read in total (242ms).
[13:55:41.007] <TB2>     INFO: Test took 1463ms.
[13:55:41.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:41.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[13:55:41.515] <TB2>     INFO: Expecting 2560 events.
[13:55:42.472] <TB2>     INFO: 2560 events read in total (242ms).
[13:55:42.472] <TB2>     INFO: Test took 1464ms.
[13:55:42.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:42.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[13:55:42.980] <TB2>     INFO: Expecting 2560 events.
[13:55:43.937] <TB2>     INFO: 2560 events read in total (242ms).
[13:55:43.937] <TB2>     INFO: Test took 1464ms.
[13:55:43.938] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:43.938] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 7 7
[13:55:44.445] <TB2>     INFO: Expecting 2560 events.
[13:55:45.402] <TB2>     INFO: 2560 events read in total (242ms).
[13:55:45.402] <TB2>     INFO: Test took 1464ms.
[13:55:45.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:45.403] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 67, 8 8
[13:55:45.913] <TB2>     INFO: Expecting 2560 events.
[13:55:46.870] <TB2>     INFO: 2560 events read in total (242ms).
[13:55:46.871] <TB2>     INFO: Test took 1468ms.
[13:55:46.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:46.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 9 9
[13:55:47.378] <TB2>     INFO: Expecting 2560 events.
[13:55:48.336] <TB2>     INFO: 2560 events read in total (243ms).
[13:55:48.338] <TB2>     INFO: Test took 1465ms.
[13:55:48.338] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:48.338] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 10 10
[13:55:48.844] <TB2>     INFO: Expecting 2560 events.
[13:55:49.801] <TB2>     INFO: 2560 events read in total (242ms).
[13:55:49.801] <TB2>     INFO: Test took 1463ms.
[13:55:49.801] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:49.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 11 11
[13:55:50.309] <TB2>     INFO: Expecting 2560 events.
[13:55:51.266] <TB2>     INFO: 2560 events read in total (242ms).
[13:55:51.268] <TB2>     INFO: Test took 1466ms.
[13:55:51.268] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:51.268] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 12 12
[13:55:51.774] <TB2>     INFO: Expecting 2560 events.
[13:55:52.731] <TB2>     INFO: 2560 events read in total (242ms).
[13:55:52.731] <TB2>     INFO: Test took 1463ms.
[13:55:52.731] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:52.731] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 13 13
[13:55:53.239] <TB2>     INFO: Expecting 2560 events.
[13:55:54.195] <TB2>     INFO: 2560 events read in total (241ms).
[13:55:54.196] <TB2>     INFO: Test took 1465ms.
[13:55:54.196] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:54.196] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 14 14
[13:55:54.704] <TB2>     INFO: Expecting 2560 events.
[13:55:55.661] <TB2>     INFO: 2560 events read in total (242ms).
[13:55:55.661] <TB2>     INFO: Test took 1465ms.
[13:55:55.662] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:55.662] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 15 15
[13:55:56.170] <TB2>     INFO: Expecting 2560 events.
[13:55:57.127] <TB2>     INFO: 2560 events read in total (242ms).
[13:55:57.127] <TB2>     INFO: Test took 1464ms.
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC9
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC13
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[13:55:57.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[13:55:57.132] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:55:57.637] <TB2>     INFO: Expecting 655360 events.
[13:56:09.288] <TB2>     INFO: 655360 events read in total (10937ms).
[13:56:09.301] <TB2>     INFO: Expecting 655360 events.
[13:56:20.980] <TB2>     INFO: 655360 events read in total (11118ms).
[13:56:20.995] <TB2>     INFO: Expecting 655360 events.
[13:56:32.701] <TB2>     INFO: 655360 events read in total (11147ms).
[13:56:32.720] <TB2>     INFO: Expecting 655360 events.
[13:56:44.336] <TB2>     INFO: 655360 events read in total (11054ms).
[13:56:44.360] <TB2>     INFO: Expecting 655360 events.
[13:56:56.015] <TB2>     INFO: 655360 events read in total (11096ms).
[13:56:56.043] <TB2>     INFO: Expecting 655360 events.
[13:57:07.731] <TB2>     INFO: 655360 events read in total (11135ms).
[13:57:07.762] <TB2>     INFO: Expecting 655360 events.
[13:57:19.559] <TB2>     INFO: 655360 events read in total (11249ms).
[13:57:19.594] <TB2>     INFO: Expecting 655360 events.
[13:57:31.222] <TB2>     INFO: 655360 events read in total (11082ms).
[13:57:31.262] <TB2>     INFO: Expecting 655360 events.
[13:57:42.901] <TB2>     INFO: 655360 events read in total (11099ms).
[13:57:42.949] <TB2>     INFO: Expecting 655360 events.
[13:57:54.608] <TB2>     INFO: 655360 events read in total (11125ms).
[13:57:54.659] <TB2>     INFO: Expecting 655360 events.
[13:58:06.364] <TB2>     INFO: 655360 events read in total (11175ms).
[13:58:06.417] <TB2>     INFO: Expecting 655360 events.
[13:58:18.064] <TB2>     INFO: 655360 events read in total (11117ms).
[13:58:18.121] <TB2>     INFO: Expecting 655360 events.
[13:58:29.868] <TB2>     INFO: 655360 events read in total (11220ms).
[13:58:29.931] <TB2>     INFO: Expecting 655360 events.
[13:58:41.625] <TB2>     INFO: 655360 events read in total (11167ms).
[13:58:41.692] <TB2>     INFO: Expecting 655360 events.
[13:58:53.393] <TB2>     INFO: 655360 events read in total (11174ms).
[13:58:53.465] <TB2>     INFO: Expecting 655360 events.
[13:59:05.116] <TB2>     INFO: 655360 events read in total (11125ms).
[13:59:05.191] <TB2>     INFO: Test took 188059ms.
[13:59:05.285] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:59:05.592] <TB2>     INFO: Expecting 655360 events.
[13:59:17.424] <TB2>     INFO: 655360 events read in total (11118ms).
[13:59:17.435] <TB2>     INFO: Expecting 655360 events.
[13:59:29.070] <TB2>     INFO: 655360 events read in total (11068ms).
[13:59:29.085] <TB2>     INFO: Expecting 655360 events.
[13:59:40.790] <TB2>     INFO: 655360 events read in total (11136ms).
[13:59:40.809] <TB2>     INFO: Expecting 655360 events.
[13:59:52.446] <TB2>     INFO: 655360 events read in total (11075ms).
[13:59:52.470] <TB2>     INFO: Expecting 655360 events.
[14:00:04.077] <TB2>     INFO: 655360 events read in total (11050ms).
[14:00:04.105] <TB2>     INFO: Expecting 655360 events.
[14:00:15.815] <TB2>     INFO: 655360 events read in total (11153ms).
[14:00:15.848] <TB2>     INFO: Expecting 655360 events.
[14:00:27.553] <TB2>     INFO: 655360 events read in total (11162ms).
[14:00:27.590] <TB2>     INFO: Expecting 655360 events.
[14:00:39.240] <TB2>     INFO: 655360 events read in total (11108ms).
[14:00:39.280] <TB2>     INFO: Expecting 655360 events.
[14:00:50.949] <TB2>     INFO: 655360 events read in total (11132ms).
[14:00:50.994] <TB2>     INFO: Expecting 655360 events.
[14:01:02.648] <TB2>     INFO: 655360 events read in total (11118ms).
[14:01:02.698] <TB2>     INFO: Expecting 655360 events.
[14:01:14.387] <TB2>     INFO: 655360 events read in total (11162ms).
[14:01:14.441] <TB2>     INFO: Expecting 655360 events.
[14:01:26.124] <TB2>     INFO: 655360 events read in total (11153ms).
[14:01:26.183] <TB2>     INFO: Expecting 655360 events.
[14:01:37.936] <TB2>     INFO: 655360 events read in total (11227ms).
[14:01:37.999] <TB2>     INFO: Expecting 655360 events.
[14:01:49.700] <TB2>     INFO: 655360 events read in total (11175ms).
[14:01:49.768] <TB2>     INFO: Expecting 655360 events.
[14:02:01.405] <TB2>     INFO: 655360 events read in total (11110ms).
[14:02:01.476] <TB2>     INFO: Expecting 655360 events.
[14:02:13.111] <TB2>     INFO: 655360 events read in total (11109ms).
[14:02:13.187] <TB2>     INFO: Test took 187902ms.
[14:02:13.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:02:13.380] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.381] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:02:13.381] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.381] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:02:13.381] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:02:13.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:02:13.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:02:13.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:02:13.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:02:13.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:02:13.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:02:13.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:02:13.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:02:13.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:02:13.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:02:13.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:02:13.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:13.387] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:02:13.387] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.393] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.400] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.408] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.414] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.421] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.428] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.435] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.442] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.448] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.455] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:02:13.462] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:02:13.469] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:02:13.476] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.482] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.489] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.496] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.503] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.510] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:02:13.516] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:02:13.523] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:02:13.530] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:02:13.537] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:13.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:02:13.573] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C0.dat
[14:02:13.573] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C1.dat
[14:02:13.573] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C2.dat
[14:02:13.573] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C3.dat
[14:02:13.573] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C4.dat
[14:02:13.573] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C5.dat
[14:02:13.574] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C6.dat
[14:02:13.574] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C7.dat
[14:02:13.574] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C8.dat
[14:02:13.574] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C9.dat
[14:02:13.574] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C10.dat
[14:02:13.593] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C11.dat
[14:02:13.593] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C12.dat
[14:02:13.593] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C13.dat
[14:02:13.593] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C14.dat
[14:02:13.593] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C15.dat
[14:02:13.947] <TB2>     INFO: Expecting 41600 events.
[14:02:17.782] <TB2>     INFO: 41600 events read in total (3120ms).
[14:02:17.783] <TB2>     INFO: Test took 4187ms.
[14:02:18.436] <TB2>     INFO: Expecting 41600 events.
[14:02:22.273] <TB2>     INFO: 41600 events read in total (3122ms).
[14:02:22.273] <TB2>     INFO: Test took 4181ms.
[14:02:22.926] <TB2>     INFO: Expecting 41600 events.
[14:02:26.769] <TB2>     INFO: 41600 events read in total (3128ms).
[14:02:26.770] <TB2>     INFO: Test took 4191ms.
[14:02:27.076] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:27.208] <TB2>     INFO: Expecting 2560 events.
[14:02:28.167] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:28.167] <TB2>     INFO: Test took 1091ms.
[14:02:28.170] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:28.676] <TB2>     INFO: Expecting 2560 events.
[14:02:29.634] <TB2>     INFO: 2560 events read in total (243ms).
[14:02:29.635] <TB2>     INFO: Test took 1465ms.
[14:02:29.638] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:30.143] <TB2>     INFO: Expecting 2560 events.
[14:02:31.100] <TB2>     INFO: 2560 events read in total (242ms).
[14:02:31.101] <TB2>     INFO: Test took 1463ms.
[14:02:31.103] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:31.609] <TB2>     INFO: Expecting 2560 events.
[14:02:32.567] <TB2>     INFO: 2560 events read in total (243ms).
[14:02:32.568] <TB2>     INFO: Test took 1465ms.
[14:02:32.570] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:33.076] <TB2>     INFO: Expecting 2560 events.
[14:02:34.034] <TB2>     INFO: 2560 events read in total (243ms).
[14:02:34.034] <TB2>     INFO: Test took 1464ms.
[14:02:34.037] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:34.543] <TB2>     INFO: Expecting 2560 events.
[14:02:35.501] <TB2>     INFO: 2560 events read in total (243ms).
[14:02:35.502] <TB2>     INFO: Test took 1465ms.
[14:02:35.504] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:36.010] <TB2>     INFO: Expecting 2560 events.
[14:02:36.970] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:36.971] <TB2>     INFO: Test took 1467ms.
[14:02:36.973] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:37.479] <TB2>     INFO: Expecting 2560 events.
[14:02:38.438] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:38.438] <TB2>     INFO: Test took 1465ms.
[14:02:38.440] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:38.947] <TB2>     INFO: Expecting 2560 events.
[14:02:39.906] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:39.906] <TB2>     INFO: Test took 1466ms.
[14:02:39.908] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:40.415] <TB2>     INFO: Expecting 2560 events.
[14:02:41.376] <TB2>     INFO: 2560 events read in total (246ms).
[14:02:41.377] <TB2>     INFO: Test took 1469ms.
[14:02:41.379] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:41.885] <TB2>     INFO: Expecting 2560 events.
[14:02:42.843] <TB2>     INFO: 2560 events read in total (243ms).
[14:02:42.844] <TB2>     INFO: Test took 1465ms.
[14:02:42.846] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:43.352] <TB2>     INFO: Expecting 2560 events.
[14:02:44.309] <TB2>     INFO: 2560 events read in total (242ms).
[14:02:44.310] <TB2>     INFO: Test took 1464ms.
[14:02:44.312] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:44.818] <TB2>     INFO: Expecting 2560 events.
[14:02:45.778] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:45.778] <TB2>     INFO: Test took 1467ms.
[14:02:45.780] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:46.287] <TB2>     INFO: Expecting 2560 events.
[14:02:47.246] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:47.246] <TB2>     INFO: Test took 1466ms.
[14:02:47.249] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:47.754] <TB2>     INFO: Expecting 2560 events.
[14:02:48.714] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:48.715] <TB2>     INFO: Test took 1466ms.
[14:02:48.717] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:49.223] <TB2>     INFO: Expecting 2560 events.
[14:02:50.182] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:50.182] <TB2>     INFO: Test took 1465ms.
[14:02:50.185] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:50.691] <TB2>     INFO: Expecting 2560 events.
[14:02:51.650] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:51.651] <TB2>     INFO: Test took 1467ms.
[14:02:51.653] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:52.159] <TB2>     INFO: Expecting 2560 events.
[14:02:53.119] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:53.120] <TB2>     INFO: Test took 1467ms.
[14:02:53.122] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:53.628] <TB2>     INFO: Expecting 2560 events.
[14:02:54.587] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:54.587] <TB2>     INFO: Test took 1465ms.
[14:02:54.589] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:55.096] <TB2>     INFO: Expecting 2560 events.
[14:02:56.053] <TB2>     INFO: 2560 events read in total (242ms).
[14:02:56.055] <TB2>     INFO: Test took 1466ms.
[14:02:56.056] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:56.562] <TB2>     INFO: Expecting 2560 events.
[14:02:57.522] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:57.522] <TB2>     INFO: Test took 1466ms.
[14:02:57.524] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:58.030] <TB2>     INFO: Expecting 2560 events.
[14:02:58.989] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:58.990] <TB2>     INFO: Test took 1466ms.
[14:02:58.992] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:59.498] <TB2>     INFO: Expecting 2560 events.
[14:03:00.458] <TB2>     INFO: 2560 events read in total (245ms).
[14:03:00.459] <TB2>     INFO: Test took 1467ms.
[14:03:00.461] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:00.968] <TB2>     INFO: Expecting 2560 events.
[14:03:01.926] <TB2>     INFO: 2560 events read in total (244ms).
[14:03:01.927] <TB2>     INFO: Test took 1466ms.
[14:03:01.930] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:02.435] <TB2>     INFO: Expecting 2560 events.
[14:03:03.395] <TB2>     INFO: 2560 events read in total (245ms).
[14:03:03.396] <TB2>     INFO: Test took 1467ms.
[14:03:03.398] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:03.904] <TB2>     INFO: Expecting 2560 events.
[14:03:04.863] <TB2>     INFO: 2560 events read in total (243ms).
[14:03:04.864] <TB2>     INFO: Test took 1466ms.
[14:03:04.866] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:05.372] <TB2>     INFO: Expecting 2560 events.
[14:03:06.330] <TB2>     INFO: 2560 events read in total (244ms).
[14:03:06.330] <TB2>     INFO: Test took 1464ms.
[14:03:06.333] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:06.839] <TB2>     INFO: Expecting 2560 events.
[14:03:07.798] <TB2>     INFO: 2560 events read in total (244ms).
[14:03:07.798] <TB2>     INFO: Test took 1465ms.
[14:03:07.801] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:08.307] <TB2>     INFO: Expecting 2560 events.
[14:03:09.269] <TB2>     INFO: 2560 events read in total (247ms).
[14:03:09.269] <TB2>     INFO: Test took 1469ms.
[14:03:09.272] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:09.780] <TB2>     INFO: Expecting 2560 events.
[14:03:10.739] <TB2>     INFO: 2560 events read in total (244ms).
[14:03:10.739] <TB2>     INFO: Test took 1467ms.
[14:03:10.741] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:11.248] <TB2>     INFO: Expecting 2560 events.
[14:03:12.207] <TB2>     INFO: 2560 events read in total (244ms).
[14:03:12.208] <TB2>     INFO: Test took 1467ms.
[14:03:12.210] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:12.718] <TB2>     INFO: Expecting 2560 events.
[14:03:13.677] <TB2>     INFO: 2560 events read in total (244ms).
[14:03:13.677] <TB2>     INFO: Test took 1467ms.
[14:03:14.702] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:03:14.702] <TB2>     INFO: PH scale (per ROC):    83  79  83  73  66  79  77  68  77  85  83  80  90  75  80  73
[14:03:14.702] <TB2>     INFO: PH offset (per ROC):  162 185 171 191 190 181 187 206 181 176 158 186 157 191 174 180
[14:03:14.875] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:03:14.878] <TB2>     INFO: ######################################################################
[14:03:14.878] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:03:14.878] <TB2>     INFO: ######################################################################
[14:03:14.878] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:03:14.890] <TB2>     INFO: scanning low vcal = 10
[14:03:15.238] <TB2>     INFO: Expecting 41600 events.
[14:03:18.954] <TB2>     INFO: 41600 events read in total (3001ms).
[14:03:18.954] <TB2>     INFO: Test took 4064ms.
[14:03:18.956] <TB2>     INFO: scanning low vcal = 20
[14:03:19.462] <TB2>     INFO: Expecting 41600 events.
[14:03:23.184] <TB2>     INFO: 41600 events read in total (3007ms).
[14:03:23.184] <TB2>     INFO: Test took 4228ms.
[14:03:23.186] <TB2>     INFO: scanning low vcal = 30
[14:03:23.693] <TB2>     INFO: Expecting 41600 events.
[14:03:27.430] <TB2>     INFO: 41600 events read in total (3022ms).
[14:03:27.431] <TB2>     INFO: Test took 4245ms.
[14:03:27.433] <TB2>     INFO: scanning low vcal = 40
[14:03:27.936] <TB2>     INFO: Expecting 41600 events.
[14:03:32.186] <TB2>     INFO: 41600 events read in total (3535ms).
[14:03:32.187] <TB2>     INFO: Test took 4754ms.
[14:03:32.190] <TB2>     INFO: scanning low vcal = 50
[14:03:32.604] <TB2>     INFO: Expecting 41600 events.
[14:03:36.868] <TB2>     INFO: 41600 events read in total (3549ms).
[14:03:36.868] <TB2>     INFO: Test took 4678ms.
[14:03:36.871] <TB2>     INFO: scanning low vcal = 60
[14:03:37.292] <TB2>     INFO: Expecting 41600 events.
[14:03:41.557] <TB2>     INFO: 41600 events read in total (3550ms).
[14:03:41.558] <TB2>     INFO: Test took 4687ms.
[14:03:41.561] <TB2>     INFO: scanning low vcal = 70
[14:03:41.983] <TB2>     INFO: Expecting 41600 events.
[14:03:46.250] <TB2>     INFO: 41600 events read in total (3552ms).
[14:03:46.251] <TB2>     INFO: Test took 4690ms.
[14:03:46.253] <TB2>     INFO: scanning low vcal = 80
[14:03:46.676] <TB2>     INFO: Expecting 41600 events.
[14:03:50.969] <TB2>     INFO: 41600 events read in total (3578ms).
[14:03:50.970] <TB2>     INFO: Test took 4716ms.
[14:03:50.973] <TB2>     INFO: scanning low vcal = 90
[14:03:51.394] <TB2>     INFO: Expecting 41600 events.
[14:03:55.648] <TB2>     INFO: 41600 events read in total (3539ms).
[14:03:55.649] <TB2>     INFO: Test took 4676ms.
[14:03:55.652] <TB2>     INFO: scanning low vcal = 100
[14:03:56.076] <TB2>     INFO: Expecting 41600 events.
[14:04:00.476] <TB2>     INFO: 41600 events read in total (3686ms).
[14:04:00.477] <TB2>     INFO: Test took 4824ms.
[14:04:00.480] <TB2>     INFO: scanning low vcal = 110
[14:04:00.901] <TB2>     INFO: Expecting 41600 events.
[14:04:05.158] <TB2>     INFO: 41600 events read in total (3543ms).
[14:04:05.159] <TB2>     INFO: Test took 4679ms.
[14:04:05.162] <TB2>     INFO: scanning low vcal = 120
[14:04:05.582] <TB2>     INFO: Expecting 41600 events.
[14:04:09.832] <TB2>     INFO: 41600 events read in total (3535ms).
[14:04:09.832] <TB2>     INFO: Test took 4670ms.
[14:04:09.835] <TB2>     INFO: scanning low vcal = 130
[14:04:10.262] <TB2>     INFO: Expecting 41600 events.
[14:04:14.530] <TB2>     INFO: 41600 events read in total (3554ms).
[14:04:14.531] <TB2>     INFO: Test took 4696ms.
[14:04:14.534] <TB2>     INFO: scanning low vcal = 140
[14:04:14.956] <TB2>     INFO: Expecting 41600 events.
[14:04:19.215] <TB2>     INFO: 41600 events read in total (3544ms).
[14:04:19.216] <TB2>     INFO: Test took 4682ms.
[14:04:19.219] <TB2>     INFO: scanning low vcal = 150
[14:04:19.642] <TB2>     INFO: Expecting 41600 events.
[14:04:23.901] <TB2>     INFO: 41600 events read in total (3544ms).
[14:04:23.901] <TB2>     INFO: Test took 4683ms.
[14:04:23.904] <TB2>     INFO: scanning low vcal = 160
[14:04:24.328] <TB2>     INFO: Expecting 41600 events.
[14:04:28.591] <TB2>     INFO: 41600 events read in total (3548ms).
[14:04:28.593] <TB2>     INFO: Test took 4689ms.
[14:04:28.596] <TB2>     INFO: scanning low vcal = 170
[14:04:29.014] <TB2>     INFO: Expecting 41600 events.
[14:04:33.263] <TB2>     INFO: 41600 events read in total (3534ms).
[14:04:33.264] <TB2>     INFO: Test took 4668ms.
[14:04:33.269] <TB2>     INFO: scanning low vcal = 180
[14:04:33.690] <TB2>     INFO: Expecting 41600 events.
[14:04:37.949] <TB2>     INFO: 41600 events read in total (3545ms).
[14:04:37.949] <TB2>     INFO: Test took 4680ms.
[14:04:37.952] <TB2>     INFO: scanning low vcal = 190
[14:04:38.372] <TB2>     INFO: Expecting 41600 events.
[14:04:42.641] <TB2>     INFO: 41600 events read in total (3553ms).
[14:04:42.642] <TB2>     INFO: Test took 4690ms.
[14:04:42.645] <TB2>     INFO: scanning low vcal = 200
[14:04:43.070] <TB2>     INFO: Expecting 41600 events.
[14:04:47.323] <TB2>     INFO: 41600 events read in total (3537ms).
[14:04:47.324] <TB2>     INFO: Test took 4679ms.
[14:04:47.327] <TB2>     INFO: scanning low vcal = 210
[14:04:47.747] <TB2>     INFO: Expecting 41600 events.
[14:04:52.022] <TB2>     INFO: 41600 events read in total (3561ms).
[14:04:52.023] <TB2>     INFO: Test took 4696ms.
[14:04:52.026] <TB2>     INFO: scanning low vcal = 220
[14:04:52.445] <TB2>     INFO: Expecting 41600 events.
[14:04:56.712] <TB2>     INFO: 41600 events read in total (3552ms).
[14:04:56.713] <TB2>     INFO: Test took 4687ms.
[14:04:56.716] <TB2>     INFO: scanning low vcal = 230
[14:04:57.138] <TB2>     INFO: Expecting 41600 events.
[14:05:01.410] <TB2>     INFO: 41600 events read in total (3557ms).
[14:05:01.411] <TB2>     INFO: Test took 4695ms.
[14:05:01.414] <TB2>     INFO: scanning low vcal = 240
[14:05:01.837] <TB2>     INFO: Expecting 41600 events.
[14:05:06.088] <TB2>     INFO: 41600 events read in total (3536ms).
[14:05:06.089] <TB2>     INFO: Test took 4675ms.
[14:05:06.092] <TB2>     INFO: scanning low vcal = 250
[14:05:06.516] <TB2>     INFO: Expecting 41600 events.
[14:05:10.771] <TB2>     INFO: 41600 events read in total (3540ms).
[14:05:10.771] <TB2>     INFO: Test took 4679ms.
[14:05:10.775] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:05:11.197] <TB2>     INFO: Expecting 41600 events.
[14:05:15.457] <TB2>     INFO: 41600 events read in total (3545ms).
[14:05:15.458] <TB2>     INFO: Test took 4683ms.
[14:05:15.460] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:05:15.886] <TB2>     INFO: Expecting 41600 events.
[14:05:20.147] <TB2>     INFO: 41600 events read in total (3546ms).
[14:05:20.148] <TB2>     INFO: Test took 4688ms.
[14:05:20.151] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:05:20.571] <TB2>     INFO: Expecting 41600 events.
[14:05:24.836] <TB2>     INFO: 41600 events read in total (3550ms).
[14:05:24.837] <TB2>     INFO: Test took 4686ms.
[14:05:24.841] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:05:25.261] <TB2>     INFO: Expecting 41600 events.
[14:05:29.523] <TB2>     INFO: 41600 events read in total (3547ms).
[14:05:29.523] <TB2>     INFO: Test took 4682ms.
[14:05:29.526] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:05:29.948] <TB2>     INFO: Expecting 41600 events.
[14:05:34.216] <TB2>     INFO: 41600 events read in total (3554ms).
[14:05:34.217] <TB2>     INFO: Test took 4691ms.
[14:05:34.757] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:05:34.760] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:05:34.760] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:05:34.761] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:05:34.761] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:05:34.761] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:05:34.761] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:05:34.762] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:05:34.762] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:05:34.762] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:05:34.762] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:05:34.762] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:05:34.763] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:05:34.763] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:05:34.763] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:05:34.763] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:05:34.763] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:06:13.536] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:06:13.536] <TB2>     INFO: non-linearity mean:  0.957 0.962 0.962 0.952 0.957 0.952 0.959 0.958 0.956 0.962 0.961 0.962 0.961 0.959 0.963 0.958
[14:06:13.536] <TB2>     INFO: non-linearity RMS:   0.006 0.006 0.005 0.007 0.007 0.006 0.006 0.007 0.006 0.005 0.005 0.006 0.006 0.005 0.004 0.007
[14:06:13.536] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:06:13.559] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:06:13.582] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:06:13.604] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:06:13.626] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:06:13.648] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:06:13.670] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:06:13.692] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:06:13.715] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:06:13.737] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:06:13.759] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:06:13.781] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:06:13.803] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:06:13.826] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:06:13.848] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:06:13.870] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NY_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:06:13.892] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:06:13.892] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:06:13.899] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:06:13.899] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:06:13.902] <TB2>     INFO: ######################################################################
[14:06:13.903] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:06:13.903] <TB2>     INFO: ######################################################################
[14:06:13.906] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:06:13.916] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:06:13.916] <TB2>     INFO:     run 1 of 1
[14:06:13.916] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:14.266] <TB2>     INFO: Expecting 3120000 events.
[14:07:04.169] <TB2>     INFO: 1297175 events read in total (49189ms).
[14:07:54.641] <TB2>     INFO: 2589895 events read in total (99661ms).
[14:08:14.881] <TB2>     INFO: 3120000 events read in total (119902ms).
[14:08:14.932] <TB2>     INFO: Test took 121017ms.
[14:08:15.008] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:15.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:16.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:17.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:19.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:20.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:22.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:23.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:25.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:26.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:28.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:29.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:31.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:32.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:33.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:35.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:36.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:38.355] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392892416
[14:08:38.394] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:08:38.394] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6512, RMS = 1.23726
[14:08:38.394] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:08:38.399] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:08:38.400] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7198, RMS = 1.40182
[14:08:38.400] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:08:38.401] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:08:38.401] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5203, RMS = 1.34021
[14:08:38.401] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:08:38.401] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:08:38.401] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4659, RMS = 2.16482
[14:08:38.401] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:08:38.402] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:08:38.402] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3576, RMS = 1.30273
[14:08:38.402] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:08:38.402] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:08:38.402] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8542, RMS = 1.64181
[14:08:38.402] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:08:38.403] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:08:38.403] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.811, RMS = 1.30441
[14:08:38.403] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:08:38.403] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:08:38.403] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4012, RMS = 1.61065
[14:08:38.403] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:08:38.404] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:08:38.404] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.849, RMS = 2.00856
[14:08:38.404] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:08:38.404] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:08:38.404] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4094, RMS = 1.58017
[14:08:38.404] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:08:38.405] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:08:38.405] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1544, RMS = 1.11085
[14:08:38.405] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:08:38.405] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:08:38.405] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1364, RMS = 0.895994
[14:08:38.405] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:08:38.406] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:08:38.406] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.9414, RMS = 1.45244
[14:08:38.406] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:08:38.406] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:08:38.406] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.5659, RMS = 1.93707
[14:08:38.406] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:08:38.408] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:08:38.408] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.6908, RMS = 1.68558
[14:08:38.408] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:08:38.408] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:08:38.408] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.6399, RMS = 1.93166
[14:08:38.408] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:08:38.409] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:08:38.409] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9068, RMS = 1.73957
[14:08:38.409] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:08:38.409] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:08:38.409] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.6261, RMS = 1.86952
[14:08:38.409] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:08:38.410] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:08:38.410] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4871, RMS = 1.15462
[14:08:38.410] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:08:38.410] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:08:38.410] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2911, RMS = 1.10768
[14:08:38.410] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:08:38.411] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:08:38.411] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3505, RMS = 1.05242
[14:08:38.411] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:08:38.411] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:08:38.411] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7496, RMS = 1.07284
[14:08:38.411] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:08:38.412] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:08:38.412] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4479, RMS = 2.05076
[14:08:38.412] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:08:38.412] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:08:38.412] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.8059, RMS = 2.09616
[14:08:38.412] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:08:38.413] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:08:38.413] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1753, RMS = 1.17723
[14:08:38.413] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:08:38.413] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:08:38.413] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0055, RMS = 1.14531
[14:08:38.413] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:08:38.414] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:08:38.414] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8642, RMS = 2.75283
[14:08:38.414] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:08:38.414] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:08:38.414] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2159, RMS = 2.59676
[14:08:38.414] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:08:38.415] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:08:38.415] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1476, RMS = 0.909992
[14:08:38.415] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:08:38.415] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:08:38.416] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2069, RMS = 1.01702
[14:08:38.416] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:08:38.417] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:08:38.417] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.3983, RMS = 1.50455
[14:08:38.417] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:08:38.417] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:08:38.417] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.9813, RMS = 1.48496
[14:08:38.417] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:08:38.421] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[14:08:38.421] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0  300    3    0
[14:08:38.421] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:08:38.545] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:08:38.545] <TB2>     INFO: enter test to run
[14:08:38.545] <TB2>     INFO:   test:  no parameter change
[14:08:38.545] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[14:08:38.546] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[14:08:38.546] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[14:08:38.546] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:08:39.079] <TB2>    QUIET: Connection to board 141 closed.
[14:08:39.080] <TB2>     INFO: pXar: this is the end, my friend
[14:08:39.080] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
