<<<<<<< HEAD
# End time: 14:16:04 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register64.all_4b3d7424596cd97dd7902eed2c07b57d4cde18f3/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_register64(tb) -L vunit_lib -L lib -g/tb_register64/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register64.all_4b3d7424596cd97dd7902eed2c07b57d4cde18f3/,tb path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 14:16:04 on Apr 13,2022
# ** Warning: Design size of 21396 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_register64/mapping/output(63 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Error: Falha em teste: 0
#    Time: 200 ps  Iteration: 0  Process: /tb_register64/main File: /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Register64.vhd
# Break in Process main at /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Register64.vhd line 45
# Stopped at /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Register64.vhd line 45
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Register64.vhd 45 return [address 0xf6d68649] Process main
# 
# 
# Surrounding code from 'see' command
#   40 :     test_runner_setup(runner, runner_cfg);
#   41 : 
#   42 :     -- Teste: 0
#   43 : 		inInput <= x"0F0F0F0F0F0F0F0F"; inLoad <= '1';
#   44 :     wait until inClock'event and inClock='0';
# ->45 : 		assert(outOutput = x"0F0F0F0F0F0F0F0F")  report "Falha em teste: 0" severity error;
#   46 : 
#   47 : 		-- Teste: 1
#   48 : 		inInput <= x"5555555555555555"; inLoad <= '0';
#   49 :     wait until inClock'event and inClock='0';
# 
=======
# End time: 15:09:12 on Apr 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register64.all_4b3d7424596cd97dd7902eed2c07b57d4cde18f3/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_register64(tb) -L vunit_lib -L lib -g/tb_register64/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register64.all_4b3d7424596cd97dd7902eed2c07b57d4cde18f3/,tb path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 15:09:12 on Apr 13,2022
# ** Warning: Design size of 25416 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
>>>>>>> main
