module tb_ring_cnt8b(

    );
    
    reg clk, rst;
    wire [7:0] cnt;
    
    ring_cnt8b_for U0 (clk, rst, cnt);
    
    initial begin
    clk=1'b0; rst=1'b0;
    #5 rst=1'b1; #10 rst=1'b0;
    #200 rst=1'b1; #10 rst=1'b0;
    #30 $finish;
    end
    
    always 
    #10 clk=~clk;
endmodule
