<html><body><samp><pre>
<!@TC:1613629166>
#Build: Synplify Pro (R) O-2018.09M-SP1-1, Build 205R, Apr 25 2019
#install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-95FBL6H

# Wed Feb 17 22:19:26 2021

#Implementation: synthesis


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02</a>

@N: : <!@TM:1613629166> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02</a>

@N: : <!@TM:1613629166> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1613629166> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\FCCC_C0\FCCC_C0.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\OSC_C0\OSC_C0.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\CoreSCCB.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\clock_divider.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v" (library work)
@I::"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\sccb_design\sccb_design.v" (library work)
Verilog syntax check successful!
File C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\CoreSCCB.v changed - recompiling
File C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\sccb_design\sccb_design.v changed - recompiling
Selecting top level module sccb_design
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:126:7:126:11:@N:CG364:@XP_MSG">igloo2.v(126)</a><!@TM:1613629166> | Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\clock_divider.v:3:7:3:20:@N:CG364:@XP_MSG">clock_divider.v(3)</a><!@TM:1613629166> | Synthesizing module clock_divider in library work.

	CLK_FREQ=32'b00000000100110001001011010000000
	SCCB_CLK_FREQ=32'b00000000000000011000011010100000
	SCCB_CLK_PERIOD=32'b00000000000000000000000000110001
	SCCB_MID_AMT=32'b00000000000000000000000000011000
   Generated name = clock_divider_10000000s_100000s_49s_24s
Running optimization stage 1 on clock_divider_10000000s_100000s_49s_24s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\CoreSCCB.v:3:7:3:15:@N:CG364:@XP_MSG">CoreSCCB.v(3)</a><!@TM:1613629166> | Synthesizing module CoreSCCB in library work.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\CoreSCCB.v:194:18:194:26:@N:CG179:@XP_MSG">CoreSCCB.v(194)</a><!@TM:1613629166> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\CoreSCCB.v:201:16:201:24:@N:CG179:@XP_MSG">CoreSCCB.v(201)</a><!@TM:1613629166> | Removing redundant assignment.
Running optimization stage 1 on CoreSCCB .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\CoreSCCB.v:66:4:66:10:@W:CL169:@XP_MSG">CoreSCCB.v(66)</a><!@TM:1613629166> | Pruning unused register ack_id. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\CoreSCCB.v:66:4:66:10:@W:CL169:@XP_MSG">CoreSCCB.v(66)</a><!@TM:1613629166> | Pruning unused register ack_sub. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\CoreSCCB.v:66:4:66:10:@W:CL169:@XP_MSG">CoreSCCB.v(66)</a><!@TM:1613629166> | Pruning unused register ack_wr. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:3:7:3:18:@N:CG364:@XP_MSG">config_sccb.v(3)</a><!@TM:1613629166> | Synthesizing module config_sccb in library work.
Running optimization stage 1 on config_sccb .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@A:CL282:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Feedback mux created for signal rw. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit data_in[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit data_in[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit data_in[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit data_in[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit data_in[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit data_in[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit data_in[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit id_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit id_addr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit id_addr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit id_addr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit id_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit sub_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit sub_addr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit sub_addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL190:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Optimizing register bit sub_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL260:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Pruning register bit 7 of id_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL279:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Pruning register bits 5 to 2 of id_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL279:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Pruning register bits 7 to 5 of sub_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL260:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Pruning register bit 2 of sub_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:CL279:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Pruning register bits 6 to 0 of data_in[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:376:7:376:10:@N:CG364:@XP_MSG">igloo2.v(376)</a><!@TM:1613629166> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:372:7:372:10:@N:CG364:@XP_MSG">igloo2.v(372)</a><!@TM:1613629166> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:362:7:362:13:@N:CG364:@XP_MSG">igloo2.v(362)</a><!@TM:1613629166> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:729:7:729:10:@N:CG364:@XP_MSG">igloo2.v(729)</a><!@TM:1613629166> | Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v:5:7:5:29:@N:CG364:@XP_MSG">FCCC_C0_FCCC_C0_0_FCCC.v(5)</a><!@TM:1613629166> | Synthesizing module FCCC_C0_FCCC_C0_0_FCCC in library work.
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\FCCC_C0\FCCC_C0.v:9:7:9:14:@N:CG364:@XP_MSG">FCCC_C0.v(9)</a><!@TM:1613629166> | Synthesizing module FCCC_C0 in library work.
Running optimization stage 1 on FCCC_C0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1613629166> | Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:5:7:5:26:@N:CG364:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(5)</a><!@TM:1613629166> | Synthesizing module OSC_C0_OSC_C0_0_OSC in library work.
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:16:7:16:25:@W:CL318:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(16)</a><!@TM:1613629166> | *Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:17:7:17:21:@W:CL318:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(17)</a><!@TM:1613629166> | *Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:18:7:18:21:@W:CL318:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(18)</a><!@TM:1613629166> | *Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:19:7:19:17:@W:CL318:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(19)</a><!@TM:1613629166> | *Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:20:7:20:17:@W:CL318:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(20)</a><!@TM:1613629166> | *Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\OSC_C0\OSC_C0.v:9:7:9:13:@N:CG364:@XP_MSG">OSC_C0.v(9)</a><!@TM:1613629166> | Synthesizing module OSC_C0 in library work.
Running optimization stage 1 on OSC_C0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v:720:7:720:15:@N:CG364:@XP_MSG">igloo2.v(720)</a><!@TM:1613629166> | Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\sccb_design\sccb_design.v:9:7:9:18:@N:CG364:@XP_MSG">sccb_design.v(9)</a><!@TM:1613629166> | Synthesizing module sccb_design in library work.
Running optimization stage 1 on sccb_design .......
Running optimization stage 2 on sccb_design .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on OSC_C0 .......
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:14:7:14:10:@N:CL159:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(14)</a><!@TM:1613629166> | Input XTL is unused.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on FCCC_C0 .......
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on config_sccb .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@N:CL201:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629166> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
Running optimization stage 2 on CoreSCCB .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\CoreSCCB.v:12:19:12:26:@W:CL247:@XP_MSG">CoreSCCB.v(12)</a><!@TM:1613629166> | Input port bit 0 of id_addr[7:0] is unused</font>

Running optimization stage 2 on clock_divider_10000000s_100000s_49s_24s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\clock_divider.v:20:0:20:6:@W:CL190:@XP_MSG">clock_divider.v(20)</a><!@TM:1613629166> | Optimizing register bit count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\hdl\clock_divider.v:20:0:20:6:@W:CL260:@XP_MSG">clock_divider.v(20)</a><!@TM:1613629166> | Pruning register bit 6 of count[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on AND2 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 17 22:19:26 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02</a>

@N: : <!@TM:1613629166> | Running in 64-bit mode 
File C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 17 22:19:26 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 17 22:19:26 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1613629166>
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02</a>

@N: : <!@TM:1613629168> | Running in 64-bit mode 
File C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\synthesis\synwork\sccb_design_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 17 22:19:27 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1613629166>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1613629166>
# Wed Feb 17 22:19:28 2021


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\designer\sccb_design\synthesis.fdc
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1613629168> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\synthesis\sccb_design_scck.rpt:@XP_FILE">sccb_design_scck.rpt</a>
Printing clock  summary report in "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\synthesis\sccb_design_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1613629168> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1613629168> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1613629168> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1613629168> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1613629168> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1613629168> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(17)</a><!@TM:1613629168> | Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(18)</a><!@TM:1613629168> | Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:16:7:16:25:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(16)</a><!@TM:1613629168> | Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(19)</a><!@TM:1613629168> | Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(20)</a><!@TM:1613629168> | Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
syn_allowed_resources : blockrams=31  set on top level netlist sccb_design

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                                             Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                            100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                  
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     42   
==================================================================================================================================



Clock Load Summary
***********************

                                                  Clock     Source                                    Clock Pin                      Non-clock Pin     Non-clock Pin                       
Clock                                             Load      Pin                                       Seq Example                    Seq Example       Comb Example                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            0         -                                         -                              -                 -                                   
                                                                                                                                                                                           
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     42        FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)     config_sccb_0.state[5:0].C     -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)
===========================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\hdl\clock_divider.v:20:0:20:6:@W:MT530:@XP_MSG">clock_divider.v(20)</a><!@TM:1613629168> | Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 42 sequential elements including config_sccb_0.sccb_clk_0.count[5:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1613629168> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1613629168> | Writing default property annotation file C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\synthesis\sccb_design.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[5:0] (in view: work.config_sccb(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 17 22:19:28 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1613629166>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1613629166>
# Wed Feb 17 22:19:28 2021


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1613629169> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1613629169> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1613629169> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1613629169> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1613629169> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(20)</a><!@TM:1613629169> | Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(19)</a><!@TM:1613629169> | Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(18)</a><!@TM:1613629169> | Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(17)</a><!@TM:1613629169> | Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:16:7:16:25:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(16)</a><!@TM:1613629169> | Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\hdl\coresccb.v:66:4:66:10:@N:BN362:@XP_MSG">coresccb.v(66)</a><!@TM:1613629169> | Removing sequential instance data_out[7:0] (in view: work.CoreSCCB(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\hdl\clock_divider.v:20:0:20:6:@W:FX1172:@XP_MSG">clock_divider.v(20)</a><!@TM:1613629169> | User-specified initial value defined for instance config_sccb_0.sccb_clk_0.count[5:0] is being ignored due to limitations in architecture. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[5:0] (in view: work.config_sccb(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@N:BN362:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629169> | Removing sequential instance id_addr[0] (in view: work.config_sccb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:BN132:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629169> | Removing instance config_sccb_0.sub_addr[1] because it is equivalent to instance config_sccb_0.id_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\hdl\config_sccb.v:62:0:62:6:@W:BN132:@XP_MSG">config_sccb.v(62)</a><!@TM:1613629169> | Removing instance config_sccb_0.id_addr[6] because it is equivalent to instance config_sccb_0.id_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\hdl\clock_divider.v:20:0:20:6:@N:MO231:@XP_MSG">clock_divider.v(20)</a><!@TM:1613629169> | Found counter in view:work.clock_divider_10000000s_100000s_49s_24s(verilog) instance count[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\hdl\coresccb.v:66:4:66:10:@N:MO231:@XP_MSG">coresccb.v(66)</a><!@TM:1613629169> | Found counter in view:work.CoreSCCB(verilog) instance step[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     4.20ns		 129 /        31
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1613629169> | Promoting Net AND2_0_Y_arst on CLKINT  I_23  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 instances converted, 31 sequential instances remain driven by gated/generated clocks

==================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance              Explanation                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:FCCC_C0_0.FCCC_C0_0.CCC_INST@|E:config_sccb_0.data_in[7]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    31         config_sccb_0.data_in[7]     Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 143MB)

Writing Analyst data base C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\synthesis\synwork\sccb_design_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1613629169> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1613629169> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_apb_wrap\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v:20:36:20:44:@W:MT246:@XP_MSG">fccc_c0_fccc_c0_0_fccc.v(20)</a><!@TM:1613629169> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1613629169> | Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Wed Feb 17 22:19:29 2021
#


Top view:               sccb_design
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\designer\sccb_design\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1613629169> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1613629169> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 4.827

                                                  Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                    Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     193.3 MHz     10.000        5.173         4.827     inferred     Inferred_clkgroup_0
System                                            100.0 MHz     895.2 MHz     10.000        1.117         8.883     system       system_clkgroup    
====================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                         |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
System                                         FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  10.000      6.923  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  10.000      4.827  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                                          Arrival          
Instance                              Reference                                         Type     Pin     Net            Time        Slack
                                      Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.step[4]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       step[4]        0.087       4.827
config_sccb_0.coresccb_0.step[6]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       step[6]        0.108       4.853
config_sccb_0.coresccb_0.step[2]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       step[2]        0.108       4.870
config_sccb_0.coresccb_0.step[3]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       step[3]        0.108       4.944
config_sccb_0.coresccb_0.step[1]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       step[1]        0.108       5.009
config_sccb_0.coresccb_0.step[5]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       step[5]        0.108       5.011
config_sccb_0.coresccb_0.step[0]      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       step[0]        0.108       5.022
config_sccb_0.coresccb_0.bit_send     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       bit_send       0.087       5.839
config_sccb_0.id_addr[1]              FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       id_addr[1]     0.087       6.517
config_sccb_0.sccb_clk_0.count[0]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[0]       0.087       6.521
=========================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                           Starting                                                                                    Required          
Instance                                   Reference                                         Type     Pin     Net                      Time         Slack
                                           Clock                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.bit_send          FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       bit_send_33              9.745        4.827
config_sccb_0.coresccb_0.step[0]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[0]               9.745        4.870
config_sccb_0.coresccb_0.step[1]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[1]               9.745        4.870
config_sccb_0.coresccb_0.step[3]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[3]               9.745        4.870
config_sccb_0.coresccb_0.step[4]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[4]               9.745        4.870
config_sccb_0.coresccb_0.step[2]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[2]               9.745        4.928
config_sccb_0.coresccb_0.step[5]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[5]               9.745        4.928
config_sccb_0.coresccb_0.step[6]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[6]               9.745        4.928
config_sccb_0.coresccb_0.sccb_clk_step     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       sccb_clk_step_3_iv_i     9.745        5.474
config_sccb_0.coresccb_0.done              FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       N_39_i                   9.745        6.102
=========================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\synthesis\sccb_design.srr:srsfC:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\synthesis\sccb_design.srs:fp:50856:53250:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      4.917
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.827

    Number of logic level(s):                6
    Starting point:                          config_sccb_0.coresccb_0.step[4] / Q
    Ending point:                            config_sccb_0.coresccb_0.bit_send / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.step[4]                      SLE      Q        Out     0.087     0.087       -         
step[4]                                               Net      -        -       1.224     -           25        
config_sccb_0.coresccb_0.sioc_1_1_a10_0_0             CFG2     B        In      -         1.311       -         
config_sccb_0.coresccb_0.sioc_1_1_a10_0_0             CFG2     Y        Out     0.165     1.476       -         
N_187                                                 Net      -        -       1.017     -           9         
config_sccb_0.coresccb_0.bit_send_33_0_iv_0_a2_33     CFG4     D        In      -         2.493       -         
config_sccb_0.coresccb_0.bit_send_33_0_iv_0_a2_33     CFG4     Y        Out     0.271     2.764       -         
N_171                                                 Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.bit_send_33_0_iv_0_1_4       CFG4     B        In      -         3.013       -         
config_sccb_0.coresccb_0.bit_send_33_0_iv_0_1_4       CFG4     Y        Out     0.165     3.178       -         
bit_send_33_0_iv_0_1_4                                Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.bit_send_33_0_iv_0_1_9       CFG4     D        In      -         3.426       -         
config_sccb_0.coresccb_0.bit_send_33_0_iv_0_1_9       CFG4     Y        Out     0.271     3.697       -         
bit_send_33_0_iv_0_1_9                                Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.bit_send_33_0_iv_0_1_14      CFG4     D        In      -         3.946       -         
config_sccb_0.coresccb_0.bit_send_33_0_iv_0_1_14      CFG4     Y        Out     0.271     4.217       -         
bit_send_33_0_iv_0_1_14                               Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.bit_send_33_0_iv_0_1         CFG4     C        In      -         4.466       -         
config_sccb_0.coresccb_0.bit_send_33_0_iv_0_1         CFG4     Y        Out     0.203     4.669       -         
bit_send_33                                           Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.bit_send                     SLE      D        In      -         4.917       -         
================================================================================================================
Total path delay (propagation time + setup) of 5.173 is 1.689(32.7%) logic and 3.484(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                       Starting                                                                                           Arrival          
Instance                               Reference     Type               Pin        Net                                                    Time        Slack
                                       Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST           System        CCC                LOCK       FCCC_C0_0_LOCK                                         0.000       6.923
OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
===========================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                 Starting                                                                                         Required          
Instance                         Reference     Type     Pin                Net                                                    Time         Slack
                                 Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.rw                 System        SLE      EN                 un1_PRESETN_0_a2                                       9.662        6.923
FCCC_C0_0.FCCC_C0_0.CCC_INST     System        CCC      RCOSC_25_50MHZ     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       8.883
====================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\synthesis\sccb_design.srr:srsfC:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_apb_wrap\synthesis\sccb_design.srs:fp:57195:58050:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      2.740
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.923

    Number of logic level(s):                2
    Starting point:                          FCCC_C0_0.FCCC_C0_0.CCC_INST / LOCK
    Ending point:                            config_sccb_0.rw / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST       CCC      LOCK     Out     0.000     0.000       -         
FCCC_C0_0_LOCK                     Net      -        -       1.117     -           1         
AND2_0                             AND2     A        In      -         1.117       -         
AND2_0                             AND2     Y        Out     0.087     1.204       -         
AND2_0                             Net      -        -       1.117     -           2         
config_sccb_0.un1_PRESETN_0_a2     CFG2     B        In      -         2.321       -         
config_sccb_0.un1_PRESETN_0_a2     CFG2     Y        Out     0.164     2.485       -         
un1_PRESETN_0_a2                   Net      -        -       0.254     -           1         
config_sccb_0.rw                   SLE      EN       In      -         2.740       -         
=============================================================================================
Total path delay (propagation time + setup) of 3.077 is 0.589(19.1%) logic and 2.489(80.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for sccb_design </a>

Mapping to part: m2gl025vf400std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          2 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           1 use
CFG2           16 uses
CFG3           31 uses
CFG4           65 uses

Carry cells:
ARI1            14 uses - used for arithmetic functions


Sequential Cells: 
SLE            31 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 6
I/O primitives: 5
OUTBUF         4 uses
TRIBUFF        1 use


Global Clock Buffers: 2

Total LUTs:    127

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  31 + 0 + 0 + 0 = 31;
Total number of LUTs after P&R:  127 + 0 + 0 + 0 = 127;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 17 22:19:29 2021

###########################################################]

</pre></samp></body></html>
