#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu May 31 13:06:24 2018
# Process ID: 8560
# Log file: C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/vivado.log
# Journal file: C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/vivado/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/AddPC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddPC1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/AddPC2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddPC2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/JumpPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/DBoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseInputB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseInputB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/transTocut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transTocut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseInputA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseInputA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/SingleCPU/SingleCPU.srcs/sources_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb87155fa22c44b8a72e2ec1709fccbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 7 into rs is out of bounds [C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/transTocut.v:11]
WARNING: [VRFC 10-597] element index 7 into rt is out of bounds [C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/transTocut.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddPC2
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.JumpPC
Compiling module xil_defaultlib.ChooseInputA
Compiling module xil_defaultlib.ChooseInputB
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.AddPC1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ChooseReg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DBoutput
Compiling module xil_defaultlib.RW
Compiling module xil_defaultlib.transTocut
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.sim_cpu
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_cpu_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav/xsim.dir/sim_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav/xsim.dir/sim_cpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 31 13:23:04 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 31 13:23:04 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cpu_behav -key {Behavioral:sim_1:Functional:sim_cpu} -tclbatch {sim_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 735.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/AddPC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddPC1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/AddPC2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddPC2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/JumpPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/DBoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseInputB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseInputB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/transTocut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transTocut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseInputA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseInputA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/SingleCPU/SingleCPU.srcs/sources_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb87155fa22c44b8a72e2ec1709fccbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 7 into rs is out of bounds [C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/transTocut.v:11]
WARNING: [VRFC 10-597] element index 7 into rt is out of bounds [C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/transTocut.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddPC2
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.JumpPC
Compiling module xil_defaultlib.ChooseInputA
Compiling module xil_defaultlib.ChooseInputB
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.AddPC1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ChooseReg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DBoutput
Compiling module xil_defaultlib.RW
Compiling module xil_defaultlib.transTocut
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.sim_cpu
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_cpu_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav/xsim.dir/sim_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav/xsim.dir/sim_cpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 31 14:35:58 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 31 14:35:58 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 769.363 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cpu_behav -key {Behavioral:sim_1:Functional:sim_cpu} -tclbatch {sim_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 769.363 ; gain = 0.000
add_bp {C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseReg.v} 8
remove_bps -file {C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseReg.v} -line 8
add_bp {C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseReg.v} 9
remove_bps -file {C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseReg.v} -line 9
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 827.973 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/AddPC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddPC1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/AddPC2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddPC2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/JumpPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/DBoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseInputB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseInputB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/transTocut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transTocut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseInputA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseInputA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/SingleCPU/SingleCPU.srcs/sources_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb87155fa22c44b8a72e2ec1709fccbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 7 into rs is out of bounds [C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/transTocut.v:11]
WARNING: [VRFC 10-597] element index 7 into rt is out of bounds [C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/transTocut.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddPC2
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.JumpPC
Compiling module xil_defaultlib.ChooseInputA
Compiling module xil_defaultlib.ChooseInputB
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.AddPC1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ChooseReg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DBoutput
Compiling module xil_defaultlib.RW
Compiling module xil_defaultlib.transTocut
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.sim_cpu
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_cpu_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav/xsim.dir/sim_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav/xsim.dir/sim_cpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 31 16:49:58 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 31 16:49:58 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cpu_behav -key {Behavioral:sim_1:Functional:sim_cpu} -tclbatch {sim_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 827.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 827.973 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/AddPC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddPC1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/AddPC2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddPC2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/JumpPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/DBoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseInputB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseInputB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/transTocut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transTocut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseInputA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseInputA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/SingleCPU/SingleCPU.srcs/sources_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eb87155fa22c44b8a72e2ec1709fccbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 7 into rs is out of bounds [C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/transTocut.v:11]
WARNING: [VRFC 10-597] element index 7 into rt is out of bounds [C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/transTocut.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddPC2
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.JumpPC
Compiling module xil_defaultlib.ChooseInputA
Compiling module xil_defaultlib.ChooseInputB
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.AddPC1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ChooseReg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DBoutput
Compiling module xil_defaultlib.RW
Compiling module xil_defaultlib.transTocut
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.sim_cpu
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_cpu_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav/xsim.dir/sim_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav/xsim.dir/sim_cpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 31 16:53:01 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 31 16:53:01 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cpu_behav -key {Behavioral:sim_1:Functional:sim_cpu} -tclbatch {sim_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 827.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 837.051 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 31 22:08:02 2018...
