{"vcs1":{"timestamp_begin":1711012065.949855233, "rt":1.24, "ut":0.22, "st":0.22}}
{"vcselab":{"timestamp_begin":1711012067.264464694, "rt":0.85, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1711012068.184924018, "rt":0.37, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711012065.275504614}
{"VCS_COMP_START_TIME": 1711012065.275504614}
{"VCS_COMP_END_TIME": 1711012069.976472827}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329868}}
{"stitch_vcselab": {"peak_mem": 223356}}
