=> 0x79bce03c:	str	r0, [r12], #-0
   0x79bce038:	add	r12, r12, sp
   0x79bce034:	movt	r12, #65535	; 0xffff
   0x79bce030:	movw	r12, #57380	; 0xe024
   0x79bce02c:	movt	r12, #8192	; 0x2000
   0x79bce028:	movw	r12, #2114	; 0x842
   0x79bce024:	str	lr, [r12, #-0]
   0x79bce020:	add	r12, r12, sp
   0x79bce01c:	movt	r12, #0
   0x79bce018:	movw	r12, #32
   0x79bce014:	sub	sp, sp, r12
   0x79bce010:	movt	r12, #0
   0x79bce00c:	movw	r12, #36	; 0x24
   0x79bce008:	blx	r12
   0x79bce004:	add	r12, pc, r12
   0x79bce000:	movt	r12, #65463	; 0xffb7
   0x79bcdffc:	movw	r12, #36860	; 0x8ffc
   0x79bcdff8:			; <UNDEFINED> instruction: 0x000004bc
   0x79bcdff4:	strbeq	r7, [r7, #1952]!	; 0x7a0
   0x79bcdff0:			; <UNDEFINED> instruction: 0x777e3dfc
   0x79bcdfec:	ubfxvc	r5, r8, #5, #7
   0x79bcdfe8:	ldmvc	r7, {r2, r5, r8, r10, r11, r12, sp, lr, pc}^
   0x79bcdfe4:	stmiavc	r6, {r3, r4, r5, r6, r7, r8, r10, r11, r12, sp, lr}^
   0x79bcdfe0:	andeq	r0, r0, r3
   0x79bcdfdc:	ldreq	r3, [r4, -r8, ror #20]!
   0x79bcdfd8:			; <UNDEFINED> instruction: 0x77176834
   0x79bcdfd4:	nop	{0}
   0x79bcdfd0:	nop	{0}
   0x79bcdfcc:	nop	{0}
   0x79bcdfc8:	nop	{0}
   0x79bcdfc4:	nop	{0}
   0x79bcdfc0:	nop	{0}
   0x79bcdfbc:	nop	{0}
   0x79bcdfb8:	nop	{0}
   0x79bcdfb4:	nop	{0}
   0x79bcdfb0:	nop	{0}
   0x79bcdfac:	nop	{0}
   0x79bcdfa8:	nop	{0}
   0x79bcdfa4:	nop	{0}
   0x79bcdfa0:	nop	{0}
   0x79bcdf9c:	blx	r12
   0x79bcdf98:	add	r12, pc, r12
   0x79bcdf94:	movt	r12, #65460	; 0xffb4
   0x79bcdf90:	movw	r12, #1848	; 0x738
   0x79bcdf8c:	str	r4, [r12]
   0x79bcdf88:	add	r12, r12, sp
   0x79bcdf84:	movt	r12, #0
   0x79bcdf80:	movw	r12, #8
   0x79bcdf7c:	str	r3, [r12]
   0x79bcdf78:	add	r12, r12, sp
   0x79bcdf74:	movt	r12, #0
   0x79bcdf70:	movw	r12, #4
   0x79bcdf6c:	mov	pc, lr
   0x79bcdf68:	add	sp, sp, r12
   0x79bcdf64:	movt	r12, #0
   0x79bcdf60:	movw	r12, #48	; 0x30
   0x79bcdf5c:	ldr	lr, [r12, #-0]
   0x79bcdf58:	add	r12, r12, sp
   0x79bcdf54:	movt	r12, #0
   0x79bcdf50:	movw	r12, #44	; 0x2c
   0x79bcdf4c:	mov	r0, r1
   0x79bcdf48:	ldr	r2, [r12, #-0]
   0x79bcdf44:	add	r12, r12, sp
   0x79bcdf40:	movt	r12, #0
   0x79bcdf3c:	movw	r12, #24
   0x79bcdf38:	ldr	r1, [r12, #-0]
   0x79bcdf34:	add	r12, r12, sp
   0x79bcdf30:	movt	r12, #0
   0x79bcdf2c:	movw	r12, #20
   0x79bcdf28:	ldr	r3, [r12, #-0]
   0x79bcdf24:	add	r12, r12, sp
   0x79bcdf20:	movt	r12, #0
   0x79bcdf1c:	movw	r12, #12
   0x79bcdf18:	ldr	r6, [r12, #-0]
   0x79bcdf14:	add	r12, r12, sp
   0x79bcdf10:	movt	r12, #0
   0x79bcdf0c:	movw	r12, #16
   0x79bcdf08:	nop	{0}
   0x79bcdf04:	blx	r8
   0x79bcdf00:	add	r8, r8, r7
   0x79bcdefc:	movt	r8, #0
   0x79bcdef8:	movw	r8, #8
   0x79bcdef4:	str	r3, [r12]
   0x79bcdef0:	add	r12, r12, sp
   0x79bcdeec:	movt	r12, #0
   0x79bcdee8:	movw	r12, #16
   0x79bcdee4:	str	r5, [r12]
   0x79bcdee0:	add	r12, r12, sp
   0x79bcdedc:	movt	r12, #0
   0x79bcded8:	movw	r12, #28
   0x79bcded4:	mov	r1, r5
   0x79bcded0:	mov	r0, r3
   0x79bcdecc:	ldr	r7, [r12, #-0]
   0x79bcdec8:	add	r12, r12, r4, lsl #2
   0x79bcdec4:	add	r12, r12, r0
   0x79bcdec0:	movt	r12, #0
   0x79bcdebc:	movw	r12, #12
   0x79bcdeb8:	add	r4, r4, r12
   0x79bcdeb4:	movt	r12, #0
   0x79bcdeb0:	movw	r12, #9
   0x79bcdeac:	ldr	r4, [r12, #-0]
   0x79bcdea8:	add	r12, r12, r4, lsl #2
   0x79bcdea4:	add	r12, r12, r0
   0x79bcdea0:	movt	r12, #0
   0x79bcde9c:	movw	r12, #12
   0x79bcde98:	adds	r4, r4, r1
   0x79bcde94:	ldr	r1, [r12, #-0]
   0x79bcde90:	add	r12, r12, r0
   0x79bcde8c:	movt	r12, #0
   0x79bcde88:	movw	r12, #44	; 0x2c
   0x79bcde84:	sub	r4, r9, r6
   0x79bcde80:	mul	r6, r4, r1
   0x79bcde7c:	sdiv	r4, r6, r1
   0x79bcde78:	mov	r9, r6
   0x79bcde74:	movt	r6, #0
   0x79bcde70:	movw	r6, #1679	; 0x68f
   0x79bcde6c:	ldr	r1, [r12, #-0]
   0x79bcde68:	add	r12, r12, r0
   0x79bcde64:	movt	r12, #0
   0x79bcde60:	movw	r12, #48	; 0x30
   0x79bcde5c:	ldr	r0, [r12, #-0]
   0x79bcde58:	mov	r12, r3
   0x79bcde54:	mov	r3, r6
   0x79bcde50:	lsrs	r2, r2, r8
   0x79bcde4c:	ldr	r2, [r12, #-0]
   0x79bcde48:	add	r12, r12, sp
   0x79bcde44:	movt	r12, #0
   0x79bcde40:	movw	r12, #12
   0x79bcde3c:	mov	r8, r1
   0x79bcde38:	ldr	r1, [r12, #-0]
   0x79bcde34:	add	r12, r12, r0
   0x79bcde30:	movt	r12, #0
   0x79bcde2c:	movw	r12, #28
   0x79bcde28:	ldr	r5, [r12, #-0]
   0x79bcde24:	add	r12, r12, r2, lsl #2
   0x79bcde20:	add	r12, r12, r4
   0x79bcde1c:	movt	r12, #0
   0x79bcde18:	movw	r12, #12
   0x79bcde14:	mov	r4, r3
   0x79bcde10:	ldr	r3, [r12, #-0]
   0x79bcde0c:	add	r12, r12, r1
   0x79bcde08:	movt	r12, #0
   0x79bcde04:	movw	r12, #16
   0x79bcde00:	ldr	r1, [r12]
   0x79bcddfc:	add	r12, r12, pc
   0x79bcddf8:	movt	r12, #65535	; 0xffff
   0x79bcddf4:	movw	r12, #64628	; 0xfc74
   0x79bcddf0:	ands	r2, r2, r1
   0x79bcddec:	ldr	r1, [r12, #-0]
   0x79bcdde8:	add	r12, r12, r0
   0x79bcdde4:	movt	r12, #0
   0x79bcdde0:	movw	r12, #32
   0x79bcdddc:	lsrs	r2, r2, r8
   0x79bcddd8:	ldr	r2, [r12, #-0]
   0x79bcddd4:	add	r12, r12, sp
   0x79bcddd0:	movt	r12, #0
   0x79bcddcc:	movw	r12, #12
   0x79bcddc8:	mov	r8, r1
   0x79bcddc4:	ldr	r1, [r12, #-0]
   0x79bcddc0:	add	r12, r12, r0
   0x79bcddbc:	movt	r12, #0
   0x79bcddb8:	movw	r12, #20
   0x79bcddb4:	nop	{0}
   0x79bcddb0:	b	0x79bcdf0c
   0x79bcddac:	nop	{0}
   0x79bcdda8:	blx	r8
   0x79bcdda4:	add	r8, r8, r4
   0x79bcdda0:	movt	r8, #0
   0x79bcdd9c:	movw	r8, #8
   0x79bcdd98:	str	r1, [r12]
   0x79bcdd94:	add	r12, r12, sp
   0x79bcdd90:	movt	r12, #0
   0x79bcdd8c:	movw	r12, #16
   0x79bcdd88:	mov	r0, r1
   0x79bcdd84:	ldr	r4, [r12, #-0]
   0x79bcdd80:	add	r12, r12, r3, lsl #2
   0x79bcdd7c:	add	r12, r12, r0
   0x79bcdd78:	movt	r12, #0
   0x79bcdd74:	movw	r12, #12
   0x79bcdd70:	add	r3, r3, r12
   0x79bcdd6c:	movt	r12, #0
   0x79bcdd68:	movw	r12, #10
   0x79bcdd64:	ldr	r3, [r12, #-0]
   0x79bcdd60:	add	r12, r12, r3, lsl #2
   0x79bcdd5c:	add	r12, r12, r0
   0x79bcdd58:	movt	r12, #0
   0x79bcdd54:	movw	r12, #12
   0x79bcdd50:	adds	r3, r3, r2
   0x79bcdd4c:	ldr	r2, [r12, #-0]
   0x79bcdd48:	add	r12, r12, r0
   0x79bcdd44:	movt	r12, #0
   0x79bcdd40:	movw	r12, #44	; 0x2c
   0x79bcdd3c:	sub	r3, r9, r6
   0x79bcdd38:	mul	r6, r3, r2
   0x79bcdd34:	sdiv	r3, r6, r2
   0x79bcdd30:	mov	r9, r6
   0x79bcdd2c:	movt	r6, #0
   0x79bcdd28:	movw	r6, #1679	; 0x68f
   0x79bcdd24:	ldr	r2, [r12, #-0]
   0x79bcdd20:	add	r12, r12, r0
   0x79bcdd1c:	movt	r12, #0
   0x79bcdd18:	movw	r12, #48	; 0x30
   0x79bcdd14:	ldr	r0, [r12, #-0]
   0x79bcdd10:	mov	r12, r1
   0x79bcdd0c:	mov	r1, r6
   0x79bcdd08:	addne	pc, r12, pc
   0x79bcdd04:	nop	{0}
   0x79bcdd00:	movt	r12, #0
   0x79bcdcfc:	movw	r12, #168	; 0xa8
   0x79bcdcf8:	ldr	r6, [r12, #-0]
   0x79bcdcf4:	add	r12, r12, sp
   0x79bcdcf0:	movt	r12, #0
   0x79bcdcec:	movw	r12, #16
   0x79bcdce8:	cmp	r2, r12
   0x79bcdce4:	movt	r12, #0
   0x79bcdce0:	movw	r12, #0
   0x79bcdcdc:	lsrs	r2, r2, r8
   0x79bcdcd8:	ldr	r2, [r12, #-0]
   0x79bcdcd4:	add	r12, r12, sp
   0x79bcdcd0:	movt	r12, #0
   0x79bcdccc:	movw	r12, #12
   0x79bcdcc8:	mov	r8, r6
   0x79bcdcc4:	ldr	r6, [r12, #-0]
   0x79bcdcc0:	add	r12, r12, r0
   0x79bcdcbc:	movt	r12, #0
   0x79bcdcb8:	movw	r12, #28
   0x79bcdcb4:	ldr	r0, [r12]
   0x79bcdcb0:	add	r12, r12, pc
   0x79bcdcac:	movt	r12, #65535	; 0xffff
   0x79bcdca8:	movw	r12, #64956	; 0xfdbc
   0x79bcdca4:	nop	{0}
   0x79bcdca0:	blx	r8
   0x79bcdc9c:	add	r8, r8, r7
   0x79bcdc98:	movt	r8, #0
   0x79bcdc94:	movw	r8, #8
   0x79bcdc90:	str	r4, [r12]
   0x79bcdc8c:	add	r12, r12, sp
   0x79bcdc88:	movt	r12, #0
   0x79bcdc84:	movw	r12, #16
   0x79bcdc80:	ldr	r1, [r12, #-0]
   0x79bcdc7c:	add	r12, r12, sp
   0x79bcdc78:	movt	r12, #0
   0x79bcdc74:	movw	r12, #12
   0x79bcdc70:	str	r1, [r12]
   0x79bcdc6c:	add	r12, r12, sp
   0x79bcdc68:	movt	r12, #0
   0x79bcdc64:	movw	r12, #20
   0x79bcdc60:	mov	r0, r4
   0x79bcdc5c:	ldr	r7, [r12, #-0]
   0x79bcdc58:	add	r12, r12, r5, lsl #2
   0x79bcdc54:	add	r12, r12, r2
   0x79bcdc50:	movt	r12, #0
   0x79bcdc4c:	movw	r12, #12
   0x79bcdc48:	add	r5, r5, r12
   0x79bcdc44:	movt	r12, #0
   0x79bcdc40:	movw	r12, #7
   0x79bcdc3c:	ldr	r5, [r12, #-0]
   0x79bcdc38:	add	r12, r12, r5, lsl #2
   0x79bcdc34:	add	r12, r12, r2
   0x79bcdc30:	movt	r12, #0
   0x79bcdc2c:	movw	r12, #12
   0x79bcdc28:	adds	r5, r5, r3
   0x79bcdc24:	ldr	r3, [r12, #-0]
   0x79bcdc20:	add	r12, r12, r2
   0x79bcdc1c:	movt	r12, #0
   0x79bcdc18:	movw	r12, #44	; 0x2c
   0x79bcdc14:	sub	r5, r9, r6
   0x79bcdc10:	mul	r6, r5, r3
   0x79bcdc0c:	sdiv	r5, r6, r3
   0x79bcdc08:	mov	r9, r6
   0x79bcdc04:	movt	r6, #0
   0x79bcdc00:	movw	r6, #1679	; 0x68f
   0x79bcdbfc:	ldr	r3, [r12, #-0]
   0x79bcdbf8:	add	r12, r12, r2
   0x79bcdbf4:	movt	r12, #0
   0x79bcdbf0:	movw	r12, #48	; 0x30
   0x79bcdbec:	ldr	r2, [r12, #-0]
   0x79bcdbe8:	mov	r12, r4
   0x79bcdbe4:	nop	{0}
   0x79bcdbe0:	nop	{0}
   0x79bcdbdc:	nop	{0}
   0x79bcdbd8:	addne	pc, r12, pc
   0x79bcdbd4:	nop	{0}
   0x79bcdbd0:	movt	r12, #0
   0x79bcdbcc:	movw	r12, #912	; 0x390
   0x79bcdbc8:	cmp	r2, r12
   0x79bcdbc4:	movt	r12, #0
   0x79bcdbc0:	movw	r12, #1679	; 0x68f
   0x79bcdbbc:	ldr	r2, [r12, #-0]
   0x79bcdbb8:	add	r12, r12, r2, lsl #2
   0x79bcdbb4:	add	r12, r12, r5
   0x79bcdbb0:	movt	r12, #0
   0x79bcdbac:	movw	r12, #12
   0x79bcdba8:	ldr	r2, [r12, #-0]
   0x79bcdba4:	add	r12, r12, r2, lsl #2
   0x79bcdba0:	add	r12, r12, r5
   0x79bcdb9c:	movt	r12, #0
   0x79bcdb98:	movw	r12, #12
   0x79bcdb94:	adds	r2, r2, r7
   0x79bcdb90:	ldr	r7, [r12, #-0]
   0x79bcdb8c:	add	r12, r12, r5
   0x79bcdb88:	movt	r12, #0
   0x79bcdb84:	movw	r12, #44	; 0x2c
   0x79bcdb80:	sub	r2, r9, r6
   0x79bcdb7c:	mul	r6, r2, r7
   0x79bcdb78:	sdiv	r2, r6, r7
   0x79bcdb74:	mov	r9, r6
   0x79bcdb70:	movt	r6, #0
   0x79bcdb6c:	movw	r6, #1679	; 0x68f
   0x79bcdb68:	ldr	r7, [r12, #-0]
   0x79bcdb64:	add	r12, r12, r5
   0x79bcdb60:	movt	r12, #0
   0x79bcdb5c:	movw	r12, #48	; 0x30
   0x79bcdb58:	nop	{0}
   0x79bcdb54:	nop	{0}
   0x79bcdb50:	nop	{0}
   0x79bcdb4c:	addeq	pc, r12, pc
   0x79bcdb48:	nop	{0}
   0x79bcdb44:	movt	r12, #0
   0x79bcdb40:	movw	r12, #148	; 0x94
   0x79bcdb3c:	cmp	r5, r3
   0x79bcdb38:	ldr	r5, [r12, #-0]
   0x79bcdb34:	mov	r12, r4
   0x79bcdb30:	nop	{0}
   0x79bcdb2c:	nop	{0}
   0x79bcdb28:	nop	{0}
   0x79bcdb24:	addeq	pc, r12, pc
   0x79bcdb20:	nop	{0}
   0x79bcdb1c:	movt	r12, #0
   0x79bcdb18:	movw	r12, #188	; 0xbc
   0x79bcdb14:	cmp	r4, r12
   0x79bcdb10:	eor	r12, r12, r12
   0x79bcdb0c:	mov	r4, r6
   0x79bcdb08:	ldr	r3, [r12]
   0x79bcdb04:	add	r12, r12, pc
   0x79bcdb00:	movt	r12, #65535	; 0xffff
   0x79bcdafc:	movw	r12, #65380	; 0xff64
   0x79bcdaf8:	ands	r6, r6, r12
   0x79bcdaf4:	movt	r12, #65535	; 0xffff
   0x79bcdaf0:	movw	r12, #65532	; 0xfffc
   0x79bcdaec:	mov	r6, r1
   0x79bcdae8:	str	r0, [r12]
   0x79bcdae4:	add	r12, r12, sp
   0x79bcdae0:	movt	r12, #0
   0x79bcdadc:	movw	r12, #24
   0x79bcdad8:	str	r2, [r12]
   0x79bcdad4:	add	r12, r12, sp
   0x79bcdad0:	movt	r12, #0
   0x79bcdacc:	movw	r12, #12
   0x79bcdac8:	str	r0, [r12], #-0
   0x79bcdac4:	add	r12, r12, sp
   0x79bcdac0:	movt	r12, #65535	; 0xffff
   0x79bcdabc:	movw	r12, #57392	; 0xe030
   0x79bcdab8:	movt	r12, #8192	; 0x2000
   0x79bcdab4:	movw	r12, #2113	; 0x841
   0x79bcdab0:	str	lr, [r12, #-0]
   0x79bcdaac:	add	r12, r12, sp
   0x79bcdaa8:	movt	r12, #0
   0x79bcdaa4:	movw	r12, #44	; 0x2c
   0x79bcdaa0:	sub	sp, sp, r12
   0x79bcda9c:	movt	r12, #0
   0x79bcda98:	movw	r12, #48	; 0x30
   0x79bcda94:	blx	r12
   0x79bcda90:	add	r12, pc, r12
   0x79bcda8c:	movt	r12, #65515	; 0xffeb
   0x79bcda88:	movw	r12, #31552	; 0x7b40
   0x79bcda84:	andeq	r0, r0, r0, asr r5
   0x79bcda80:	rscseq	r4, r8, #84	; 0x54
   0x79bcda7c:			; <UNDEFINED> instruction: 0x777e3dfc
   0x79bcda78:	ubfxvc	r5, r8, #5, #7
   0x79bcda74:	ldmvc	r7, {r2, r5, r8, r10, r11, r12, sp, lr, pc}^
   0x79bcda70:	strbvc	r0, [r1, r4, asr #1]!
   0x79bcda6c:	andeq	r0, r0, r3
   0x79bcda68:	andseq	r4, sp, r8, asr #20
   0x79bcda64:			; <UNDEFINED> instruction: 0x77176834
   0x79bcda60:	nop	{0}
   0x79bcda5c:	nop	{0}
   0x79bcda58:	nop	{0}
   0x79bcda54:	nop	{0}
   0x79bcda50:	nop	{0}
   0x79bcda4c:	nop	{0}
   0x79bcda48:	nop	{0}
   0x79bcda44:	nop	{0}
   0x79bcda40:	mov	pc, lr
   0x79bcda3c:	add	sp, sp, r12
   0x79bcda38:	movt	r12, #0
   0x79bcda34:	movw	r12, #12
   0x79bcda30:	ldr	lr, [r12, #-0]
   0x79bcda2c:	add	r12, r12, sp
   0x79bcda28:	movt	r12, #0
   0x79bcda24:	movw	r12, #8
   0x79bcda20:	ands	r0, r0, r5
   0x79bcda1c:	ldr	r5, [r12, #-0]
   0x79bcda18:	add	r12, r12, r4
   0x79bcda14:	movt	r12, #0
   0x79bcda10:	movw	r12, #12
   0x79bcda0c:	ldr	r4, [r12]
   0x79bcda08:	add	r12, r12, pc
   0x79bcda04:	movt	r12, #65535	; 0xffff
   0x79bcda00:	movw	r12, #65308	; 0xff1c
   0x79bcd9fc:	addne	pc, r12, pc
   0x79bcd9f8:	nop	{0}
   0x79bcd9f4:	movt	r12, #0
   0x79bcd9f0:	movw	r12, #32
   0x79bcd9ec:	cmp	r4, r12
   0x79bcd9e8:	movt	r12, #0
   0x79bcd9e4:	movw	r12, #0
   0x79bcd9e0:	lsrs	r4, r4, r8
   0x79bcd9dc:	mov	r4, r2
   0x79bcd9d8:	mov	r8, r5
   0x79bcd9d4:	ldr	r5, [r12, #-0]
   0x79bcd9d0:	add	r12, r12, r4
   0x79bcd9cc:	movt	r12, #0
   0x79bcd9c8:	movw	r12, #28
   0x79bcd9c4:	ldr	r4, [r12]
   0x79bcd9c0:	add	r12, r12, pc
   0x79bcd9bc:	movt	r12, #65535	; 0xffff
   0x79bcd9b8:	movw	r12, #65376	; 0xff60
   0x79bcd9b4:	orrs	r0, r0, r12
   0x79bcd9b0:	movt	r12, #2048	; 0x800
   0x79bcd9ac:	movw	r12, #0
   0x79bcd9a8:	ands	r0, r0, r4
   0x79bcd9a4:	mov	r0, r2
   0x79bcd9a0:	ldr	r4, [r12, #-0]
   0x79bcd99c:	add	r12, r12, r0
   0x79bcd998:	movt	r12, #0
   0x79bcd994:	movw	r12, #16
   0x79bcd990:	ldr	r0, [r12]
   0x79bcd98c:	add	r12, r12, pc
   0x79bcd988:	movt	r12, #65535	; 0xffff
   0x79bcd984:	movw	r12, #65424	; 0xff90
   0x79bcd980:	mov	r3, r0
   0x79bcd97c:	str	r0, [r12], #-0
   0x79bcd978:	add	r12, r12, sp
   0x79bcd974:	movt	r12, #65535	; 0xffff
   0x79bcd970:	movw	r12, #57356	; 0xe00c
   0x79bcd96c:	movt	r12, #8192	; 0x2000
   0x79bcd968:	movw	r12, #2112	; 0x840
   0x79bcd964:	str	lr, [r12, #-0]
   0x79bcd960:	add	r12, r12, sp
   0x79bcd95c:	movt	r12, #0
   0x79bcd958:	movw	r12, #8
   0x79bcd954:	sub	sp, sp, r12
   0x79bcd950:	movt	r12, #0
   0x79bcd94c:	movw	r12, #12
   0x79bcd948:	blx	r12
   0x79bcd944:	add	r12, pc, r12
   0x79bcd940:	movt	r12, #65515	; 0xffeb
   0x79bcd93c:	movw	r12, #31884	; 0x7c8c
   0x79bcd938:	andeq	r0, r0, r8, lsr #2
   0x79bcd934:	ldreq	r7, [r3, -r4, asr #3]
   0x79bcd930:			; <UNDEFINED> instruction: 0x777e3dfc
   0x79bcd92c:	stmiavc	r6, {r3, r4, r5, r6, r7, r8, r10, r11, r12, sp, lr}^
   0x79bcd928:	ldmvc	r7, {r2, r5, r8, r10, r11, r12, sp, lr, pc}^
   0x79bcd924:	stmdavc	r9!, {r3, r4, r5, r6, r7, r9, r10, sp, lr}^
   0x79bcd920:	andeq	r0, r0, r3
   0x79bcd91c:	rsbeq	r4, r3, r0, lsl #24
   0x79bcd918:			; <UNDEFINED> instruction: 0x77176834
   0x79bcd914:	nop	{0}
   0x79bcd910:	nop	{0}
   0x79bcd90c:	nop	{0}
   0x79bcd908:	nop	{0}
   0x79bcd904:	nop	{0}
   0x79bcd900:	nop	{0}
   0x79bcd8fc:	nop	{0}
   0x79bcd8f8:	nop	{0}
   0x79bcd8f4:	nop	{0}
   0x79bcd8f0:	nop	{0}
   0x79bcd8ec:	nop	{0}
   0x79bcd8e8:	nop	{0}
   0x79bcd8e4:	nop	{0}
   0x79bcd8e0:	nop	{0}
   0x79bcd8dc:	blx	r12
   0x79bcd8d8:	add	r12, pc, r12
   0x79bcd8d4:	movt	r12, #65460	; 0xffb4
   0x79bcd8d0:	movw	r12, #3576	; 0xdf8
   0x79bcd8cc:	str	r4, [r12]
   0x79bcd8c8:	add	r12, r12, sp
   0x79bcd8c4:	movt	r12, #0
   0x79bcd8c0:	movw	r12, #8
   0x79bcd8bc:	str	r3, [r12]
   0x79bcd8b8:	add	r12, r12, sp
   0x79bcd8b4:	movt	r12, #0
   0x79bcd8b0:	movw	r12, #4
   0x79bcd8ac:	mov	pc, lr
   0x79bcd8a8:	add	sp, sp, r12
   0x79bcd8a4:	movt	r12, #0
   0x79bcd8a0:	movw	r12, #48	; 0x30
   0x79bcd89c:	ldr	lr, [r12, #-0]
   0x79bcd898:	add	r12, r12, sp
   0x79bcd894:	movt	r12, #0
   0x79bcd890:	movw	r12, #44	; 0x2c
   0x79bcd88c:	mov	r0, r1
   0x79bcd888:	ldr	r3, [r12, #-0]
   0x79bcd884:	add	r12, r12, sp
   0x79bcd880:	movt	r12, #0
   0x79bcd87c:	movw	r12, #24
   0x79bcd878:	ldr	r1, [r12, #-0]
   0x79bcd874:	add	r12, r12, sp
   0x79bcd870:	movt	r12, #0
   0x79bcd86c:	movw	r12, #20
   0x79bcd868:	ldr	r2, [r12, #-0]
   0x79bcd864:	add	r12, r12, sp
   0x79bcd860:	movt	r12, #0
   0x79bcd85c:	movw	r12, #12
   0x79bcd858:	ldr	r6, [r12, #-0]
   0x79bcd854:	add	r12, r12, sp
   0x79bcd850:	movt	r12, #0
   0x79bcd84c:	movw	r12, #16
   0x79bcd848:	nop	{0}
   0x79bcd844:	blx	r8
   0x79bcd840:	add	r8, r8, r7
   0x79bcd83c:	movt	r8, #0
Dump of assembler code from 0x79bcd83c to 0x79bce07c:
==> /scratch/nisbeta/MAXINE/maxine/maxine-tester/junit-tests/gdb_proc.txt <==
