//
// File created by:  irun
// Do not modify this file
//
/home/student/Vatsal_58_VLSI/LAB7_1March/example1/fa.v
/home/student/Vatsal_58_VLSI/LAB7_1March/example1/fa_tb.v
