
<EDKSYSTEM EDKVERSION="13.4" EDWVERSION="1.2" TIMESTAMP="Fri Nov 16 14:12:40 2012">

  <SYSTEMINFO ARCH="virtex6" DEVICE="xc6vlx240t" PACKAGE="ff1156" PART="xc6vlx240tff1156-2" SOURCE="S:/work/OFDM_ref_design/public/w3_OFDM_ReferenceDesign_v18p1/system.xmp" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="6" MHS_INDEX="0" MSB="0" NAME="USERIO_hexdisp_left_pin" RIGHT="6" SIGNAME="USERIO_hexdisp_left_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="hexdisp_left"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="6" MHS_INDEX="1" MSB="0" NAME="USERIO_hexdisp_right_pin" RIGHT="6" SIGNAME="USERIO_hexdisp_right_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="hexdisp_right"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="2" NAME="USERIO_hexdisp_left_dp_pin" SIGNAME="USERIO_hexdisp_left_dp_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="hexdisp_left_dp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="3" NAME="USERIO_hexdisp_right_dp_pin" SIGNAME="USERIO_hexdisp_right_dp_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="hexdisp_right_dp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MHS_INDEX="4" MSB="0" NAME="USERIO_leds_red_pin" RIGHT="3" SIGNAME="USERIO_leds_red_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="leds_red"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MHS_INDEX="5" MSB="0" NAME="USERIO_leds_green_pin" RIGHT="3" SIGNAME="USERIO_leds_green_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="leds_green"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="6" NAME="USERIO_rfa_led_red_pin" SIGNAME="USERIO_rfa_led_red_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="rfa_led_red"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="7" NAME="USERIO_rfa_led_green_pin" SIGNAME="USERIO_rfa_led_green_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="rfa_led_green"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="8" NAME="USERIO_rfb_led_red_pin" SIGNAME="USERIO_rfb_led_red_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="rfb_led_red"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="9" NAME="USERIO_rfb_led_green_pin" SIGNAME="USERIO_rfb_led_green_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="rfb_led_green"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MHS_INDEX="10" MSB="0" NAME="USERIO_dipsw_pin" RIGHT="3" SIGNAME="USERIO_dipsw_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="dipsw"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="11" NAME="USERIO_pb_u_pin" SIGNAME="USERIO_pb_u_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="pb_u"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="12" NAME="USERIO_pb_m_pin" SIGNAME="USERIO_pb_m_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="pb_m"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="13" NAME="USERIO_pb_d_pin" SIGNAME="USERIO_pb_d_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_userio]" INSTANCE="w3_userio_0" PORT="pb_d"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="14" NAME="UART_USB_RX_pin" SIGNAME="UART_USB_RX_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[uart_0]" INSTANCE="UART_USB" PORT="RX"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="15" NAME="UART_USB_TX_pin" SIGNAME="UART_USB_TX_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[uart_0]" INSTANCE="UART_USB" PORT="TX"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="16" NAME="IIC_EEPROM_iic_scl_pin" SIGNAME="IIC_EEPROM_iic_scl_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_iic_eeprom_0" PORT="iic_scl"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="17" NAME="IIC_EEPROM_iic_sda_pin" SIGNAME="IIC_EEPROM_iic_sda_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[IIC]" INSTANCE="w3_iic_eeprom_0" PORT="iic_sda"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="18" NAME="ETH_A_TemacPhy_RST_n_pin" SIGNAME="ETH_A_TemacPhy_RST_n_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_A" PORT="TemacPhy_RST_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="19" MSB="3" NAME="ETH_A_RGMII_TXD_0_pin" RIGHT="0" SIGNAME="ETH_A_RGMII_TXD_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_A" PORT="RGMII_TXD_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="20" NAME="ETH_A_RGMII_TX_CTL_0_pin" SIGNAME="ETH_A_RGMII_TX_CTL_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_A" PORT="RGMII_TX_CTL_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="21" NAME="ETH_A_RGMII_TXC_0_pin" SIGNAME="ETH_A_RGMII_TXC_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_A" PORT="RGMII_TXC_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="22" MSB="3" NAME="ETH_A_RGMII_RXD_0_pin" RIGHT="0" SIGNAME="ETH_A_RGMII_RXD_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_A" PORT="RGMII_RXD_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="23" NAME="ETH_A_RGMII_RX_CTL_0_pin" SIGNAME="ETH_A_RGMII_RX_CTL_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_A" PORT="RGMII_RX_CTL_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="24" NAME="ETH_A_RGMII_RXC_0_pin" SIGNAME="ETH_A_RGMII_RXC_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_A" PORT="RGMII_RXC_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="25" NAME="ETH_A_MDC_0_pin" SIGNAME="ETH_A_MDC_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_A" PORT="MDC_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="26" NAME="ETH_A_MDIO_0_pin" SIGNAME="ETH_A_MDIO_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_A" PORT="MDIO_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="27" MSB="3" NAME="ETH_B_RGMII_TXD_0_pin" RIGHT="0" SIGNAME="ETH_B_RGMII_TXD_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_B" PORT="RGMII_TXD_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="28" NAME="ETH_B_RGMII_TX_CTL_0_pin" SIGNAME="ETH_B_RGMII_TX_CTL_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_B" PORT="RGMII_TX_CTL_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="29" NAME="ETH_B_RGMII_TXC_0_pin" SIGNAME="ETH_B_RGMII_TXC_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_B" PORT="RGMII_TXC_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="30" MSB="3" NAME="ETH_B_RGMII_RXD_0_pin" RIGHT="0" SIGNAME="ETH_B_RGMII_RXD_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_B" PORT="RGMII_RXD_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="31" NAME="ETH_B_RGMII_RX_CTL_0_pin" SIGNAME="ETH_B_RGMII_RX_CTL_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_B" PORT="RGMII_RX_CTL_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="32" NAME="ETH_B_RGMII_RXC_0_pin" SIGNAME="ETH_B_RGMII_RXC_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_B" PORT="RGMII_RXC_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="33" NAME="ETH_B_MDC_0_pin" SIGNAME="ETH_B_MDC_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_B" PORT="MDC_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="34" NAME="ETH_B_MDIO_0_pin" SIGNAME="ETH_B_MDIO_0_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_B" PORT="MDIO_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="35" NAME="DDR3_2GB_SODIMM_Clk_pin" SIGIS="CLK" SIGNAME="DDR3_2GB_SODIMM_Clk_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="36" NAME="DDR3_2GB_SODIMM_Clk_n_pin" SIGIS="CLK" SIGNAME="DDR3_2GB_SODIMM_Clk_n_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_Clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="37" NAME="DDR3_2GB_SODIMM_CE_pin" SIGNAME="DDR3_2GB_SODIMM_CE_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="38" NAME="DDR3_2GB_SODIMM_CS_n_pin" SIGNAME="DDR3_2GB_SODIMM_CS_n_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_CS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="39" NAME="DDR3_2GB_SODIMM_ODT_pin" SIGNAME="DDR3_2GB_SODIMM_ODT_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_ODT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="40" NAME="DDR3_2GB_SODIMM_RAS_n_pin" SIGNAME="DDR3_2GB_SODIMM_RAS_n_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_RAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="41" NAME="DDR3_2GB_SODIMM_CAS_n_pin" SIGNAME="DDR3_2GB_SODIMM_CAS_n_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_CAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="42" NAME="DDR3_2GB_SODIMM_WE_n_pin" SIGNAME="DDR3_2GB_SODIMM_WE_n_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_WE_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MHS_INDEX="43" MSB="2" NAME="DDR3_2GB_SODIMM_BankAddr_pin" RIGHT="0" SIGNAME="DDR3_2GB_SODIMM_BankAddr_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_BankAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="14" LSB="0" MHS_INDEX="44" MSB="14" NAME="DDR3_2GB_SODIMM_Addr_pin" RIGHT="0" SIGNAME="DDR3_2GB_SODIMM_Addr_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_Addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="31" LSB="0" MHS_INDEX="45" MSB="31" NAME="DDR3_2GB_SODIMM_DQ_pin" RIGHT="0" SIGNAME="DDR3_2GB_SODIMM_DQ_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="46" MSB="3" NAME="DDR3_2GB_SODIMM_DM_pin" RIGHT="0" SIGNAME="DDR3_2GB_SODIMM_DM_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_DM"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="47" NAME="DDR3_2GB_SODIMM_Reset_n_pin" SIGNAME="DDR3_2GB_SODIMM_Reset_n_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_Reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="48" MSB="3" NAME="DDR3_2GB_SODIMM_DQS_pin" RIGHT="0" SIGNAME="DDR3_2GB_SODIMM_DQS_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_DQS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="49" MSB="3" NAME="DDR3_2GB_SODIMM_DQS_n_pin" RIGHT="0" SIGNAME="DDR3_2GB_SODIMM_DQS_n_pin">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[memory_0]" INSTANCE="DDR3_2GB_SODIMM" PORT="DDR3_DQS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="50" NAME="RFA_AD_spi_cs_n_pin" SIGNAME="RFA_AD_spi_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="w3_ad_controller_0" PORT="RFA_AD_spi_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="51" NAME="RFA_AD_spi_sdio" SIGNAME="RFA_AD_spi_sdio">
      <CONNECTIONS>
        <CONNECTION INSTANCE="w3_ad_controller_0" PORT="RFA_AD_spi_sdio"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="52" NAME="RFA_AD_spi_sclk_pin" SIGNAME="RFA_AD_spi_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="w3_ad_controller_0" PORT="RFA_AD_spi_sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="53" NAME="RFA_AD_reset_n_pin" SIGNAME="RFA_AD_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="w3_ad_controller_0" PORT="RFA_AD_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="54" NAME="RFB_AD_spi_cs_n_pin" SIGNAME="RFB_AD_spi_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="w3_ad_controller_0" PORT="RFB_AD_spi_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="55" NAME="RFB_AD_spi_sdio" SIGNAME="RFB_AD_spi_sdio">
      <CONNECTIONS>
        <CONNECTION INSTANCE="w3_ad_controller_0" PORT="RFB_AD_spi_sdio"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="56" NAME="RFB_AD_spi_sclk_pin" SIGNAME="RFB_AD_spi_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="w3_ad_controller_0" PORT="RFB_AD_spi_sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="57" NAME="RFB_AD_reset_n_pin" SIGNAME="RFB_AD_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="w3_ad_controller_0" PORT="RFB_AD_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="58" NAME="clk_rfref_spi_cs_n_pin" SIGNAME="clk_rfref_spi_cs_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="rfref_spi_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="59" NAME="clk_rfref_spi_mosi_pin" SIGNAME="clk_rfref_spi_mosi">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="rfref_spi_mosi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="60" NAME="clk_rfref_spi_sclk_pin" SIGNAME="clk_rfref_spi_sclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="rfref_spi_sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="61" NAME="clk_rfref_spi_miso_pin" SIGNAME="clk_rfref_spi_miso">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="rfref_spi_miso"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="62" NAME="clk_rfref_func_pin" SIGNAME="net_vcc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="net_vcc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="63" NAME="clk_samp_spi_cs_n_pin" SIGNAME="clk_samp_spi_cs_n">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="samp_spi_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="64" NAME="clk_samp_spi_mosi_pin" SIGNAME="clk_samp_spi_mosi">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="samp_spi_mosi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="65" NAME="clk_samp_spi_sclk_pin" SIGNAME="clk_samp_spi_sclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="samp_spi_sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="66" NAME="clk_samp_spi_miso_pin" SIGNAME="clk_samp_spi_miso">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[clk_buffer_SPI]" INSTANCE="w3_clock_controller_0" PORT="samp_spi_miso"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="67" NAME="clk_samp_func_pin" SIGNAME="net_vcc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="net_vcc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="68" NAME="RFA_TxEn_pin" SIGNAME="RFA_TxEn">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_TxEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="69" NAME="RFA_RxEn_pin" SIGNAME="RFA_RxEn">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_RxEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="70" NAME="RFA_RxHP_pin" SIGNAME="RFA_RxHP">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_RxHP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="71" NAME="RFA_SHDN_pin" SIGNAME="RFA_SHDN">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_SHDN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="72" NAME="RFA_SPI_SCLK_pin" SIGNAME="RFA_SPI_SCLK">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_SPI_SCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="73" NAME="RFA_SPI_MOSI_pin" SIGNAME="RFA_SPI_MOSI">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_SPI_MOSI"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="74" NAME="RFA_SPI_CSn_pin" SIGNAME="RFA_SPI_CSn">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_SPI_CSn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="6" MHS_INDEX="75" MSB="0" NAME="RFA_B_pin" RIGHT="6" SIGNAME="RFA_B">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="76" NAME="RFA_LD_pin" SIGNAME="RFA_LD">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_LD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="77" NAME="RFA_PAEn_24_pin" SIGNAME="RFA_PAEn_24">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_PAEn_24"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="78" NAME="RFA_PAEn_5_pin" SIGNAME="RFA_PAEn_5">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_PAEn_5"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MHS_INDEX="79" MSB="0" NAME="RFA_AntSw_pin" RIGHT="1" SIGNAME="RFA_AntSw">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFA]" INSTANCE="radio_controller_0" PORT="RFA_AntSw"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="80" NAME="RFB_TxEn_pin" SIGNAME="RFB_TxEn">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_TxEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="81" NAME="RFB_RxEn_pin" SIGNAME="RFB_RxEn">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_RxEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="82" NAME="RFB_RxHP_pin" SIGNAME="RFB_RxHP">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_RxHP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="83" NAME="RFB_SHDN_pin" SIGNAME="RFB_SHDN">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_SHDN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="84" NAME="RFB_SPI_SCLK_pin" SIGNAME="RFB_SPI_SCLK">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_SPI_SCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="85" NAME="RFB_SPI_MOSI_pin" SIGNAME="RFB_SPI_MOSI">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_SPI_MOSI"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="86" NAME="RFB_SPI_CSn_pin" SIGNAME="RFB_SPI_CSn">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_SPI_CSn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="6" MHS_INDEX="87" MSB="0" NAME="RFB_B_pin" RIGHT="6" SIGNAME="RFB_B">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="88" NAME="RFB_LD_pin" SIGNAME="RFB_LD">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_LD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="89" NAME="RFB_PAEn_24_pin" SIGNAME="RFB_PAEn_24">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_PAEn_24"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="90" NAME="RFB_PAEn_5_pin" SIGNAME="RFB_PAEn_5">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_PAEn_5"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MHS_INDEX="91" MSB="0" NAME="RFB_AntSw_pin" RIGHT="1" SIGNAME="RFB_AntSw">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[HW_Ports_RFB]" INSTANCE="radio_controller_0" PORT="RFB_AntSw"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MHS_INDEX="92" MSB="11" NAME="RFA_AD_TRXD" RIGHT="0" SIGNAME="rfa_trxd">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_0" PORT="ad_RFA_TRXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="93" NAME="RFA_AD_TRXCLK" SIGNAME="rfa_trxclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_0" PORT="ad_RFA_TRXCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="94" NAME="RFA_AD_TRXIQ" SIGNAME="rfa_trxiq">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_0" PORT="ad_RFA_TRXIQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MHS_INDEX="95" MSB="11" NAME="RFA_AD_TXD" RIGHT="0" SIGNAME="rfa_txd">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_0" PORT="ad_RFA_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="96" NAME="RFA_AD_TXIQ" SIGNAME="rfa_txiq">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_0" PORT="ad_RFA_TXIQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="97" NAME="RFA_AD_TXCLK" SIGNAME="rfa_txclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_0" PORT="ad_RFA_TXCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MHS_INDEX="98" MSB="11" NAME="RFB_AD_TRXD" RIGHT="0" SIGNAME="rfb_trxd">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_0" PORT="ad_RFB_TRXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="99" NAME="RFB_AD_TRXCLK" SIGNAME="rfb_trxclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_0" PORT="ad_RFB_TRXCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="100" NAME="RFB_AD_TRXIQ" SIGNAME="rfb_trxiq">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_0" PORT="ad_RFB_TRXIQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MHS_INDEX="101" MSB="11" NAME="RFB_AD_TXD" RIGHT="0" SIGNAME="rfb_txd">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_0" PORT="ad_RFB_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="102" NAME="RFB_AD_TXIQ" SIGNAME="rfb_txiq">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_0" PORT="ad_RFB_TXIQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="103" NAME="RFB_AD_TXCLK" SIGNAME="rfb_txclk">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[ext_ad_ports]" INSTANCE="w3_ad_bridge_0" PORT="ad_RFB_TXCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="9" LSB="0" MHS_INDEX="104" MSB="9" NAME="RFA_RSSI_D" RIGHT="0" SIGNAME="RFA_RSSI_D">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rssi_anta"/>
        <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="rssi_in_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="9" LSB="0" MHS_INDEX="105" MSB="9" NAME="RFB_RSSI_D" RIGHT="0" SIGNAME="RFB_RSSI_D">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rssi_antb"/>
        <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="rssi_in_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="106" NAME="RF_RSSI_CLK" SIGNAME="rssi_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rssi_clk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="107" NAME="RF_RSSI_PD" SIGNAME="net_gnd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="net_gnd"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="80000000" DIFFPOLARITY="P" DIR="I" MHS_INDEX="108" NAME="samp_clk_p_pin" SIGIS="CLK" SIGNAME="ad_refclk_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKIN"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="80000000" DIFFPOLARITY="N" DIR="I" MHS_INDEX="109" NAME="samp_clk_n_pin" SIGIS="CLK" SIGNAME="ad_refclk_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKIN"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIFFPOLARITY="P" DIR="I" MHS_INDEX="110" NAME="osc200_p_pin" SIGIS="CLK" SIGNAME="osc200_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_generator_asyncClks" PORT="CLKIN"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIFFPOLARITY="N" DIR="I" MHS_INDEX="111" NAME="osc200_n_pin" SIGIS="CLK" SIGNAME="osc200_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_generator_asyncClks" PORT="CLKIN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="112" NAME="rst_1_sys_rst_pin" RSTPOLARITY="1" SIGIS="RST" SIGNAME="sys_rst_s">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="RST"/>
        <CONNECTION INSTANCE="clock_generator_asyncClks" PORT="RST"/>
        <CONNECTION INSTANCE="clock_generator_MPMC_Clocks" PORT="RST"/>
        <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Ext_Reset_In"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="8" MHS_INDEX="113" MSB="0" NAME="debug" RIGHT="8" SIGNAME="debug_tx_pktrunning &amp; debug_rx_payload &amp; debug_pktDetOut &amp; rx_int_goodpkt &amp; rx_int_badpkt &amp; rx_int_goodheader &amp; ofdm_txrx_mimo_plbw_0_rx_int_badheader &amp; debug_pktDetRSSI &amp; debug_pktDetAutoCorr">
      <SIGNALS>
        <SIGNAL NAME="debug_tx_pktrunning"/>
        <SIGNAL NAME="debug_rx_payload"/>
        <SIGNAL NAME="debug_pktDetOut"/>
        <SIGNAL NAME="rx_int_goodpkt"/>
        <SIGNAL NAME="rx_int_badpkt"/>
        <SIGNAL NAME="rx_int_goodheader"/>
        <SIGNAL NAME="ofdm_txrx_mimo_plbw_0_rx_int_badheader"/>
        <SIGNAL NAME="debug_pktDetRSSI"/>
        <SIGNAL NAME="debug_pktDetAutoCorr"/>
      </SIGNALS>
      <CONNECTIONS>
        <CONNECTION INSTANCE="debug_tx_pktrunning &amp; debug_rx_payload &amp; debug_pktDetOut &amp; rx_int_goodpkt &amp; rx_int_badpkt &amp; rx_int_goodheader &amp; ofdm_txrx_mimo_plbw_0_rx_int_badheader &amp; debug_pktDetRSSI &amp; debug_pktDetAutoCorr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="114" NAME="debug_chipscopetrig_pin" SIGNAME="debug_chipscopetrig">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="debug_chipscopetrig1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="115" NAME="tx_running_d0_pin" SIGNAME="tx_running_d0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_pktrunning_d0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MHS_INDEX="116" MSB="0" NAME="debug_GPIO_out_pin" RIGHT="3" SIGNAME="debug_GPIO_out">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[gpio_0]" INSTANCE="debugOutputs" PORT="GPIO_IO_O"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE HWVERSION="8.20.b" INSTANCE="microblaze_0" IPTYPE="PROCESSOR" MHS_INDEX="0" MODCLASS="PROCESSOR" MODTYPE="microblaze" PROCTYPE="MICROBLAZE">
      <DESCRIPTION TYPE="SHORT">MicroBlaze</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The MicroBlaze 32 bit soft processor</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/doc/microblaze.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_SCO" TYPE="integer" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_FREQ" TYPE="integer" VALUE="160000000"/>
        <PARAMETER MPD_INDEX="2" NAME="C_DATA_SIZE" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="3" NAME="C_DYNAMIC_BUS_SIZING" TYPE="integer" VALUE="1"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_INSTANCE" TYPE="string" VALUE="microblaze_0"/>
        <PARAMETER MPD_INDEX="6" NAME="C_AVOID_PRIMITIVES" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="7" NAME="C_FAULT_TOLERANT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Fault Tolerance Support</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_ECC_USE_CE_EXCEPTION" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="9" NAME="C_LOCKSTEP_SLAVE" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="10" NAME="C_ENDIANNESS" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="11" NAME="C_AREA_OPTIMIZED" TYPE="integer" VALUE="0">
          <DESCRIPTION>Select implementation to optimize area (with lower instruction throughput)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_OPTIMIZATION" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="13" NAME="C_INTERCONNECT" TYPE="integer" VALUE="1">
          <DESCRIPTION>Select Bus Interfaces</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_STREAM_INTERCONNECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Select Stream Interfaces</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="15" NAME="C_DPLB_DWIDTH" TYPE="integer" VALUE="64"/>
        <PARAMETER MPD_INDEX="16" NAME="C_DPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="17" NAME="C_DPLB_BURST_EN" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="18" NAME="C_DPLB_P2P" TYPE="integer" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_IPLB_DWIDTH" TYPE="integer" VALUE="64"/>
        <PARAMETER MPD_INDEX="20" NAME="C_IPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="21" NAME="C_IPLB_BURST_EN" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="22" NAME="C_IPLB_P2P" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="23" NAME="C_M_AXI_DP_SUPPORTS_THREADS" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="24" NAME="C_M_AXI_DP_THREAD_ID_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="25" NAME="C_M_AXI_DP_SUPPORTS_READ" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="26" NAME="C_M_AXI_DP_SUPPORTS_WRITE" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="27" NAME="C_M_AXI_DP_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="28" NAME="C_M_AXI_DP_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="29" NAME="C_M_AXI_DP_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="30" NAME="C_M_AXI_DP_PROTOCOL" TYPE="string" VALUE="AXI4LITE"/>
        <PARAMETER MPD_INDEX="31" NAME="C_M_AXI_DP_EXCLUSIVE_ACCESS" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="32" NAME="C_INTERCONNECT_M_AXI_DP_READ_ISSUING" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="33" NAME="C_INTERCONNECT_M_AXI_DP_WRITE_ISSUING" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="34" NAME="C_M_AXI_IP_SUPPORTS_THREADS" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="35" NAME="C_M_AXI_IP_THREAD_ID_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="36" NAME="C_M_AXI_IP_SUPPORTS_READ" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="37" NAME="C_M_AXI_IP_SUPPORTS_WRITE" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="38" NAME="C_M_AXI_IP_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="39" NAME="C_M_AXI_IP_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="40" NAME="C_M_AXI_IP_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="41" NAME="C_M_AXI_IP_PROTOCOL" TYPE="string" VALUE="AXI4LITE"/>
        <PARAMETER MPD_INDEX="42" NAME="C_INTERCONNECT_M_AXI_IP_READ_ISSUING" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="43" NAME="C_D_AXI" TYPE="integer" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="44" NAME="C_D_PLB" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="45" NAME="C_D_LMB" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="46" NAME="C_I_AXI" TYPE="integer" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="47" NAME="C_I_PLB" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="48" NAME="C_I_LMB" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="49" NAME="C_USE_MSR_INSTR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Additional Machine Status Register Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="50" NAME="C_USE_PCMP_INSTR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Pattern Comparator</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="51" NAME="C_USE_BARREL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Barrel Shifter</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="52" NAME="C_USE_DIV" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Integer Divider</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="53" NAME="C_USE_HW_MUL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Integer Multiplier</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="54" NAME="C_USE_FPU" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Floating Point Unit</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="55" NAME="C_UNALIGNED_EXCEPTIONS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Unaligned Data Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="56" NAME="C_ILL_OPCODE_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Illegal Instruction Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="57" NAME="C_M_AXI_I_BUS_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Instruction-side AXI Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="58" NAME="C_M_AXI_D_BUS_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Data-side AXI Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="59" NAME="C_IPLB_BUS_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Instruction-side PLB Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="60" NAME="C_DPLB_BUS_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Data-side PLB Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="61" NAME="C_DIV_ZERO_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Integer Divide Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="62" NAME="C_FPU_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Floating Point Unit Exceptions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="63" NAME="C_FSL_EXCEPTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Stream Exception</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="64" NAME="C_USE_STACK_PROTECTION" TYPE="integer" VALUE="0">
          <DESCRIPTION>&lt;qt&gt;Enable stack protection&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="65" NAME="C_PVR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Specifies Processor Version Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="7" MPD_INDEX="66" MSB="0" NAME="C_PVR_USER1" TYPE="std_logic_vector" VALUE="0x00">
          <DESCRIPTION>Specify USER1 Bits in Processor Version Register</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="31" MPD_INDEX="67" MSB="0" NAME="C_PVR_USER2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Specify USER2 Bits in Processor Version Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="68" NAME="C_DEBUG_ENABLED" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable MicroBlaze Debug Module Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="69" NAME="C_NUMBER_OF_PC_BRK" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of PC Breakpoints </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="70" NAME="C_NUMBER_OF_RD_ADDR_BRK" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Read Address Watchpoints </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="71" NAME="C_NUMBER_OF_WR_ADDR_BRK" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Write Address Watchpoints </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="72" NAME="C_INTERRUPT_IS_EDGE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Sense Interrupt on Edge vs. Level </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="73" NAME="C_EDGE_IS_POSITIVE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Sense Interrupt on Rising vs. Falling Edge </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="74" NAME="C_RESET_MSR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Specify Reset Value for Select MSR Bits</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="75" NAME="C_OPCODE_0x0_ILLEGAL" TYPE="integer" VALUE="0">
          <DESCRIPTION>&lt;qt&gt;Generate Illegal Instruction Exception for NULL Instruction&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="76" NAME="C_FSL_LINKS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Stream Links </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="77" NAME="C_FSL_DATA_SIZE" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="78" NAME="C_USE_EXTENDED_FSL_INSTR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Additional Stream Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="79" NAME="C_M0_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="80" NAME="C_S0_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="81" NAME="C_M1_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="82" NAME="C_S1_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="83" NAME="C_M2_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="84" NAME="C_S2_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="85" NAME="C_M3_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="86" NAME="C_S3_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="87" NAME="C_M4_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="88" NAME="C_S4_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="89" NAME="C_M5_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="90" NAME="C_S5_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="91" NAME="C_M6_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="92" NAME="C_S6_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="93" NAME="C_M7_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="94" NAME="C_S7_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="95" NAME="C_M8_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="96" NAME="C_S8_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="97" NAME="C_M9_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="98" NAME="C_S9_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="99" NAME="C_M10_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="100" NAME="C_S10_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="101" NAME="C_M11_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="102" NAME="C_S11_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="103" NAME="C_M12_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="104" NAME="C_S12_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="105" NAME="C_M13_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="106" NAME="C_S13_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="107" NAME="C_M14_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="108" NAME="C_S14_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="109" NAME="C_M15_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="110" NAME="C_S15_AXIS_PROTOCOL" TYPE="string" VALUE="GENERIC"/>
        <PARAMETER MPD_INDEX="111" NAME="C_M0_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="112" NAME="C_S0_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="113" NAME="C_M1_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="114" NAME="C_S1_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="115" NAME="C_M2_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="116" NAME="C_S2_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="117" NAME="C_M3_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="118" NAME="C_S3_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="119" NAME="C_M4_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="120" NAME="C_S4_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="121" NAME="C_M5_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="122" NAME="C_S5_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="123" NAME="C_M6_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="124" NAME="C_S6_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="125" NAME="C_M7_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="126" NAME="C_S7_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="127" NAME="C_M8_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="128" NAME="C_S8_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="129" NAME="C_M9_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="130" NAME="C_S9_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="131" NAME="C_M10_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="132" NAME="C_S10_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="133" NAME="C_M11_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="134" NAME="C_S11_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="135" NAME="C_M12_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="136" NAME="C_S12_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="137" NAME="C_M13_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="138" NAME="C_S13_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="139" NAME="C_M14_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="140" NAME="C_S14_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="141" NAME="C_M15_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="142" NAME="C_S15_AXIS_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ADDRESS="NONE" MPD_INDEX="143" NAME="C_ICACHE_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="NONE" MPD_INDEX="144" NAME="C_ICACHE_HIGHADDR" TYPE="std_logic_vector" VALUE="0x3FFFFFFF">
          <DESCRIPTION>High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="145" NAME="C_USE_ICACHE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Instruction Cache </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="146" NAME="C_ALLOW_ICACHE_WR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Writes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="147" NAME="C_ADDR_TAG_BITS" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="148" NAME="C_CACHE_BYTE_SIZE" TYPE="integer" VALUE="8192">
          <DESCRIPTION>Size in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="149" NAME="C_ICACHE_USE_FSL" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="150" NAME="C_ICACHE_LINE_LEN" TYPE="integer" VALUE="4">
          <DESCRIPTION>Line Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="151" NAME="C_ICACHE_ALWAYS_USED" TYPE="integer" VALUE="0">
          <DESCRIPTION>Use Cache Links for All Memory Accesses </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="152" NAME="C_ICACHE_INTERFACE" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="153" NAME="C_ICACHE_VICTIMS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Victims</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="154" NAME="C_ICACHE_STREAMS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Streams</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="155" NAME="C_ICACHE_FORCE_TAG_LUTRAM" TYPE="integer" VALUE="0">
          <DESCRIPTION>Use Distributed RAM for Tags</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="156" NAME="C_ICACHE_DATA_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="157" NAME="C_M_AXI_IC_SUPPORTS_THREADS" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="158" NAME="C_M_AXI_IC_THREAD_ID_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="159" NAME="C_M_AXI_IC_SUPPORTS_READ" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="160" NAME="C_M_AXI_IC_SUPPORTS_WRITE" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="161" NAME="C_M_AXI_IC_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="162" NAME="C_M_AXI_IC_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="163" NAME="C_M_AXI_IC_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="164" NAME="C_M_AXI_IC_PROTOCOL" TYPE="string" VALUE="AXI4"/>
        <PARAMETER MPD_INDEX="165" NAME="C_M_AXI_IC_USER_VALUE" TYPE="integer" VALUE="0b11111"/>
        <PARAMETER MPD_INDEX="166" NAME="C_M_AXI_IC_SUPPORTS_USER_SIGNALS" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="167" NAME="C_M_AXI_IC_AWUSER_WIDTH" TYPE="integer" VALUE="5"/>
        <PARAMETER MPD_INDEX="168" NAME="C_M_AXI_IC_ARUSER_WIDTH" TYPE="integer" VALUE="5"/>
        <PARAMETER MPD_INDEX="169" NAME="C_M_AXI_IC_WUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="170" NAME="C_M_AXI_IC_RUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="171" NAME="C_M_AXI_IC_BUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="172" NAME="C_INTERCONNECT_M_AXI_IC_READ_ISSUING" TYPE="integer" VALUE="2"/>
        <PARAMETER ADDRESS="NONE" MPD_INDEX="173" NAME="C_DCACHE_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="NONE" MPD_INDEX="174" NAME="C_DCACHE_HIGHADDR" TYPE="std_logic_vector" VALUE="0x3FFFFFFF">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="175" NAME="C_USE_DCACHE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Data Cache</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="176" NAME="C_ALLOW_DCACHE_WR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Writes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="177" NAME="C_DCACHE_ADDR_TAG" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="178" NAME="C_DCACHE_BYTE_SIZE" TYPE="integer" VALUE="8192">
          <DESCRIPTION>Size in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="179" NAME="C_DCACHE_USE_FSL" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="180" NAME="C_DCACHE_LINE_LEN" TYPE="integer" VALUE="4">
          <DESCRIPTION>Line Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="181" NAME="C_DCACHE_ALWAYS_USED" TYPE="integer" VALUE="0">
          <DESCRIPTION>Use Cache Links for All Memory Accesses </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="182" NAME="C_DCACHE_INTERFACE" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="183" NAME="C_DCACHE_USE_WRITEBACK" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Write-back Storage Policy</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="184" NAME="C_DCACHE_VICTIMS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Victims</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="185" NAME="C_DCACHE_FORCE_TAG_LUTRAM" TYPE="integer" VALUE="0">
          <DESCRIPTION>Use Distributed RAM for Tags</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="186" NAME="C_DCACHE_DATA_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="187" NAME="C_M_AXI_DC_SUPPORTS_THREADS" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="188" NAME="C_M_AXI_DC_THREAD_ID_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="189" NAME="C_M_AXI_DC_SUPPORTS_READ" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="190" NAME="C_M_AXI_DC_SUPPORTS_WRITE" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="191" NAME="C_M_AXI_DC_SUPPORTS_NARROW_BURST" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="192" NAME="C_M_AXI_DC_DATA_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="193" NAME="C_M_AXI_DC_ADDR_WIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="194" NAME="C_M_AXI_DC_PROTOCOL" TYPE="string" VALUE="AXI4"/>
        <PARAMETER MPD_INDEX="195" NAME="C_M_AXI_DC_EXCLUSIVE_ACCESS" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="196" NAME="C_M_AXI_DC_USER_VALUE" TYPE="integer" VALUE="0b11111"/>
        <PARAMETER MPD_INDEX="197" NAME="C_M_AXI_DC_SUPPORTS_USER_SIGNALS" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="198" NAME="C_M_AXI_DC_AWUSER_WIDTH" TYPE="integer" VALUE="5"/>
        <PARAMETER MPD_INDEX="199" NAME="C_M_AXI_DC_ARUSER_WIDTH" TYPE="integer" VALUE="5"/>
        <PARAMETER MPD_INDEX="200" NAME="C_M_AXI_DC_WUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="201" NAME="C_M_AXI_DC_RUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="202" NAME="C_M_AXI_DC_BUSER_WIDTH" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="203" NAME="C_INTERCONNECT_M_AXI_DC_READ_ISSUING" TYPE="integer" VALUE="2"/>
        <PARAMETER MPD_INDEX="204" NAME="C_INTERCONNECT_M_AXI_DC_WRITE_ISSUING" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="205" NAME="C_USE_MMU" TYPE="integer" VALUE="0">
          <DESCRIPTION>Memory Management</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="206" NAME="C_MMU_DTLB_SIZE" TYPE="integer" VALUE="4">
          <DESCRIPTION>Data Shadow Translation Look-Aside Buffer Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="207" NAME="C_MMU_ITLB_SIZE" TYPE="integer" VALUE="2">
          <DESCRIPTION>Instruction Shadow Translation Look-Aside Buffer Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="208" NAME="C_MMU_TLB_ACCESS" TYPE="integer" VALUE="3">
          <DESCRIPTION>Enable Access to Memory Management Special Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="209" NAME="C_MMU_ZONES" TYPE="integer" VALUE="16">
          <DESCRIPTION>Number of Memory Protection Zones</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="210" NAME="C_MMU_PRIVILEGED_INSTR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Privileged Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="211" NAME="C_USE_INTERRUPT" TYPE="integer" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="212" NAME="C_USE_EXT_BRK" TYPE="integer" VALUE="1"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="213" NAME="C_USE_EXT_NM_BRK" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="214" NAME="C_USE_BRANCH_TARGET_CACHE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Branch Target Cache</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="215" NAME="C_BRANCH_TARGET_CACHE_SIZE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Branch Target Cache Size</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="MB_RESET" SIGIS="RST" SIGNAME="mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="MB_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB:IPLB:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="CLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB:ILMB" DEF_SIGNAME="dlmb_LMB_Rst" DIR="I" MPD_INDEX="1" NAME="RESET" SIGIS="RST" SIGNAME="dlmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="3" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="Ext_BRK" DIR="I" MPD_INDEX="4" NAME="EXT_BRK" SIGNAME="Ext_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_0" PORT="Ext_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="Ext_NM_BRK" DIR="I" MPD_INDEX="5" NAME="EXT_NM_BRK" SIGNAME="Ext_NM_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_0" PORT="Ext_NM_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="6" NAME="DBG_STOP" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="7" NAME="MB_Halted" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="8" NAME="MB_Error" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="4095" MPD_INDEX="9" MSB="0" NAME="LOCKSTEP_MASTER_OUT" RIGHT="4095" SIGNAME="__NOC__" VECFORMULA="[0:4095]"/>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="4095" MPD_INDEX="10" MSB="0" NAME="LOCKSTEP_SLAVE_IN" RIGHT="4095" SIGNAME="__NOC__" VECFORMULA="[0:4095]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="4095" MPD_INDEX="11" MSB="0" NAME="LOCKSTEP_OUT" RIGHT="4095" SIGNAME="__NOC__" VECFORMULA="[0:4095]"/>
        <PORT BUS="ILMB" DEF_SIGNAME="ilmb_LMB_ReadDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="12" MSB="0" NAME="INSTR" RIGHT="31" SIGNAME="ilmb_LMB_ReadDBus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_READDBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="ilmb_LMB_Ready" DIR="I" MPD_INDEX="13" NAME="IREADY" SIGNAME="ilmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="ilmb_LMB_Wait" DIR="I" MPD_INDEX="14" NAME="IWAIT" SIGNAME="ilmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_WAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="ilmb_LMB_CE" DIR="I" MPD_INDEX="15" NAME="ICE" SIGNAME="ilmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="ilmb_LMB_UE" DIR="I" MPD_INDEX="16" NAME="IUE" SIGNAME="ilmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="ilmb_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="17" MSB="0" NAME="INSTR_ADDR" RIGHT="31" SIGNAME="ilmb_M_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="M_ABUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="ilmb_M_ReadStrobe" DIR="O" MPD_INDEX="18" NAME="IFETCH" SIGNAME="ilmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="M_READSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="ILMB" DEF_SIGNAME="ilmb_M_AddrStrobe" DIR="O" MPD_INDEX="19" NAME="I_AS" SIGNAME="ilmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="M_ADDRSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_ABort" DIR="O" MPD_INDEX="20" NAME="IPLB_M_ABort" SIGNAME="plb_primary_M_ABort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="21" MSB="0" NAME="IPLB_M_ABus" RIGHT="31" SIGNAME="plb_primary_M_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="22" MSB="0" NAME="IPLB_M_UABus" RIGHT="31" SIGNAME="plb_primary_M_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="23" MSB="0" NAME="IPLB_M_BE" RIGHT="7" SIGNAME="plb_primary_M_BE" VECFORMULA="[0:(C_IPLB_DWIDTH-1)/8]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_busLock" DIR="O" MPD_INDEX="24" NAME="IPLB_M_busLock" SIGNAME="plb_primary_M_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_lockErr" DIR="O" MPD_INDEX="25" NAME="IPLB_M_lockErr" SIGNAME="plb_primary_M_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="26" MSB="0" NAME="IPLB_M_MSize" RIGHT="1" SIGNAME="plb_primary_M_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_priority" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="IPLB_M_priority" RIGHT="1" SIGNAME="plb_primary_M_priority" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_priority"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_rdBurst" DIR="O" MPD_INDEX="28" NAME="IPLB_M_rdBurst" SIGNAME="plb_primary_M_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_request" DIR="O" MPD_INDEX="29" NAME="IPLB_M_request" SIGNAME="plb_primary_M_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_RNW" DIR="O" MPD_INDEX="30" NAME="IPLB_M_RNW" SIGNAME="plb_primary_M_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="31" MSB="0" NAME="IPLB_M_size" RIGHT="3" SIGNAME="plb_primary_M_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="32" MSB="0" NAME="IPLB_M_TAttribute" RIGHT="15" SIGNAME="plb_primary_M_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="33" MSB="0" NAME="IPLB_M_type" RIGHT="2" SIGNAME="plb_primary_M_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_wrBurst" DIR="O" MPD_INDEX="34" NAME="IPLB_M_wrBurst" SIGNAME="plb_primary_M_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_M_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="35" MSB="0" NAME="IPLB_M_wrDBus" RIGHT="63" SIGNAME="plb_primary_M_wrDBus" VECFORMULA="[0:C_IPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MBusy" DIR="I" MPD_INDEX="36" NAME="IPLB_MBusy" SIGNAME="plb_primary_PLB_MBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MRdErr" DIR="I" MPD_INDEX="37" NAME="IPLB_MRdErr" SIGNAME="plb_primary_PLB_MRdErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MWrErr" DIR="I" MPD_INDEX="38" NAME="IPLB_MWrErr" SIGNAME="plb_primary_PLB_MWrErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MIRQ" DIR="I" MPD_INDEX="39" NAME="IPLB_MIRQ" SIGNAME="plb_primary_PLB_MIRQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MWrBTerm" DIR="I" MPD_INDEX="40" NAME="IPLB_MWrBTerm" SIGNAME="plb_primary_PLB_MWrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MWrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MWrDAck" DIR="I" MPD_INDEX="41" NAME="IPLB_MWrDAck" SIGNAME="plb_primary_PLB_MWrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MWrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MAddrAck" DIR="I" MPD_INDEX="42" NAME="IPLB_MAddrAck" SIGNAME="plb_primary_PLB_MAddrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MAddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MRdBTerm" DIR="I" MPD_INDEX="43" NAME="IPLB_MRdBTerm" SIGNAME="plb_primary_PLB_MRdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MRdDAck" DIR="I" MPD_INDEX="44" NAME="IPLB_MRdDAck" SIGNAME="plb_primary_PLB_MRdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MRdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="45" MSB="0" NAME="IPLB_MRdDBus" RIGHT="63" SIGNAME="plb_primary_PLB_MRdDBus" VECFORMULA="[0:C_IPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MRdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="46" MSB="0" NAME="IPLB_MRdWdAddr" RIGHT="3" SIGNAME="plb_primary_PLB_MRdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MRearbitrate" DIR="I" MPD_INDEX="47" NAME="IPLB_MRearbitrate" SIGNAME="plb_primary_PLB_MRearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MSSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="48" MSB="0" NAME="IPLB_MSSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="IPLB" DEF_SIGNAME="plb_primary_PLB_MTimeout" DIR="I" MPD_INDEX="49" NAME="IPLB_MTimeout" SIGNAME="plb_primary_PLB_MTimeout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MTimeout"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="dlmb_LMB_ReadDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="DATA_READ" RIGHT="31" SIGNAME="dlmb_LMB_ReadDBus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_READDBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="dlmb_LMB_Ready" DIR="I" MPD_INDEX="51" NAME="DREADY" SIGNAME="dlmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="dlmb_LMB_Wait" DIR="I" MPD_INDEX="52" NAME="DWAIT" SIGNAME="dlmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_WAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="dlmb_LMB_CE" DIR="I" MPD_INDEX="53" NAME="DCE" SIGNAME="dlmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="dlmb_LMB_UE" DIR="I" MPD_INDEX="54" NAME="DUE" SIGNAME="dlmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="dlmb_M_DBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="55" MSB="0" NAME="DATA_WRITE" RIGHT="31" SIGNAME="dlmb_M_DBus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="M_DBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="dlmb_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="56" MSB="0" NAME="DATA_ADDR" RIGHT="31" SIGNAME="dlmb_M_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="M_ABUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="dlmb_M_AddrStrobe" DIR="O" MPD_INDEX="57" NAME="D_AS" SIGNAME="dlmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="M_ADDRSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="dlmb_M_ReadStrobe" DIR="O" MPD_INDEX="58" NAME="READ_STROBE" SIGNAME="dlmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="M_READSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="dlmb_M_WriteStrobe" DIR="O" MPD_INDEX="59" NAME="WRITE_STROBE" SIGNAME="dlmb_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="M_WRITESTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DLMB" DEF_SIGNAME="dlmb_M_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="60" MSB="0" NAME="BYTE_ENABLE" RIGHT="3" SIGNAME="dlmb_M_BE" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_ABort" DIR="O" MPD_INDEX="61" NAME="DPLB_M_ABort" SIGNAME="plb_primary_M_ABort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="62" MSB="0" NAME="DPLB_M_ABus" RIGHT="31" SIGNAME="plb_primary_M_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="63" MSB="0" NAME="DPLB_M_UABus" RIGHT="31" SIGNAME="plb_primary_M_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="64" MSB="0" NAME="DPLB_M_BE" RIGHT="7" SIGNAME="plb_primary_M_BE" VECFORMULA="[0:(C_DPLB_DWIDTH-1)/8]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_busLock" DIR="O" MPD_INDEX="65" NAME="DPLB_M_busLock" SIGNAME="plb_primary_M_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_lockErr" DIR="O" MPD_INDEX="66" NAME="DPLB_M_lockErr" SIGNAME="plb_primary_M_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="67" MSB="0" NAME="DPLB_M_MSize" RIGHT="1" SIGNAME="plb_primary_M_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_priority" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="68" MSB="0" NAME="DPLB_M_priority" RIGHT="1" SIGNAME="plb_primary_M_priority" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_priority"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_rdBurst" DIR="O" MPD_INDEX="69" NAME="DPLB_M_rdBurst" SIGNAME="plb_primary_M_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_request" DIR="O" MPD_INDEX="70" NAME="DPLB_M_request" SIGNAME="plb_primary_M_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_RNW" DIR="O" MPD_INDEX="71" NAME="DPLB_M_RNW" SIGNAME="plb_primary_M_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="72" MSB="0" NAME="DPLB_M_size" RIGHT="3" SIGNAME="plb_primary_M_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="73" MSB="0" NAME="DPLB_M_TAttribute" RIGHT="15" SIGNAME="plb_primary_M_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="74" MSB="0" NAME="DPLB_M_type" RIGHT="2" SIGNAME="plb_primary_M_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_wrBurst" DIR="O" MPD_INDEX="75" NAME="DPLB_M_wrBurst" SIGNAME="plb_primary_M_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_M_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="76" MSB="0" NAME="DPLB_M_wrDBus" RIGHT="63" SIGNAME="plb_primary_M_wrDBus" VECFORMULA="[0:C_DPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MBusy" DIR="I" MPD_INDEX="77" NAME="DPLB_MBusy" SIGNAME="plb_primary_PLB_MBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MRdErr" DIR="I" MPD_INDEX="78" NAME="DPLB_MRdErr" SIGNAME="plb_primary_PLB_MRdErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MWrErr" DIR="I" MPD_INDEX="79" NAME="DPLB_MWrErr" SIGNAME="plb_primary_PLB_MWrErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MIRQ" DIR="I" MPD_INDEX="80" NAME="DPLB_MIRQ" SIGNAME="plb_primary_PLB_MIRQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MWrBTerm" DIR="I" MPD_INDEX="81" NAME="DPLB_MWrBTerm" SIGNAME="plb_primary_PLB_MWrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MWrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MWrDAck" DIR="I" MPD_INDEX="82" NAME="DPLB_MWrDAck" SIGNAME="plb_primary_PLB_MWrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MWrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MAddrAck" DIR="I" MPD_INDEX="83" NAME="DPLB_MAddrAck" SIGNAME="plb_primary_PLB_MAddrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MAddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MRdBTerm" DIR="I" MPD_INDEX="84" NAME="DPLB_MRdBTerm" SIGNAME="plb_primary_PLB_MRdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MRdDAck" DIR="I" MPD_INDEX="85" NAME="DPLB_MRdDAck" SIGNAME="plb_primary_PLB_MRdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MRdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="86" MSB="0" NAME="DPLB_MRdDBus" RIGHT="63" SIGNAME="plb_primary_PLB_MRdDBus" VECFORMULA="[0:C_DPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MRdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="87" MSB="0" NAME="DPLB_MRdWdAddr" RIGHT="3" SIGNAME="plb_primary_PLB_MRdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MRearbitrate" DIR="I" MPD_INDEX="88" NAME="DPLB_MRearbitrate" SIGNAME="plb_primary_PLB_MRearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MSSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="89" MSB="0" NAME="DPLB_MSSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DPLB" DEF_SIGNAME="plb_primary_PLB_MTimeout" DIR="I" MPD_INDEX="90" NAME="DPLB_MTimeout" SIGNAME="plb_primary_PLB_MTimeout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MTimeout"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="91" NAME="M_AXI_IP_AWID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="92" MSB="31" NAME="M_AXI_IP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="93" MSB="7" NAME="M_AXI_IP_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="94" MSB="2" NAME="M_AXI_IP_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="95" MSB="1" NAME="M_AXI_IP_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="96" NAME="M_AXI_IP_AWLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="97" MSB="3" NAME="M_AXI_IP_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="98" MSB="2" NAME="M_AXI_IP_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="99" MSB="3" NAME="M_AXI_IP_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="M_AXI_IP_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="101" NAME="M_AXI_IP_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="102" MSB="31" NAME="M_AXI_IP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="103" MSB="3" NAME="M_AXI_IP_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_M_AXI_IP_DATA_WIDTH/8)-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="104" NAME="M_AXI_IP_WLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="105" NAME="M_AXI_IP_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="106" NAME="M_AXI_IP_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="107" NAME="M_AXI_IP_BID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="108" MSB="1" NAME="M_AXI_IP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="109" NAME="M_AXI_IP_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="110" NAME="M_AXI_IP_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="111" NAME="M_AXI_IP_ARID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="112" MSB="31" NAME="M_AXI_IP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="113" MSB="7" NAME="M_AXI_IP_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="114" MSB="2" NAME="M_AXI_IP_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="115" MSB="1" NAME="M_AXI_IP_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="116" NAME="M_AXI_IP_ARLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="117" MSB="3" NAME="M_AXI_IP_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="118" MSB="2" NAME="M_AXI_IP_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="119" MSB="3" NAME="M_AXI_IP_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="120" NAME="M_AXI_IP_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="121" NAME="M_AXI_IP_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="122" NAME="M_AXI_IP_RID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="123" MSB="31" NAME="M_AXI_IP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IP_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="124" MSB="1" NAME="M_AXI_IP_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="125" NAME="M_AXI_IP_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="126" NAME="M_AXI_IP_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="127" NAME="M_AXI_IP_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="128" NAME="M_AXI_DP_AWID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="129" MSB="31" NAME="M_AXI_DP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DP_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="130" MSB="7" NAME="M_AXI_DP_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="131" MSB="2" NAME="M_AXI_DP_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="132" MSB="1" NAME="M_AXI_DP_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="133" NAME="M_AXI_DP_AWLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="134" MSB="3" NAME="M_AXI_DP_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="135" MSB="2" NAME="M_AXI_DP_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="136" MSB="3" NAME="M_AXI_DP_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="137" NAME="M_AXI_DP_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="138" NAME="M_AXI_DP_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="139" MSB="31" NAME="M_AXI_DP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DP_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="140" MSB="3" NAME="M_AXI_DP_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_M_AXI_DP_DATA_WIDTH/8)-1):0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="141" NAME="M_AXI_DP_WLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="142" NAME="M_AXI_DP_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="143" NAME="M_AXI_DP_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="144" NAME="M_AXI_DP_BID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="145" MSB="1" NAME="M_AXI_DP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="146" NAME="M_AXI_DP_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="147" NAME="M_AXI_DP_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="148" NAME="M_AXI_DP_ARID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="149" MSB="31" NAME="M_AXI_DP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DP_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="150" MSB="7" NAME="M_AXI_DP_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="151" MSB="2" NAME="M_AXI_DP_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="152" MSB="1" NAME="M_AXI_DP_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="153" NAME="M_AXI_DP_ARLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="154" MSB="3" NAME="M_AXI_DP_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="155" MSB="2" NAME="M_AXI_DP_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="156" MSB="3" NAME="M_AXI_DP_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="157" NAME="M_AXI_DP_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="158" NAME="M_AXI_DP_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="159" NAME="M_AXI_DP_RID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DP_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="160" MSB="31" NAME="M_AXI_DP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DP_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="161" MSB="1" NAME="M_AXI_DP_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="162" NAME="M_AXI_DP_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="163" NAME="M_AXI_DP_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DP" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="164" NAME="M_AXI_DP_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="165" NAME="M_AXI_IC_AWID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="166" MSB="31" NAME="M_AXI_IC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="167" MSB="7" NAME="M_AXI_IC_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="168" MSB="2" NAME="M_AXI_IC_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="169" MSB="1" NAME="M_AXI_IC_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="170" NAME="M_AXI_IC_AWLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="171" MSB="3" NAME="M_AXI_IC_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="172" MSB="2" NAME="M_AXI_IC_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="173" MSB="3" NAME="M_AXI_IC_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="174" NAME="M_AXI_IC_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="175" NAME="M_AXI_IC_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="176" MSB="4" NAME="M_AXI_IC_AWUSER" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_AWUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="177" MSB="31" NAME="M_AXI_IC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="178" MSB="3" NAME="M_AXI_IC_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_M_AXI_IC_DATA_WIDTH/8)-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="179" NAME="M_AXI_IC_WLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="180" NAME="M_AXI_IC_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="181" NAME="M_AXI_IC_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="182" NAME="M_AXI_IC_WUSER" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_WUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="183" NAME="M_AXI_IC_BID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="184" MSB="1" NAME="M_AXI_IC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="185" NAME="M_AXI_IC_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="186" NAME="M_AXI_IC_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="187" NAME="M_AXI_IC_BUSER" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_BUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="188" NAME="M_AXI_IC_ARID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="189" MSB="31" NAME="M_AXI_IC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="190" MSB="7" NAME="M_AXI_IC_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="191" MSB="2" NAME="M_AXI_IC_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="192" MSB="1" NAME="M_AXI_IC_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="193" NAME="M_AXI_IC_ARLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="194" MSB="3" NAME="M_AXI_IC_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="195" MSB="2" NAME="M_AXI_IC_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="196" MSB="3" NAME="M_AXI_IC_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="197" NAME="M_AXI_IC_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="198" NAME="M_AXI_IC_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="199" MSB="4" NAME="M_AXI_IC_ARUSER" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_ARUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="200" NAME="M_AXI_IC_RID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="201" MSB="31" NAME="M_AXI_IC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="202" MSB="1" NAME="M_AXI_IC_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="203" NAME="M_AXI_IC_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="204" NAME="M_AXI_IC_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="205" NAME="M_AXI_IC_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_IC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="206" NAME="M_AXI_IC_RUSER" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_IC_RUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="207" NAME="M_AXI_DC_AWID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="208" MSB="31" NAME="M_AXI_DC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="209" MSB="7" NAME="M_AXI_DC_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="210" MSB="2" NAME="M_AXI_DC_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="211" MSB="1" NAME="M_AXI_DC_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="212" NAME="M_AXI_DC_AWLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="213" MSB="3" NAME="M_AXI_DC_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="214" MSB="2" NAME="M_AXI_DC_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="215" MSB="3" NAME="M_AXI_DC_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="216" NAME="M_AXI_DC_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="217" NAME="M_AXI_DC_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="218" MSB="4" NAME="M_AXI_DC_AWUSER" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_AWUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="219" MSB="31" NAME="M_AXI_DC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="220" MSB="3" NAME="M_AXI_DC_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_M_AXI_DC_DATA_WIDTH/8)-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="221" NAME="M_AXI_DC_WLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="222" NAME="M_AXI_DC_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="223" NAME="M_AXI_DC_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="224" NAME="M_AXI_DC_WUSER" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_WUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="225" NAME="M_AXI_DC_BID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="226" MSB="1" NAME="M_AXI_DC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="227" NAME="M_AXI_DC_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="228" NAME="M_AXI_DC_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="229" NAME="M_AXI_DC_BUSER" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_BUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="230" NAME="M_AXI_DC_ARID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="231" MSB="31" NAME="M_AXI_DC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_ADDR_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="232" MSB="7" NAME="M_AXI_DC_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="233" MSB="2" NAME="M_AXI_DC_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="234" MSB="1" NAME="M_AXI_DC_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="235" NAME="M_AXI_DC_ARLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="236" MSB="3" NAME="M_AXI_DC_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="237" MSB="2" NAME="M_AXI_DC_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="238" MSB="3" NAME="M_AXI_DC_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="239" NAME="M_AXI_DC_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="240" NAME="M_AXI_DC_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="241" MSB="4" NAME="M_AXI_DC_ARUSER" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_ARUSER_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="242" NAME="M_AXI_DC_RID" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_THREAD_ID_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="243" MSB="31" NAME="M_AXI_DC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_DATA_WIDTH-1):0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="244" MSB="1" NAME="M_AXI_DC_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="245" NAME="M_AXI_DC_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="246" NAME="M_AXI_DC_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="247" NAME="M_AXI_DC_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_DC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="248" NAME="M_AXI_DC_RUSER" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_DC_RUSER_WIDTH-1):0]"/>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_Clk" DIR="I" MPD_INDEX="249" NAME="DBG_CLK" SIGNAME="microblaze_0_mdm_bus_Dbg_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="mdm_0" PORT="Dbg_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_TDI" DIR="I" MPD_INDEX="250" NAME="DBG_TDI" SIGNAME="microblaze_0_mdm_bus_Dbg_TDI">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="mdm_0" PORT="Dbg_TDI_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_TDO" DIR="O" MPD_INDEX="251" NAME="DBG_TDO" SIGNAME="microblaze_0_mdm_bus_Dbg_TDO">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="mdm_0" PORT="Dbg_TDO_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_Reg_En" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="252" MSB="0" NAME="DBG_REG_EN" RIGHT="7" SIGNAME="microblaze_0_mdm_bus_Dbg_Reg_En" VECFORMULA="[0:7]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="mdm_0" PORT="Dbg_Reg_En_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_Shift" DIR="I" MPD_INDEX="253" NAME="DBG_SHIFT" SIGNAME="microblaze_0_mdm_bus_Dbg_Shift">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="mdm_0" PORT="Dbg_Shift_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_Capture" DIR="I" MPD_INDEX="254" NAME="DBG_CAPTURE" SIGNAME="microblaze_0_mdm_bus_Dbg_Capture">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="mdm_0" PORT="Dbg_Capture_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_Update" DIR="I" MPD_INDEX="255" NAME="DBG_UPDATE" SIGNAME="microblaze_0_mdm_bus_Dbg_Update">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="mdm_0" PORT="Dbg_Update_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="DEBUG" DEF_SIGNAME="microblaze_0_mdm_bus_Debug_Rst" DIR="I" MPD_INDEX="256" NAME="DEBUG_RST" SIGIS="RST" SIGNAME="microblaze_0_mdm_bus_Debug_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MBDEBUG_0]" INSTANCE="mdm_0" PORT="Dbg_Rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="257" MSB="0" NAME="Trace_Instruction" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="258" NAME="Trace_Valid_Instr" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="259" MSB="0" NAME="Trace_PC" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="260" NAME="Trace_Reg_Write" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="4" MPD_INDEX="261" MSB="0" NAME="Trace_Reg_Addr" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:4]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="14" MPD_INDEX="262" MSB="0" NAME="Trace_MSR_Reg" RIGHT="14" SIGNAME="__NOC__" VECFORMULA="[0:14]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="263" MSB="0" NAME="Trace_PID_Reg" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="264" MSB="0" NAME="Trace_New_Reg_Value" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="265" NAME="Trace_Exception_Taken" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="4" MPD_INDEX="266" MSB="0" NAME="Trace_Exception_Kind" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:4]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="267" NAME="Trace_Jump_Taken" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="268" NAME="Trace_Delay_Slot" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="269" MSB="0" NAME="Trace_Data_Address" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="270" NAME="Trace_Data_Access" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="271" NAME="Trace_Data_Read" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="272" NAME="Trace_Data_Write" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="273" MSB="0" NAME="Trace_Data_Write_Value" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="274" MSB="0" NAME="Trace_Data_Byte_Enable" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="275" NAME="Trace_DCache_Req" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="276" NAME="Trace_DCache_Hit" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="277" NAME="Trace_DCache_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="278" NAME="Trace_DCache_Read" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="279" NAME="Trace_ICache_Req" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="280" NAME="Trace_ICache_Hit" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="281" NAME="Trace_ICache_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="282" NAME="Trace_OF_PipeRun" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="283" NAME="Trace_EX_PipeRun" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="284" NAME="Trace_MEM_PipeRun" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="285" NAME="Trace_MB_Halted" SIGNAME="__NOC__"/>
        <PORT BUS="TRACE" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="286" NAME="Trace_Jump_Hit" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="287" NAME="FSL0_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="288" NAME="FSL0_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="289" MSB="0" NAME="FSL0_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="290" NAME="FSL0_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL0:DRFSL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="291" NAME="FSL0_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="292" NAME="FSL0_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="293" NAME="FSL0_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="294" MSB="0" NAME="FSL0_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="295" NAME="FSL0_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL0:DWFSL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="296" NAME="FSL0_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="297" NAME="FSL1_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="298" NAME="FSL1_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="299" MSB="0" NAME="FSL1_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="300" NAME="FSL1_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL1:DRFSL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="301" NAME="FSL1_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="302" NAME="FSL1_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="303" NAME="FSL1_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="304" MSB="0" NAME="FSL1_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="305" NAME="FSL1_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL1:DWFSL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="306" NAME="FSL1_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="307" NAME="FSL2_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="308" NAME="FSL2_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="309" MSB="0" NAME="FSL2_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="310" NAME="FSL2_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL2:DRFSL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="311" NAME="FSL2_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="312" NAME="FSL2_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="313" NAME="FSL2_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="314" MSB="0" NAME="FSL2_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="315" NAME="FSL2_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL2:DWFSL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="316" NAME="FSL2_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="317" NAME="FSL3_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="318" NAME="FSL3_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="319" MSB="0" NAME="FSL3_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="320" NAME="FSL3_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL3:DRFSL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="321" NAME="FSL3_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="322" NAME="FSL3_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="323" NAME="FSL3_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="324" MSB="0" NAME="FSL3_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="325" NAME="FSL3_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL3:DWFSL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="326" NAME="FSL3_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="327" NAME="FSL4_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="328" NAME="FSL4_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="329" MSB="0" NAME="FSL4_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="330" NAME="FSL4_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL4:DRFSL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="331" NAME="FSL4_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="332" NAME="FSL4_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="333" NAME="FSL4_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="334" MSB="0" NAME="FSL4_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="335" NAME="FSL4_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL4:DWFSL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="336" NAME="FSL4_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="337" NAME="FSL5_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="338" NAME="FSL5_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="339" MSB="0" NAME="FSL5_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="340" NAME="FSL5_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL5:DRFSL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="341" NAME="FSL5_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="342" NAME="FSL5_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="343" NAME="FSL5_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="344" MSB="0" NAME="FSL5_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="345" NAME="FSL5_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL5:DWFSL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="346" NAME="FSL5_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="347" NAME="FSL6_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="348" NAME="FSL6_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="349" MSB="0" NAME="FSL6_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="350" NAME="FSL6_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL6:DRFSL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="351" NAME="FSL6_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="352" NAME="FSL6_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="353" NAME="FSL6_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="354" MSB="0" NAME="FSL6_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="355" NAME="FSL6_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL6:DWFSL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="356" NAME="FSL6_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="357" NAME="FSL7_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="358" NAME="FSL7_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="359" MSB="0" NAME="FSL7_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="360" NAME="FSL7_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL7:DRFSL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="361" NAME="FSL7_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="362" NAME="FSL7_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="363" NAME="FSL7_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="364" MSB="0" NAME="FSL7_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="365" NAME="FSL7_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL7:DWFSL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="366" NAME="FSL7_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="367" NAME="FSL8_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="368" NAME="FSL8_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="369" MSB="0" NAME="FSL8_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="370" NAME="FSL8_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL8:DRFSL8" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="371" NAME="FSL8_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="372" NAME="FSL8_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="373" NAME="FSL8_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="374" MSB="0" NAME="FSL8_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="375" NAME="FSL8_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL8:DWFSL8" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="376" NAME="FSL8_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="377" NAME="FSL9_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="378" NAME="FSL9_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="379" MSB="0" NAME="FSL9_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="380" NAME="FSL9_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL9:DRFSL9" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="381" NAME="FSL9_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="382" NAME="FSL9_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="383" NAME="FSL9_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="384" MSB="0" NAME="FSL9_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="385" NAME="FSL9_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL9:DWFSL9" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="386" NAME="FSL9_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="387" NAME="FSL10_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="388" NAME="FSL10_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="389" MSB="0" NAME="FSL10_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="390" NAME="FSL10_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL10:DRFSL10" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="391" NAME="FSL10_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="392" NAME="FSL10_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="393" NAME="FSL10_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="394" MSB="0" NAME="FSL10_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="395" NAME="FSL10_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL10:DWFSL10" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="396" NAME="FSL10_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="397" NAME="FSL11_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="398" NAME="FSL11_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="399" MSB="0" NAME="FSL11_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="400" NAME="FSL11_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL11:DRFSL11" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="401" NAME="FSL11_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="402" NAME="FSL11_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="403" NAME="FSL11_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="404" MSB="0" NAME="FSL11_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="405" NAME="FSL11_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL11:DWFSL11" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="406" NAME="FSL11_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="407" NAME="FSL12_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="408" NAME="FSL12_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="409" MSB="0" NAME="FSL12_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="410" NAME="FSL12_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL12:DRFSL12" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="411" NAME="FSL12_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="412" NAME="FSL12_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="413" NAME="FSL12_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="414" MSB="0" NAME="FSL12_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="415" NAME="FSL12_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL12:DWFSL12" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="416" NAME="FSL12_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="417" NAME="FSL13_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="418" NAME="FSL13_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="419" MSB="0" NAME="FSL13_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="420" NAME="FSL13_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL13:DRFSL13" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="421" NAME="FSL13_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="422" NAME="FSL13_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="423" NAME="FSL13_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="424" MSB="0" NAME="FSL13_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="425" NAME="FSL13_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL13:DWFSL13" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="426" NAME="FSL13_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="427" NAME="FSL14_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="428" NAME="FSL14_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="429" MSB="0" NAME="FSL14_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="430" NAME="FSL14_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL14:DRFSL14" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="431" NAME="FSL14_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="432" NAME="FSL14_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="433" NAME="FSL14_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="434" MSB="0" NAME="FSL14_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="435" NAME="FSL14_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL14:DWFSL14" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="436" NAME="FSL14_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="437" NAME="FSL15_S_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="438" NAME="FSL15_S_READ" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="439" MSB="0" NAME="FSL15_S_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="440" NAME="FSL15_S_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="SFSL15:DRFSL15" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="441" NAME="FSL15_S_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="442" NAME="FSL15_M_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="443" NAME="FSL15_M_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="444" MSB="0" NAME="FSL15_M_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_FSL_DATA_SIZE-1]"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="445" NAME="FSL15_M_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="MFSL15:DWFSL15" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="446" NAME="FSL15_M_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="M0_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="447" NAME="M0_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M0_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="448" MSB="31" NAME="M0_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M0_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M0_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="449" NAME="M0_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M0_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="450" NAME="M0_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S0_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="451" NAME="S0_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S0_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="452" MSB="31" NAME="S0_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S0_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S0_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="453" NAME="S0_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S0_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="454" NAME="S0_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M1_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="455" NAME="M1_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M1_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="456" MSB="31" NAME="M1_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M1_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M1_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="457" NAME="M1_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M1_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="458" NAME="M1_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S1_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="459" NAME="S1_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S1_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="460" MSB="31" NAME="S1_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S1_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S1_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="461" NAME="S1_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S1_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="462" NAME="S1_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M2_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="463" NAME="M2_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M2_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="464" MSB="31" NAME="M2_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M2_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M2_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="465" NAME="M2_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M2_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="466" NAME="M2_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S2_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="467" NAME="S2_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S2_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="468" MSB="31" NAME="S2_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S2_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S2_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="469" NAME="S2_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S2_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="470" NAME="S2_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M3_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="471" NAME="M3_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M3_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="472" MSB="31" NAME="M3_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M3_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M3_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="473" NAME="M3_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M3_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="474" NAME="M3_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S3_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="475" NAME="S3_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S3_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="476" MSB="31" NAME="S3_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S3_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S3_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="477" NAME="S3_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S3_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="478" NAME="S3_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M4_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="479" NAME="M4_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M4_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="480" MSB="31" NAME="M4_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M4_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M4_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="481" NAME="M4_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M4_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="482" NAME="M4_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S4_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="483" NAME="S4_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S4_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="484" MSB="31" NAME="S4_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S4_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S4_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="485" NAME="S4_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S4_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="486" NAME="S4_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M5_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="487" NAME="M5_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M5_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="488" MSB="31" NAME="M5_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M5_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M5_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="489" NAME="M5_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M5_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="490" NAME="M5_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S5_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="491" NAME="S5_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S5_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="492" MSB="31" NAME="S5_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S5_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S5_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="493" NAME="S5_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S5_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="494" NAME="S5_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M6_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="495" NAME="M6_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M6_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="496" MSB="31" NAME="M6_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M6_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M6_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="497" NAME="M6_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M6_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="498" NAME="M6_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S6_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="499" NAME="S6_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S6_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="500" MSB="31" NAME="S6_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S6_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S6_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="501" NAME="S6_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S6_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="502" NAME="S6_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M7_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="503" NAME="M7_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M7_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="504" MSB="31" NAME="M7_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M7_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M7_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="505" NAME="M7_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M7_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="506" NAME="M7_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S7_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="507" NAME="S7_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S7_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="508" MSB="31" NAME="S7_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S7_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S7_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="509" NAME="S7_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S7_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="510" NAME="S7_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M8_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="511" NAME="M8_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M8_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="512" MSB="31" NAME="M8_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M8_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M8_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="513" NAME="M8_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M8_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="514" NAME="M8_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S8_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="515" NAME="S8_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S8_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="516" MSB="31" NAME="S8_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S8_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S8_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="517" NAME="S8_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S8_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="518" NAME="S8_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M9_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="519" NAME="M9_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M9_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="520" MSB="31" NAME="M9_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M9_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M9_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="521" NAME="M9_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M9_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="522" NAME="M9_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S9_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="523" NAME="S9_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S9_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="524" MSB="31" NAME="S9_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S9_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S9_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="525" NAME="S9_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S9_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="526" NAME="S9_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M10_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="527" NAME="M10_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M10_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="528" MSB="31" NAME="M10_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M10_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M10_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="529" NAME="M10_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M10_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="530" NAME="M10_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S10_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="531" NAME="S10_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S10_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="532" MSB="31" NAME="S10_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S10_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S10_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="533" NAME="S10_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S10_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="534" NAME="S10_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M11_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="535" NAME="M11_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M11_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="536" MSB="31" NAME="M11_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M11_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M11_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="537" NAME="M11_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M11_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="538" NAME="M11_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S11_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="539" NAME="S11_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S11_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="540" MSB="31" NAME="S11_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S11_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S11_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="541" NAME="S11_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S11_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="542" NAME="S11_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M12_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="543" NAME="M12_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M12_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="544" MSB="31" NAME="M12_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M12_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M12_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="545" NAME="M12_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M12_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="546" NAME="M12_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S12_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="547" NAME="S12_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S12_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="548" MSB="31" NAME="S12_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S12_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S12_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="549" NAME="S12_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S12_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="550" NAME="S12_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M13_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="551" NAME="M13_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M13_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="552" MSB="31" NAME="M13_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M13_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M13_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="553" NAME="M13_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M13_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="554" NAME="M13_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S13_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="555" NAME="S13_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S13_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="556" MSB="31" NAME="S13_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S13_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S13_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="557" NAME="S13_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S13_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="558" NAME="S13_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M14_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="559" NAME="M14_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M14_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="560" MSB="31" NAME="M14_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M14_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M14_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="561" NAME="M14_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M14_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="562" NAME="M14_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S14_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="563" NAME="S14_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S14_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="564" MSB="31" NAME="S14_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S14_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S14_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="565" NAME="S14_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S14_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="566" NAME="S14_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M15_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="567" NAME="M15_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M15_AXIS" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="568" MSB="31" NAME="M15_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M15_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="M15_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="569" NAME="M15_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M15_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="570" NAME="M15_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S15_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="571" NAME="S15_AXIS_TLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S15_AXIS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="572" MSB="31" NAME="S15_AXIS_TDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S15_AXIS_DATA_WIDTH-1:0]"/>
        <PORT BUS="S15_AXIS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="573" NAME="S15_AXIS_TVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S15_AXIS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="574" NAME="S15_AXIS_TREADY" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="575" NAME="ICACHE_FSL_IN_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="576" NAME="ICACHE_FSL_IN_READ" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="577" MSB="0" NAME="ICACHE_FSL_IN_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="578" NAME="ICACHE_FSL_IN_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="579" NAME="ICACHE_FSL_IN_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="580" NAME="ICACHE_FSL_OUT_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="581" NAME="ICACHE_FSL_OUT_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="582" MSB="0" NAME="ICACHE_FSL_OUT_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="583" NAME="ICACHE_FSL_OUT_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="IXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="584" NAME="ICACHE_FSL_OUT_FULL" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="585" NAME="DCACHE_FSL_IN_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="586" NAME="DCACHE_FSL_IN_READ" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="587" MSB="0" NAME="DCACHE_FSL_IN_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="588" NAME="DCACHE_FSL_IN_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="589" NAME="DCACHE_FSL_IN_EXISTS" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="590" NAME="DCACHE_FSL_OUT_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="591" NAME="DCACHE_FSL_OUT_WRITE" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="592" MSB="0" NAME="DCACHE_FSL_OUT_DATA" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="593" NAME="DCACHE_FSL_OUT_CONTROL" SIGNAME="__NOC__"/>
        <PORT BUS="DXCL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="594" NAME="DCACHE_FSL_OUT_FULL" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_DATA="TRUE" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="DPLB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_ABort"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_ABus"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_UABus"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_BE"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_busLock"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_lockErr"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_MSize"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_priority"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_rdBurst"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_request"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_RNW"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_size"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_type"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_wrBurst"/>
            <PORTMAP DIR="O" PHYSICAL="DPLB_M_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MWrBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRdWdAddr"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MSSize"/>
            <PORTMAP DIR="I" PHYSICAL="DPLB_MTimeout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" IS_INSTRUCTION="TRUE" MHS_INDEX="1" MPD_INDEX="3" NAME="IPLB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_ABort"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_ABus"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_UABus"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_BE"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_busLock"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_lockErr"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_MSize"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_priority"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_rdBurst"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_request"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_RNW"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_size"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_type"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_wrBurst"/>
            <PORTMAP DIR="O" PHYSICAL="IPLB_M_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MWrBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRdWdAddr"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MSSize"/>
            <PORTMAP DIR="I" PHYSICAL="IPLB_MTimeout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dlmb" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_DATA="TRUE" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="DLMB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="RESET"/>
            <PORTMAP DIR="I" PHYSICAL="DATA_READ"/>
            <PORTMAP DIR="I" PHYSICAL="DREADY"/>
            <PORTMAP DIR="I" PHYSICAL="DWAIT"/>
            <PORTMAP DIR="I" PHYSICAL="DCE"/>
            <PORTMAP DIR="I" PHYSICAL="DUE"/>
            <PORTMAP DIR="O" PHYSICAL="DATA_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="DATA_ADDR"/>
            <PORTMAP DIR="O" PHYSICAL="D_AS"/>
            <PORTMAP DIR="O" PHYSICAL="READ_STROBE"/>
            <PORTMAP DIR="O" PHYSICAL="WRITE_STROBE"/>
            <PORTMAP DIR="O" PHYSICAL="BYTE_ENABLE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ilmb" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_INSTANTIATED="TRUE" IS_INSTRUCTION="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="ILMB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="I" PHYSICAL="RESET"/>
            <PORTMAP DIR="I" PHYSICAL="INSTR"/>
            <PORTMAP DIR="I" PHYSICAL="IREADY"/>
            <PORTMAP DIR="I" PHYSICAL="IWAIT"/>
            <PORTMAP DIR="I" PHYSICAL="ICE"/>
            <PORTMAP DIR="I" PHYSICAL="IUE"/>
            <PORTMAP DIR="O" PHYSICAL="INSTR_ADDR"/>
            <PORTMAP DIR="O" PHYSICAL="IFETCH"/>
            <PORTMAP DIR="O" PHYSICAL="I_AS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_DATA="TRUE" IS_VALID="FALSE" MPD_INDEX="4" NAME="M_AXI_DP" PROTOCOL="AXI4LITE" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DP_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="5" NAME="M_AXI_IP" PROTOCOL="AXI4LITE" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IP_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IP_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_DATA="TRUE" IS_VALID="FALSE" MPD_INDEX="104" NAME="M_AXI_DC" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_AWUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_WUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_BUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_ARUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_DC_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_DC_RUSER"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="105" NAME="M_AXI_IC" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_AWUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_WUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_BUSER"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_ARUSER"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_IC_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_IC_RUSER"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_mdm_bus" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="106" NAME="DEBUG" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="DBG_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_TDI"/>
            <PORTMAP DIR="O" PHYSICAL="DBG_TDO"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_REG_EN"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_SHIFT"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_CAPTURE"/>
            <PORTMAP DIR="I" PHYSICAL="DBG_UPDATE"/>
            <PORTMAP DIR="I" PHYSICAL="DEBUG_RST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBTRACE2" MPD_INDEX="107" NAME="TRACE" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Trace_Instruction"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Valid_Instr"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_PC"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Reg_Write"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Reg_Addr"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_MSR_Reg"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_PID_Reg"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_New_Reg_Value"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Exception_Taken"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Exception_Kind"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Jump_Taken"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Delay_Slot"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Address"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Access"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Read"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Write"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Write_Value"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Data_Byte_Enable"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_DCache_Req"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_DCache_Hit"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_DCache_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_DCache_Read"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_ICache_Req"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_ICache_Hit"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_ICache_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_OF_PipeRun"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_EX_PipeRun"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_MEM_PipeRun"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_MB_Halted"/>
            <PORTMAP DIR="O" PHYSICAL="Trace_Jump_Hit"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="6" NAME="SFSL0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="38" NAME="DRFSL0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="7" NAME="MFSL0" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="39" NAME="DWFSL0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="8" NAME="SFSL1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="40" NAME="DRFSL1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="9" NAME="MFSL1" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="41" NAME="DWFSL1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="10" NAME="SFSL2" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="42" NAME="DRFSL2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="11" NAME="MFSL2" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="43" NAME="DWFSL2" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="12" NAME="SFSL3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="44" NAME="DRFSL3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="13" NAME="MFSL3" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="45" NAME="DWFSL3" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="14" NAME="SFSL4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="46" NAME="DRFSL4" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="15" NAME="MFSL4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="47" NAME="DWFSL4" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="16" NAME="SFSL5" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="48" NAME="DRFSL5" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="17" NAME="MFSL5" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="49" NAME="DWFSL5" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="18" NAME="SFSL6" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="50" NAME="DRFSL6" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="19" NAME="MFSL6" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="51" NAME="DWFSL6" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="20" NAME="SFSL7" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="52" NAME="DRFSL7" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="21" NAME="MFSL7" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="53" NAME="DWFSL7" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="22" NAME="SFSL8" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL8_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="54" NAME="DRFSL8" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL8_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="23" NAME="MFSL8" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="55" NAME="DWFSL8" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL8_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL8_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="24" NAME="SFSL9" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL9_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="56" NAME="DRFSL9" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL9_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="25" NAME="MFSL9" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="57" NAME="DWFSL9" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL9_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL9_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="26" NAME="SFSL10" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL10_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="58" NAME="DRFSL10" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL10_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="27" NAME="MFSL10" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="59" NAME="DWFSL10" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL10_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL10_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="28" NAME="SFSL11" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL11_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="60" NAME="DRFSL11" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL11_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="29" NAME="MFSL11" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="61" NAME="DWFSL11" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL11_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL11_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="30" NAME="SFSL12" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL12_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="62" NAME="DRFSL12" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL12_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="31" NAME="MFSL12" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="63" NAME="DWFSL12" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL12_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL12_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="32" NAME="SFSL13" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL13_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="64" NAME="DRFSL13" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL13_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="33" NAME="MFSL13" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="65" NAME="DWFSL13" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL13_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL13_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="34" NAME="SFSL14" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL14_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="66" NAME="DRFSL14" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL14_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="35" NAME="MFSL14" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="67" NAME="DWFSL14" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL14_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL14_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="36" NAME="SFSL15" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL15_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DRFSL" IS_VALID="FALSE" MPD_INDEX="68" NAME="DRFSL15" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL15_S_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_S_READ"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_S_EXISTS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="FSL" BUSSTD_PSF="FSL" IS_VALID="FALSE" MPD_INDEX="37" NAME="MFSL15" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_DWFSL" IS_VALID="FALSE" MPD_INDEX="69" NAME="DWFSL15" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="FSL15_M_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="FSL15_M_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="70" NAME="M0_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M0_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M0_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M0_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M0_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="71" NAME="S0_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S0_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S0_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S0_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S0_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="72" NAME="M1_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M1_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M1_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M1_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M1_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="73" NAME="S1_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S1_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S1_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S1_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S1_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="74" NAME="M2_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M2_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M2_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M2_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M2_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="75" NAME="S2_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S2_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S2_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S2_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S2_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="76" NAME="M3_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M3_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M3_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M3_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M3_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="77" NAME="S3_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S3_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S3_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S3_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S3_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="78" NAME="M4_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M4_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M4_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M4_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M4_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="79" NAME="S4_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S4_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S4_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S4_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S4_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="80" NAME="M5_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M5_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M5_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M5_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M5_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="81" NAME="S5_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S5_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S5_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S5_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S5_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="82" NAME="M6_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M6_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M6_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M6_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M6_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="83" NAME="S6_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S6_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S6_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S6_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S6_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="84" NAME="M7_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M7_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M7_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M7_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M7_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="85" NAME="S7_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S7_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S7_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S7_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S7_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="86" NAME="M8_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M8_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M8_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M8_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M8_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="87" NAME="S8_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S8_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S8_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S8_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S8_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="88" NAME="M9_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M9_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M9_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M9_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M9_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="89" NAME="S9_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S9_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S9_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S9_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S9_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="90" NAME="M10_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M10_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M10_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M10_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M10_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="91" NAME="S10_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S10_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S10_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S10_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S10_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="92" NAME="M11_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M11_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M11_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M11_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M11_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="93" NAME="S11_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S11_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S11_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S11_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S11_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="94" NAME="M12_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M12_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M12_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M12_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M12_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="95" NAME="S12_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S12_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S12_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S12_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S12_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="96" NAME="M13_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M13_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M13_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M13_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M13_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="97" NAME="S13_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S13_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S13_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S13_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S13_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="98" NAME="M14_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M14_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M14_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M14_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M14_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="99" NAME="S14_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S14_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S14_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S14_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S14_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="100" NAME="M15_AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M15_AXIS_TLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M15_AXIS_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M15_AXIS_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M15_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_VALID="FALSE" MPD_INDEX="101" NAME="S15_AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S15_AXIS_TLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S15_AXIS_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S15_AXIS_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S15_AXIS_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_INSTRUCTION="TRUE" MPD_INDEX="103" NAME="IXCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_IN_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_IN_READ"/>
            <PORTMAP DIR="I" PHYSICAL="ICACHE_FSL_IN_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="ICACHE_FSL_IN_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="ICACHE_FSL_IN_EXISTS"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_OUT_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_OUT_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_OUT_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="ICACHE_FSL_OUT_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="ICACHE_FSL_OUT_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_DATA="TRUE" MPD_INDEX="102" NAME="DXCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_IN_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_IN_READ"/>
            <PORTMAP DIR="I" PHYSICAL="DCACHE_FSL_IN_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="DCACHE_FSL_IN_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="DCACHE_FSL_IN_EXISTS"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_OUT_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_OUT_WRITE"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_OUT_DATA"/>
            <PORTMAP DIR="O" PHYSICAL="DCACHE_FSL_OUT_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="DCACHE_FSL_OUT_FULL"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="65535" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000ffff" INSTANCE="dlmb_cntlr" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="dlmb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="65535" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000ffff" INSTANCE="ilmb_cntlr" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ilmb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3370123264" BASENAME="C_BASEADDR" BASEVALUE="0xc8e00000" HIGHDECIMAL="3370188799" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xc8e0ffff" INSTANCE="w3_userio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3420454912" BASENAME="C_BASEADDR" BASEVALUE="0xcbe00000" HIGHDECIMAL="3420520447" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xcbe0ffff" INSTANCE="w3_iic_eeprom_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2214592512" BASENAME="C_BASEADDR" BASEVALUE="0x84000000" HIGHDECIMAL="2214658047" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8400ffff" INSTANCE="UART_USB" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2265972736" BASENAME="C_BASEADDR" BASEVALUE="0x87100000" HIGHDECIMAL="2266497023" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8717ffff" INSTANCE="ETH_A" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="524288" SIZEABRV="512K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2264924160" BASENAME="C_BASEADDR" BASEVALUE="0x87000000" HIGHDECIMAL="2265448447" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8707ffff" INSTANCE="ETH_B" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="524288" SIZEABRV="512K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1073741824" BASENAME="C_MPMC_BASEADDR" BASEVALUE="0x40000000" HIGHDECIMAL="2147483647" HIGHNAME="C_MPMC_HIGHADDR" HIGHVALUE="0x7fffffff" INSTANCE="DDR3_2GB_SODIMM" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="1073741824" SIZEABRV="1G">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2174877696" BASENAME="C_BASEADDR" BASEVALUE="0x81a20000" HIGHDECIMAL="2174943231" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x81a2ffff" INSTANCE="ETH_A_fifo" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2174746624" BASENAME="C_BASEADDR" BASEVALUE="0x81a00000" HIGHDECIMAL="2174812159" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x81a0ffff" INSTANCE="ETH_B_fifo" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2218786816" BASENAME="C_BASEADDR" BASEVALUE="0x84400000" HIGHDECIMAL="2218852351" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8440ffff" INSTANCE="mdm_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="537264128" BASENAME="C_BASEADDR" BASEVALUE="0x20060000" HIGHDECIMAL="537395199" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2007ffff" INSTANCE="xps_bram_if_cntlr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="131072" SIZEABRV="128K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="537133056" BASENAME="C_BASEADDR" BASEVALUE="0x20040000" HIGHDECIMAL="537198591" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2004ffff" INSTANCE="xps_bram_if_cntlr_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3225419776" BASENAME="C_BASEADDR" BASEVALUE="0xc0400000" HIGHDECIMAL="3225485311" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xc040ffff" INSTANCE="w3_clock_controller_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3321888768" BASENAME="C_BASEADDR" BASEVALUE="0xc6000000" HIGHDECIMAL="3321954303" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xc600ffff" INSTANCE="w3_ad_controller_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3401580544" BASENAME="C_BASEADDR" BASEVALUE="0xcac00000" HIGHDECIMAL="3401646079" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xcac0ffff" INSTANCE="radio_controller_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2250244096" BASENAME="C_BRIDGE_BASEADDR" BASEVALUE="0x86200000" HIGHDECIMAL="2250309631" HIGHNAME="C_BRIDGE_HIGHADDR" HIGHVALUE="0x8620ffff" INSTANCE="plb_primary_secondary80_bridge" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2168455168" BASENAME="C_RNG0_BASEADDR" BASEVALUE="0x81400000" BRIDGE_TO="MPLB" HIGHDECIMAL="2168520703" HIGHNAME="C_RNG0_HIGHADDR" HIGHVALUE="0x8140ffff" INSTANCE="plb_primary_secondary80_bridge" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2210398208" BASENAME="C_RNG1_BASEADDR" BASEVALUE="0x83c00000" BRIDGE_TO="MPLB" HIGHDECIMAL="2210463743" HIGHNAME="C_RNG1_HIGHADDR" HIGHVALUE="0x83c0ffff" INSTANCE="plb_primary_secondary80_bridge" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3307208704" BASENAME="C_RNG2_BASEADDR" BASEVALUE="0xc5200000" BRIDGE_TO="MPLB" HIGHDECIMAL="3307274239" HIGHNAME="C_RNG2_HIGHADDR" HIGHVALUE="0xc520ffff" INSTANCE="plb_primary_secondary80_bridge" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3443523584" BASENAME="C_RNG3_BASEADDR" BASEVALUE="0xcd400000" BRIDGE_TO="MPLB" HIGHDECIMAL="3443589119" HIGHNAME="C_RNG3_HIGHADDR" HIGHVALUE="0xcd40ffff" INSTANCE="plb_primary_secondary80_bridge" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2168455168" BASENAME="C_BASEADDR" BASEVALUE="0x81400000" HIGHDECIMAL="2168520703" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8140ffff" INSTANCE="debugOutputs" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
            <ROUTEPNT INDEX="1" INSTANCE="plb_primary_secondary80_bridge"/>
            <ROUTEPNT INDEX="2" INSTANCE="plb_secondary_80MHz"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2210398208" BASENAME="C_BASEADDR" BASEVALUE="0x83c00000" HIGHDECIMAL="2210463743" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83c0ffff" INSTANCE="xps_timer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
            <ROUTEPNT INDEX="1" INSTANCE="plb_primary_secondary80_bridge"/>
            <ROUTEPNT INDEX="2" INSTANCE="plb_secondary_80MHz"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3307208704" BASENAME="C_BASEADDR" BASEVALUE="0xc5200000" HIGHDECIMAL="3307274239" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xc520ffff" INSTANCE="rate_change_filters_plbw_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
            <ROUTEPNT INDEX="1" INSTANCE="plb_primary_secondary80_bridge"/>
            <ROUTEPNT INDEX="2" INSTANCE="plb_secondary_80MHz"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3443523584" BASENAME="C_BASEADDR" BASEVALUE="0xcd400000" HIGHDECIMAL="3443589119" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xcd40ffff" INSTANCE="warp_timer_plbw_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
            <ROUTEPNT INDEX="1" INSTANCE="plb_primary_secondary80_bridge"/>
            <ROUTEPNT INDEX="2" INSTANCE="plb_secondary_80MHz"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2250375168" BASENAME="C_BRIDGE_BASEADDR" BASEVALUE="0x86220000" HIGHDECIMAL="2250440703" HIGHNAME="C_BRIDGE_HIGHADDR" HIGHVALUE="0x8622ffff" INSTANCE="plb_primary_secondary40_bridge" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3288334336" BASENAME="C_RNG0_BASEADDR" BASEVALUE="0xc4000000" BRIDGE_TO="MPLB" HIGHDECIMAL="3288399871" HIGHNAME="C_RNG0_HIGHADDR" HIGHVALUE="0xc400ffff" INSTANCE="plb_primary_secondary40_bridge" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3449815040" BASENAME="C_RNG1_BASEADDR" BASEVALUE="0xcda00000" BRIDGE_TO="MPLB" HIGHDECIMAL="3449880575" HIGHNAME="C_RNG1_HIGHADDR" HIGHVALUE="0xcda0ffff" INSTANCE="plb_primary_secondary40_bridge" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3288334336" BASENAME="C_BASEADDR" BASEVALUE="0xc4000000" HIGHDECIMAL="3288399871" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xc400ffff" INSTANCE="ofdm_agc_mimo_plbw_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
            <ROUTEPNT INDEX="1" INSTANCE="plb_primary_secondary40_bridge"/>
            <ROUTEPNT INDEX="2" INSTANCE="plb_secondary_40MHz"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3449815040" BASENAME="C_BASEADDR" BASEVALUE="0xcda00000" HIGHDECIMAL="3449880575" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xcda0ffff" INSTANCE="ofdm_txrx_mimo_plbw_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
            <ROUTEPNT INDEX="1" INSTANCE="plb_primary_secondary40_bridge"/>
            <ROUTEPNT INDEX="2" INSTANCE="plb_secondary_40MHz"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2206203904" BASENAME="C_BASEADDR" BASEVALUE="0x83800000" HIGHDECIMAL="2206269439" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8380ffff" INSTANCE="xps_sysmon_adc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2149580800" BASENAME="C_BASEADDR" BASEVALUE="0x80200000" HIGHDECIMAL="2149646335" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8020ffff" INSTANCE="xps_central_dma_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="537198592" BASENAME="C_BASEADDR" BASEVALUE="0x20050000" HIGHDECIMAL="537264127" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2005ffff" INSTANCE="xps_bram_if_cntlr_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2250244096" BASENAME="C_BRIDGE_BASEADDR" BASEVALUE="0x86200000" HIGHDECIMAL="2250309631" HIGHNAME="C_BRIDGE_HIGHADDR" HIGHVALUE="0x8620ffff" INSTANCE="plb_primary_secondary80_bridge" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2168455168" BASENAME="C_RNG0_BASEADDR" BASEVALUE="0x81400000" BRIDGE_TO="MPLB" HIGHDECIMAL="2168520703" HIGHNAME="C_RNG0_HIGHADDR" HIGHVALUE="0x8140ffff" INSTANCE="plb_primary_secondary80_bridge" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2210398208" BASENAME="C_RNG1_BASEADDR" BASEVALUE="0x83c00000" BRIDGE_TO="MPLB" HIGHDECIMAL="2210463743" HIGHNAME="C_RNG1_HIGHADDR" HIGHVALUE="0x83c0ffff" INSTANCE="plb_primary_secondary80_bridge" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3307208704" BASENAME="C_RNG2_BASEADDR" BASEVALUE="0xc5200000" BRIDGE_TO="MPLB" HIGHDECIMAL="3307274239" HIGHNAME="C_RNG2_HIGHADDR" HIGHVALUE="0xc520ffff" INSTANCE="plb_primary_secondary80_bridge" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3443523584" BASENAME="C_RNG3_BASEADDR" BASEVALUE="0xcd400000" BRIDGE_TO="MPLB" HIGHDECIMAL="3443589119" HIGHNAME="C_RNG3_HIGHADDR" HIGHVALUE="0xcd40ffff" INSTANCE="plb_primary_secondary80_bridge" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2250375168" BASENAME="C_BRIDGE_BASEADDR" BASEVALUE="0x86220000" HIGHDECIMAL="2250440703" HIGHNAME="C_BRIDGE_HIGHADDR" HIGHVALUE="0x8622ffff" INSTANCE="plb_primary_secondary40_bridge" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3288334336" BASENAME="C_RNG0_BASEADDR" BASEVALUE="0xc4000000" BRIDGE_TO="MPLB" HIGHDECIMAL="3288399871" HIGHNAME="C_RNG0_HIGHADDR" HIGHVALUE="0xc400ffff" INSTANCE="plb_primary_secondary40_bridge" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3449815040" BASENAME="C_RNG1_BASEADDR" BASEVALUE="0xcda00000" BRIDGE_TO="MPLB" HIGHDECIMAL="3449880575" HIGHNAME="C_RNG1_HIGHADDR" HIGHVALUE="0xcda0ffff" INSTANCE="plb_primary_secondary40_bridge" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_primary"/>
          </ACCESSROUTE>
        </MEMRANGE>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="dlmb_cntlr"/>
        <PERIPHERAL INSTANCE="ilmb_cntlr"/>
        <PERIPHERAL INSTANCE="w3_userio_0"/>
        <PERIPHERAL INSTANCE="w3_iic_eeprom_0"/>
        <PERIPHERAL INSTANCE="UART_USB"/>
        <PERIPHERAL INSTANCE="ETH_A"/>
        <PERIPHERAL INSTANCE="ETH_B"/>
        <PERIPHERAL INSTANCE="DDR3_2GB_SODIMM"/>
        <PERIPHERAL INSTANCE="ETH_A_fifo"/>
        <PERIPHERAL INSTANCE="ETH_B_fifo"/>
        <PERIPHERAL INSTANCE="mdm_0"/>
        <PERIPHERAL INSTANCE="xps_bram_if_cntlr_0"/>
        <PERIPHERAL INSTANCE="xps_bram_if_cntlr_1"/>
        <PERIPHERAL INSTANCE="w3_clock_controller_0"/>
        <PERIPHERAL INSTANCE="w3_ad_controller_0"/>
        <PERIPHERAL INSTANCE="radio_controller_0"/>
        <PERIPHERAL INSTANCE="plb_primary_secondary80_bridge"/>
        <PERIPHERAL INSTANCE="debugOutputs"/>
        <PERIPHERAL INSTANCE="xps_timer_0"/>
        <PERIPHERAL INSTANCE="rate_change_filters_plbw_0"/>
        <PERIPHERAL INSTANCE="warp_timer_plbw_0"/>
        <PERIPHERAL INSTANCE="plb_primary_secondary40_bridge"/>
        <PERIPHERAL INSTANCE="ofdm_agc_mimo_plbw_0"/>
        <PERIPHERAL INSTANCE="ofdm_txrx_mimo_plbw_0"/>
        <PERIPHERAL INSTANCE="xps_sysmon_adc_0"/>
        <PERIPHERAL INSTANCE="xps_central_dma_0"/>
        <PERIPHERAL INSTANCE="xps_bram_if_cntlr_2"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" HWVERSION="1.05.a" INSTANCE="plb_primary" IPTYPE="BUS" MHS_INDEX="1" MODCLASS="BUS" MODTYPE="plb_v46">
      <DESCRIPTION TYPE="SHORT">Processor Local Bus (PLB) 4.6</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Xilinx 64-bit Processor Local Bus (PLB) consists of a bus control unit, a watchdog timer, and separate address, write, and read data path units with a a three-cycle only arbitration feature'</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/doc/plb_v46.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_PLBV46_NUM_MASTERS" TYPE="integer" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PLBV46_NUM_SLAVES" TYPE="integer" VALUE="19">
          <DESCRIPTION>Number of PLB Slaves</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_PLBV46_MID_WIDTH" TYPE="integer" VALUE="2">
          <DESCRIPTION>PLB Master ID Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_PLBV46_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_PLBV46_DWIDTH" TYPE="integer" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_DCR_INTFCE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Include DCR Interface and Error Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="6" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0b1111111111">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="7" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0b0000000000">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_DCR_AWIDTH" TYPE="integer" VALUE="10">
          <DESCRIPTION>DCR Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_DCR_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>DCR Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_EXT_RESET_HIGH" TYPE="integer" VALUE="1">
          <DESCRIPTION>External Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_IRQ_ACTIVE" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>IRQ Active State </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_NUM_CLK_PLB2OPB_REARB" TYPE="integer" VALUE="5">
          <DESCRIPTION>&lt;qt&gt;Number of PLB Clock Periods a PLB Master that Received a Rearbitrate from an OPB2PLB Bridge on a Read Operation is Denied Grant on the PLB Bus&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_ADDR_PIPELINING_TYPE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Address Pipelining Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>Optimize PLB for Point-to-point Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_ARB_TYPE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Selects the Arbitration Scheme</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="160000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="SYS_Rst" SIGIS="RST" SIGNAME="sys_bus_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Bus_Struct_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_Rst" DIR="O" MPD_INDEX="2" NAME="PLB_Rst" SIGIS="RST" SIGNAME="plb_primary_PLB_Rst">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="O" ENDIAN="BIG" LEFT="0" LSB="18" MPD_INDEX="3" MSB="0" NAME="SPLB_Rst" RIGHT="18" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_MPLB_Rst" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="4" MSB="0" NAME="MPLB_Rst" RIGHT="2" SIGIS="RST" SIGNAME="plb_primary_MPLB_Rst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="5" NAME="PLB_dcrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="6" MSB="0" NAME="PLB_dcrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_DWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="7" MSB="0" NAME="DCR_ABus" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_AWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="8" MSB="0" NAME="DCR_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_DWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="DCR_Read" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="10" NAME="DCR_Write" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="plb_primary_M_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="95" MPD_INDEX="11" MSB="0" NAME="M_ABus" RIGHT="95" SIGNAME="plb_primary_M_ABus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*32)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_ABus"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_ABus"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="95" MPD_INDEX="12" MSB="0" NAME="M_UABus" RIGHT="95" SIGNAME="plb_primary_M_UABus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*32)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_UABus"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_UABus"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="23" MPD_INDEX="13" MSB="0" NAME="M_BE" RIGHT="23" SIGNAME="plb_primary_M_BE" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*(C_PLBV46_DWIDTH/8))-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_BE"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_BE"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_RNW" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="14" MSB="0" NAME="M_RNW" RIGHT="2" SIGNAME="plb_primary_M_RNW" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_RNW"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_RNW"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_abort" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="M_abort" RIGHT="2" SIGNAME="plb_primary_M_abort" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_ABort"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_ABort"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_busLock" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="16" MSB="0" NAME="M_busLock" RIGHT="2" SIGNAME="plb_primary_M_busLock" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_busLock"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_busLock"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="47" MPD_INDEX="17" MSB="0" NAME="M_TAttribute" RIGHT="47" SIGNAME="plb_primary_M_TAttribute" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*16)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_TAttribute"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_TAttribute"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_lockErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="18" MSB="0" NAME="M_lockErr" RIGHT="2" SIGNAME="plb_primary_M_lockErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_lockErr"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_lockErr"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="5" MPD_INDEX="19" MSB="0" NAME="M_MSize" RIGHT="5" SIGNAME="plb_primary_M_MSize" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_MSize"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_MSize"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_priority" DIR="I" ENDIAN="BIG" LEFT="0" LSB="5" MPD_INDEX="20" MSB="0" NAME="M_priority" RIGHT="5" SIGNAME="plb_primary_M_priority" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_priority"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_priority"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_priority"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_rdBurst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="21" MSB="0" NAME="M_rdBurst" RIGHT="2" SIGNAME="plb_primary_M_rdBurst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_rdBurst"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_rdBurst"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_request" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="22" MSB="0" NAME="M_request" RIGHT="2" SIGNAME="plb_primary_M_request" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_request"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_request"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="23" MSB="0" NAME="M_size" RIGHT="11" SIGNAME="plb_primary_M_size" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*4)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_size"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_size"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="8" MPD_INDEX="24" MSB="0" NAME="M_type" RIGHT="8" SIGNAME="plb_primary_M_type" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*3)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_type"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_type"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_wrBurst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="25" MSB="0" NAME="M_wrBurst" RIGHT="2" SIGNAME="plb_primary_M_wrBurst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_wrBurst"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_wrBurst"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_M_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="191" MPD_INDEX="26" MSB="0" NAME="M_wrDBus" RIGHT="191" SIGNAME="plb_primary_M_wrDBus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*C_PLBV46_DWIDTH)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_M_wrDBus"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_M_wrDBus"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="M_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="18" MPD_INDEX="27" MSB="0" NAME="Sl_addrAck" RIGHT="18" SIGNAME="plb_primary_Sl_addrAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="56" MPD_INDEX="28" MSB="0" NAME="Sl_MRdErr" RIGHT="56" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="56" MPD_INDEX="29" MSB="0" NAME="Sl_MWrErr" RIGHT="56" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="I" ENDIAN="BIG" LEFT="0" LSB="56" MPD_INDEX="30" MSB="0" NAME="Sl_MBusy" RIGHT="56" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS - 1 ]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="18" MPD_INDEX="31" MSB="0" NAME="Sl_rdBTerm" RIGHT="18" SIGNAME="plb_primary_Sl_rdBTerm" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="I" ENDIAN="BIG" LEFT="0" LSB="18" MPD_INDEX="32" MSB="0" NAME="Sl_rdComp" RIGHT="18" SIGNAME="plb_primary_Sl_rdComp" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="18" MPD_INDEX="33" MSB="0" NAME="Sl_rdDAck" RIGHT="18" SIGNAME="plb_primary_Sl_rdDAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1215" MPD_INDEX="34" MSB="0" NAME="Sl_rdDBus" RIGHT="1215" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="75" MPD_INDEX="35" MSB="0" NAME="Sl_rdWdAddr" RIGHT="75" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*4-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="I" ENDIAN="BIG" LEFT="0" LSB="18" MPD_INDEX="36" MSB="0" NAME="Sl_rearbitrate" RIGHT="18" SIGNAME="plb_primary_Sl_rearbitrate" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_SSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="37" MPD_INDEX="37" MSB="0" NAME="Sl_SSize" RIGHT="37" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*2-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_wait" DIR="I" ENDIAN="BIG" LEFT="0" LSB="18" MPD_INDEX="38" MSB="0" NAME="Sl_wait" RIGHT="18" SIGNAME="plb_primary_Sl_wait" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="18" MPD_INDEX="39" MSB="0" NAME="Sl_wrBTerm" RIGHT="18" SIGNAME="plb_primary_Sl_wrBTerm" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="I" ENDIAN="BIG" LEFT="0" LSB="18" MPD_INDEX="40" MSB="0" NAME="Sl_wrComp" RIGHT="18" SIGNAME="plb_primary_Sl_wrComp" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="18" MPD_INDEX="41" MSB="0" NAME="Sl_wrDAck" RIGHT="18" SIGNAME="plb_primary_Sl_wrDAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="I" ENDIAN="BIG" LEFT="0" LSB="56" MPD_INDEX="42" MSB="0" NAME="Sl_MIRQ" RIGHT="56" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="43" MSB="0" NAME="PLB_MIRQ" RIGHT="2" SIGNAME="plb_primary_PLB_MIRQ" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MIRQ"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MIRQ"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="44" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="45" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="46" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:(C_PLBV46_DWIDTH/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MAddrAck" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="47" MSB="0" NAME="PLB_MAddrAck" RIGHT="2" SIGNAME="plb_primary_PLB_MAddrAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MAddrAck"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MAddrAck"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MAddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MTimeout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="48" MSB="0" NAME="PLB_MTimeout" RIGHT="2" SIGNAME="plb_primary_PLB_MTimeout" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MTimeout"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MTimeout"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MTimeout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="49" MSB="0" NAME="PLB_MBusy" RIGHT="2" SIGNAME="plb_primary_PLB_MBusy" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MBusy"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MBusy"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="50" MSB="0" NAME="PLB_MRdErr" RIGHT="2" SIGNAME="plb_primary_PLB_MRdErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MRdErr"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="51" MSB="0" NAME="PLB_MWrErr" RIGHT="2" SIGNAME="plb_primary_PLB_MWrErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MWrErr"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MRdBTerm" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="52" MSB="0" NAME="PLB_MRdBTerm" RIGHT="2" SIGNAME="plb_primary_PLB_MRdBTerm" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MRdBTerm"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MRdBTerm"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MRdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MRdDAck" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="53" MSB="0" NAME="PLB_MRdDAck" RIGHT="2" SIGNAME="plb_primary_PLB_MRdDAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MRdDAck"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MRdDAck"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MRdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MRdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="191" MPD_INDEX="54" MSB="0" NAME="PLB_MRdDBus" RIGHT="191" SIGNAME="plb_primary_PLB_MRdDBus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*C_PLBV46_DWIDTH)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MRdDBus"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MRdDBus"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MRdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MRdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="55" MSB="0" NAME="PLB_MRdWdAddr" RIGHT="11" SIGNAME="plb_primary_PLB_MRdWdAddr" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*4)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MRdWdAddr"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MRdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MRdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MRearbitrate" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="56" MSB="0" NAME="PLB_MRearbitrate" RIGHT="2" SIGNAME="plb_primary_PLB_MRearbitrate" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MRearbitrate"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MRearbitrate"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MRearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MWrBTerm" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="57" MSB="0" NAME="PLB_MWrBTerm" RIGHT="2" SIGNAME="plb_primary_PLB_MWrBTerm" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MWrBTerm"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MWrBTerm"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MWrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MWrDAck" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="58" MSB="0" NAME="PLB_MWrDAck" RIGHT="2" SIGNAME="plb_primary_PLB_MWrDAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MWrDAck"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MWrDAck"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MWrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MSSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="5" MPD_INDEX="59" MSB="0" NAME="PLB_MSSize" RIGHT="5" SIGNAME="plb_primary_PLB_MSSize" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[IPLB]" INSTANCE="microblaze_0" PORT="IPLB_MSSize"/>
            <CONNECTION BUSINTERFACE="[DPLB]" INSTANCE="microblaze_0" PORT="DPLB_MSSize"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_MSSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="O" MPD_INDEX="60" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_RNW" DIR="O" MPD_INDEX="61" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="O" MPD_INDEX="62" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_abort" DIR="O" MPD_INDEX="63" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_busLock" DIR="O" MPD_INDEX="64" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="65" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="O" MPD_INDEX="66" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_masterID" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="67" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:C_PLBV46_MID_WIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="68" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="69" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="70" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="O" MPD_INDEX="71" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="O" MPD_INDEX="72" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="O" MPD_INDEX="73" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="O" ENDIAN="BIG" LEFT="0" LSB="18" MPD_INDEX="74" MSB="0" NAME="PLB_rdPrim" RIGHT="18" SIGNAME="plb_primary_PLB_rdPrim" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="75" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="76" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="77" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="O" MPD_INDEX="78" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="79" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:C_PLBV46_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="O" ENDIAN="BIG" LEFT="0" LSB="18" MPD_INDEX="80" MSB="0" NAME="PLB_wrPrim" RIGHT="18" SIGNAME="plb_primary_PLB_wrPrim" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_SaddrAck" DIR="O" MPD_INDEX="81" NAME="PLB_SaddrAck" SIGNAME="plb_primary_PLB_SaddrAck">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_SMRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="82" MSB="0" NAME="PLB_SMRdErr" RIGHT="2" SIGNAME="plb_primary_PLB_SMRdErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_SMWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="83" MSB="0" NAME="PLB_SMWrErr" RIGHT="2" SIGNAME="plb_primary_PLB_SMWrErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_SMBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="84" MSB="0" NAME="PLB_SMBusy" RIGHT="2" SIGNAME="plb_primary_PLB_SMBusy" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_SrdBTerm" DIR="O" MPD_INDEX="85" NAME="PLB_SrdBTerm" SIGNAME="plb_primary_PLB_SrdBTerm">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_SrdComp" DIR="O" MPD_INDEX="86" NAME="PLB_SrdComp" SIGNAME="plb_primary_PLB_SrdComp">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_SrdDAck" DIR="O" MPD_INDEX="87" NAME="PLB_SrdDAck" SIGNAME="plb_primary_PLB_SrdDAck">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_SrdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="88" MSB="0" NAME="PLB_SrdDBus" RIGHT="63" SIGNAME="plb_primary_PLB_SrdDBus" VECFORMULA="[0:C_PLBV46_DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_SrdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="89" MSB="0" NAME="PLB_SrdWdAddr" RIGHT="3" SIGNAME="plb_primary_PLB_SrdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_Srearbitrate" DIR="O" MPD_INDEX="90" NAME="PLB_Srearbitrate" SIGNAME="plb_primary_PLB_Srearbitrate">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_Sssize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="91" MSB="0" NAME="PLB_Sssize" RIGHT="1" SIGNAME="plb_primary_PLB_Sssize" VECFORMULA="[0:1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_Swait" DIR="O" MPD_INDEX="92" NAME="PLB_Swait" SIGNAME="plb_primary_PLB_Swait">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_SwrBTerm" DIR="O" MPD_INDEX="93" NAME="PLB_SwrBTerm" SIGNAME="plb_primary_PLB_SwrBTerm">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_SwrComp" DIR="O" MPD_INDEX="94" NAME="PLB_SwrComp" SIGNAME="plb_primary_PLB_SwrComp">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_primary_PLB_SwrDAck" DIR="O" MPD_INDEX="95" NAME="PLB_SwrDAck" SIGNAME="plb_primary_PLB_SwrDAck">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" MPD_INDEX="96" NAME="Bus_Error_Det" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="DCR" BUSSTD_PSF="DCR" IS_VALID="FALSE" MPD_INDEX="0" NAME="SDCR" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="PLB_dcrAck"/>
            <PORTMAP DIR="O" PHYSICAL="PLB_dcrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_DBus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_Read"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_Write"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1023" BASENAME="C_BASEADDR" BASEVALUE="0b1111111111" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0b0000000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x08" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDCR"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE BUSSTD="LMB" BUSSTD_PSF="LMB" HWVERSION="2.00.b" INSTANCE="ilmb" IPTYPE="BUS" MHS_INDEX="2" MODCLASS="BUS" MODTYPE="lmb_v10">
      <DESCRIPTION TYPE="SHORT">Local Memory Bus (LMB) 1.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM'</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/doc/lmb_v10.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_LMB_NUM_SLAVES" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Bus Slaves </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="1" NAME="C_LMB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Address Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_LMB_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="integer" VALUE="1">
          <DESCRIPTION>Active High External Reset</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="160000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="LMB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="SYS_Rst" SIGIS="RST" SIGNAME="sys_bus_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Bus_Struct_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_LMB_Rst" DIR="O" MPD_INDEX="2" NAME="LMB_Rst" SIGIS="RST" SIGNAME="ilmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="ilmb_cntlr" PORT="LMB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_M_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="M_ABus" RIGHT="31" SIGNAME="ilmb_M_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="INSTR_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_M_ReadStrobe" DIR="I" MPD_INDEX="4" NAME="M_ReadStrobe" SIGNAME="ilmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="IFETCH"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_M_WriteStrobe" DIR="I" MPD_INDEX="5" NAME="M_WriteStrobe" SIGNAME="ilmb_M_WriteStrobe">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_M_AddrStrobe" DIR="I" MPD_INDEX="6" NAME="M_AddrStrobe" SIGNAME="ilmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="I_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_M_DBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="7" MSB="0" NAME="M_DBus" RIGHT="31" SIGNAME="ilmb_M_DBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_M_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="8" MSB="0" NAME="M_BE" RIGHT="3" SIGNAME="ilmb_M_BE" VECFORMULA="[0:(C_LMB_DWIDTH+7)/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_Sl_DBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="9" MSB="0" NAME="Sl_DBus" RIGHT="31" SIGNAME="ilmb_Sl_DBus" VECFORMULA="[0:(C_LMB_DWIDTH*C_LMB_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="ilmb_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_Sl_Ready" DIR="I" MPD_INDEX="10" NAME="Sl_Ready" SIGNAME="ilmb_Sl_Ready" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="ilmb_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_Sl_Wait" DIR="I" MPD_INDEX="11" NAME="Sl_Wait" SIGNAME="ilmb_Sl_Wait" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="ilmb_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_Sl_UE" DIR="I" MPD_INDEX="12" NAME="Sl_UE" SIGNAME="ilmb_Sl_UE" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="ilmb_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_Sl_CE" DIR="I" MPD_INDEX="13" NAME="Sl_CE" SIGNAME="ilmb_Sl_CE" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="ilmb_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_LMB_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="LMB_ABus" RIGHT="31" SIGNAME="ilmb_LMB_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="ilmb_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_LMB_ReadStrobe" DIR="O" MPD_INDEX="15" NAME="LMB_ReadStrobe" SIGNAME="ilmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="ilmb_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_LMB_WriteStrobe" DIR="O" MPD_INDEX="16" NAME="LMB_WriteStrobe" SIGNAME="ilmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="ilmb_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_LMB_AddrStrobe" DIR="O" MPD_INDEX="17" NAME="LMB_AddrStrobe" SIGNAME="ilmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="ilmb_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_LMB_ReadDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="18" MSB="0" NAME="LMB_ReadDBus" RIGHT="31" SIGNAME="ilmb_LMB_ReadDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="INSTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_LMB_WriteDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="19" MSB="0" NAME="LMB_WriteDBus" RIGHT="31" SIGNAME="ilmb_LMB_WriteDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="ilmb_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_LMB_Ready" DIR="O" MPD_INDEX="20" NAME="LMB_Ready" SIGNAME="ilmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="IREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_LMB_Wait" DIR="O" MPD_INDEX="21" NAME="LMB_Wait" SIGNAME="ilmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="IWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_LMB_UE" DIR="O" MPD_INDEX="22" NAME="LMB_UE" SIGNAME="ilmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="IUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_LMB_CE" DIR="O" MPD_INDEX="23" NAME="LMB_CE" SIGNAME="ilmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[ILMB]" INSTANCE="microblaze_0" PORT="ICE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="ilmb_LMB_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="24" MSB="0" NAME="LMB_BE" RIGHT="3" SIGNAME="ilmb_LMB_BE" VECFORMULA="[0:(C_LMB_DWIDTH+7)/8-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="ilmb_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="reset_0"/>
      </IOINTERFACES>
    </MODULE>
    <MODULE BUSSTD="LMB" BUSSTD_PSF="LMB" HWVERSION="2.00.b" INSTANCE="dlmb" IPTYPE="BUS" MHS_INDEX="3" MODCLASS="BUS" MODTYPE="lmb_v10">
      <DESCRIPTION TYPE="SHORT">Local Memory Bus (LMB) 1.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM'</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/doc/lmb_v10.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_LMB_NUM_SLAVES" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Bus Slaves </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="1" NAME="C_LMB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Address Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_LMB_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="integer" VALUE="1">
          <DESCRIPTION>Active High External Reset</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="160000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="LMB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="SYS_Rst" SIGIS="RST" SIGNAME="sys_bus_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Bus_Struct_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_LMB_Rst" DIR="O" MPD_INDEX="2" NAME="LMB_Rst" SIGIS="RST" SIGNAME="dlmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB:ILMB]" INSTANCE="microblaze_0" PORT="RESET"/>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="dlmb_cntlr" PORT="LMB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_M_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="M_ABus" RIGHT="31" SIGNAME="dlmb_M_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DATA_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_M_ReadStrobe" DIR="I" MPD_INDEX="4" NAME="M_ReadStrobe" SIGNAME="dlmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="READ_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_M_WriteStrobe" DIR="I" MPD_INDEX="5" NAME="M_WriteStrobe" SIGNAME="dlmb_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="WRITE_STROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_M_AddrStrobe" DIR="I" MPD_INDEX="6" NAME="M_AddrStrobe" SIGNAME="dlmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="D_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_M_DBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="7" MSB="0" NAME="M_DBus" RIGHT="31" SIGNAME="dlmb_M_DBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DATA_WRITE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_M_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="8" MSB="0" NAME="M_BE" RIGHT="3" SIGNAME="dlmb_M_BE" VECFORMULA="[0:(C_LMB_DWIDTH+7)/8-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="BYTE_ENABLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_Sl_DBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="9" MSB="0" NAME="Sl_DBus" RIGHT="31" SIGNAME="dlmb_Sl_DBus" VECFORMULA="[0:(C_LMB_DWIDTH*C_LMB_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="dlmb_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_Sl_Ready" DIR="I" MPD_INDEX="10" NAME="Sl_Ready" SIGNAME="dlmb_Sl_Ready" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="dlmb_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_Sl_Wait" DIR="I" MPD_INDEX="11" NAME="Sl_Wait" SIGNAME="dlmb_Sl_Wait" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="dlmb_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_Sl_UE" DIR="I" MPD_INDEX="12" NAME="Sl_UE" SIGNAME="dlmb_Sl_UE" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="dlmb_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_Sl_CE" DIR="I" MPD_INDEX="13" NAME="Sl_CE" SIGNAME="dlmb_Sl_CE" VECFORMULA="[0:C_LMB_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="dlmb_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_LMB_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="LMB_ABus" RIGHT="31" SIGNAME="dlmb_LMB_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="dlmb_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_LMB_ReadStrobe" DIR="O" MPD_INDEX="15" NAME="LMB_ReadStrobe" SIGNAME="dlmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="dlmb_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_LMB_WriteStrobe" DIR="O" MPD_INDEX="16" NAME="LMB_WriteStrobe" SIGNAME="dlmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="dlmb_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_LMB_AddrStrobe" DIR="O" MPD_INDEX="17" NAME="LMB_AddrStrobe" SIGNAME="dlmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="dlmb_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_LMB_ReadDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="18" MSB="0" NAME="LMB_ReadDBus" RIGHT="31" SIGNAME="dlmb_LMB_ReadDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DATA_READ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_LMB_WriteDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="19" MSB="0" NAME="LMB_WriteDBus" RIGHT="31" SIGNAME="dlmb_LMB_WriteDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="dlmb_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_LMB_Ready" DIR="O" MPD_INDEX="20" NAME="LMB_Ready" SIGNAME="dlmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_LMB_Wait" DIR="O" MPD_INDEX="21" NAME="LMB_Wait" SIGNAME="dlmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_LMB_UE" DIR="O" MPD_INDEX="22" NAME="LMB_UE" SIGNAME="dlmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_LMB_CE" DIR="O" MPD_INDEX="23" NAME="LMB_CE" SIGNAME="dlmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DLMB]" INSTANCE="microblaze_0" PORT="DCE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="dlmb_LMB_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="24" MSB="0" NAME="LMB_BE" RIGHT="3" SIGNAME="dlmb_LMB_BE" VECFORMULA="[0:(C_LMB_DWIDTH+7)/8-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="dlmb_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="reset_0"/>
      </IOINTERFACES>
    </MODULE>
    <MODULE HWVERSION="3.00.b" INSTANCE="dlmb_cntlr" IPTYPE="PERIPHERAL" MHS_INDEX="4" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">LMB BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/doc/lmb_bram_if_cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>LMB BRAM Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x0000ffff">
          <DESCRIPTION>LMB BRAM High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_FAMILY" TYPE="string" VALUE="virtex6"/>
        <PARAMETER CHANGEDBY="SYSTEM" ENDIAN="BIG" LSB="31" MPD_INDEX="3" MSB="0" NAME="C_MASK" TYPE="std_logic_vector" VALUE="0xc0040000">
          <DESCRIPTION>LMB Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_LMB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Address Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_LMB_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="6" NAME="C_ECC" TYPE="integer" VALUE="0">
          <DESCRIPTION>Error Correction Code </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_INTERCONNECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Select Interconnect </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_FAULT_INJECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Fault Inject Registers </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_CE_FAILING_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Correctable Error First Failing Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_UE_FAILING_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Uncorrectable Error First Failing Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_ECC_STATUS_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>ECC Status and Control Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_ECC_ONOFF_REGISTER" TYPE="integer" VALUE="0">
          <DESCRIPTION>ECC On/Off Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="integer" VALUE="1">
          <DESCRIPTION>ECC On/Off Reset Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_CE_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Correctable Error Counter Register Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_WRITE_ACCESS" TYPE="integer" VALUE="2">
          <DESCRIPTION>Write Access setting </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="16" NAME="C_SPLB_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Base Address for PLB Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="17" NAME="C_SPLB_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>High Address for PLB Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_SPLB_CTRL_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_SPLB_CTRL_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="20" NAME="C_SPLB_CTRL_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="21" NAME="C_SPLB_CTRL_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="22" NAME="C_SPLB_CTRL_NUM_MASTERS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="23" NAME="C_SPLB_CTRL_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_SPLB_CTRL_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="25" NAME="C_SPLB_CTRL_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Frequency of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="26" NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>S_AXI_CTRL Clock Frequency</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="27" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>S_AXI_CTRL Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="28" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>S_AXI_CTRL High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="29" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S_AXI_CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="30" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S_AXI_CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="31" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>S_AXI_CTRL Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SLMB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="LMB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="dlmb_LMB_Rst" DIR="I" MPD_INDEX="1" NAME="LMB_Rst" SIGIS="RST" SIGNAME="dlmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="dlmb_LMB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="LMB_ABus" RIGHT="31" SIGNAME="dlmb_LMB_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_ABUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="dlmb_LMB_WriteDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="LMB_WriteDBus" RIGHT="31" SIGNAME="dlmb_LMB_WriteDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_WRITEDBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="dlmb_LMB_AddrStrobe" DIR="I" MPD_INDEX="4" NAME="LMB_AddrStrobe" SIGNAME="dlmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_ADDRSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="dlmb_LMB_ReadStrobe" DIR="I" MPD_INDEX="5" NAME="LMB_ReadStrobe" SIGNAME="dlmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_READSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="dlmb_LMB_WriteStrobe" DIR="I" MPD_INDEX="6" NAME="LMB_WriteStrobe" SIGNAME="dlmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_WRITESTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="dlmb_LMB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="7" MSB="0" NAME="LMB_BE" RIGHT="3" SIGNAME="dlmb_LMB_BE" VECFORMULA="[0:C_LMB_DWIDTH/8-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="dlmb_Sl_DBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="8" MSB="0" NAME="Sl_DBus" RIGHT="31" SIGNAME="dlmb_Sl_DBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="SL_DBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="dlmb_Sl_Ready" DIR="O" MPD_INDEX="9" NAME="Sl_Ready" SIGNAME="dlmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="SL_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="dlmb_Sl_Wait" DIR="O" MPD_INDEX="10" NAME="Sl_Wait" SIGNAME="dlmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="SL_WAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="dlmb_Sl_UE" DIR="O" MPD_INDEX="11" NAME="Sl_UE" SIGNAME="dlmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="SL_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="dlmb_Sl_CE" DIR="O" MPD_INDEX="12" NAME="Sl_CE" SIGNAME="dlmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="SL_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="dlmb_port_BRAM_Rst" DIR="O" MPD_INDEX="13" NAME="BRAM_Rst_A" SIGIS="RST" SIGNAME="dlmb_port_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="lmb_bram" PORT="BRAM_Rst_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="dlmb_port_BRAM_Clk" DIR="O" MPD_INDEX="14" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="dlmb_port_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="lmb_bram" PORT="BRAM_Clk_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="dlmb_port_BRAM_EN" DIR="O" MPD_INDEX="15" NAME="BRAM_EN_A" SIGNAME="dlmb_port_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="lmb_bram" PORT="BRAM_EN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="dlmb_port_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="16" MSB="0" NAME="BRAM_WEN_A" RIGHT="3" SIGNAME="dlmb_port_BRAM_WEN" VECFORMULA="[0:((C_LMB_DWIDTH+8*C_ECC)/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="lmb_bram" PORT="BRAM_WEN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="dlmb_port_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="17" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="dlmb_port_BRAM_Addr" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="lmb_bram" PORT="BRAM_Addr_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="dlmb_port_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="18" MSB="0" NAME="BRAM_Din_A" RIGHT="31" SIGNAME="dlmb_port_BRAM_Din" VECFORMULA="[0:C_LMB_DWIDTH-1+8*C_ECC]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="lmb_bram" PORT="BRAM_Din_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="dlmb_port_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="19" MSB="0" NAME="BRAM_Dout_A" RIGHT="31" SIGNAME="dlmb_port_BRAM_Dout" VECFORMULA="[0:C_LMB_DWIDTH-1+8*C_ECC]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="lmb_bram" PORT="BRAM_Dout_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="20" NAME="Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="21" MSB="0" NAME="SPLB_CTRL_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="22" NAME="SPLB_CTRL_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="23" NAME="SPLB_CTRL_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="24" NAME="SPLB_CTRL_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="25" MSB="0" NAME="SPLB_CTRL_PLB_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB_CTRL_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="26" MSB="0" NAME="SPLB_CTRL_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="27" MSB="0" NAME="SPLB_CTRL_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="28" MSB="0" NAME="SPLB_CTRL_PLB_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_DWIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="29" NAME="SPLB_CTRL_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="30" MSB="0" NAME="SPLB_CTRL_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="31" NAME="SPLB_CTRL_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="32" NAME="SPLB_CTRL_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="33" NAME="SPLB_CTRL_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="34" NAME="SPLB_CTRL_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="35" MSB="0" NAME="SPLB_CTRL_Sl_rdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_DWIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="36" NAME="SPLB_CTRL_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="37" NAME="SPLB_CTRL_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="38" NAME="SPLB_CTRL_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="39" NAME="SPLB_CTRL_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="40" NAME="SPLB_CTRL_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="41" MSB="0" NAME="SPLB_CTRL_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="42" NAME="SPLB_CTRL_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="43" NAME="SPLB_CTRL_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="44" NAME="SPLB_CTRL_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="45" NAME="SPLB_CTRL_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="46" NAME="SPLB_CTRL_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="47" MSB="0" NAME="SPLB_CTRL_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="48" NAME="SPLB_CTRL_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="49" NAME="SPLB_CTRL_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="50" NAME="SPLB_CTRL_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="51" NAME="SPLB_CTRL_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="52" NAME="SPLB_CTRL_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="53" MSB="0" NAME="SPLB_CTRL_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="54" MSB="0" NAME="SPLB_CTRL_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="55" MSB="0" NAME="SPLB_CTRL_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="56" MSB="0" NAME="SPLB_CTRL_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="57" NAME="SPLB_CTRL_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="58" MSB="0" NAME="SPLB_CTRL_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="59" NAME="SPLB_CTRL_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="60" NAME="SPLB_CTRL_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="61" NAME="S_AXI_CTRL_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="62" NAME="S_AXI_CTRL_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="63" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="64" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="65" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="66" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="67" MSB="3" NAME="S_AXI_CTRL_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_S_AXI_CTRL_DATA_WIDTH/8)-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="68" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="69" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="70" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="71" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="72" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="73" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="74" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="75" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="76" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="77" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="78" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="79" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dlmb" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SLMB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dlmb_port" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="BRAM_PORT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="2" NAME="SPLB_CTRL" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="3" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="65535" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000ffff" MEMTYPE="MEMORY" MINSIZE="0x800" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SLMB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SPLB_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB_CTRL"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.00.b" INSTANCE="ilmb_cntlr" IPTYPE="PERIPHERAL" MHS_INDEX="5" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">LMB BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/doc/lmb_bram_if_cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>LMB BRAM Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x0000ffff">
          <DESCRIPTION>LMB BRAM High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_FAMILY" TYPE="string" VALUE="virtex6"/>
        <PARAMETER CHANGEDBY="SYSTEM" ENDIAN="BIG" LSB="31" MPD_INDEX="3" MSB="0" NAME="C_MASK" TYPE="std_logic_vector" VALUE="0xc0040000">
          <DESCRIPTION>LMB Address Decode Mask</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_LMB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Address Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_LMB_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>LMB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="6" NAME="C_ECC" TYPE="integer" VALUE="0">
          <DESCRIPTION>Error Correction Code </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_INTERCONNECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Select Interconnect </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_FAULT_INJECT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Fault Inject Registers </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_CE_FAILING_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Correctable Error First Failing Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_UE_FAILING_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Uncorrectable Error First Failing Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_ECC_STATUS_REGISTERS" TYPE="integer" VALUE="0">
          <DESCRIPTION>ECC Status and Control Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_ECC_ONOFF_REGISTER" TYPE="integer" VALUE="0">
          <DESCRIPTION>ECC On/Off Register </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_ECC_ONOFF_RESET_VALUE" TYPE="integer" VALUE="1">
          <DESCRIPTION>ECC On/Off Reset Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_CE_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Correctable Error Counter Register Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_WRITE_ACCESS" TYPE="integer" VALUE="2">
          <DESCRIPTION>Write Access setting </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="16" NAME="C_SPLB_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Base Address for PLB Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="17" NAME="C_SPLB_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>High Address for PLB Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_SPLB_CTRL_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_SPLB_CTRL_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="20" NAME="C_SPLB_CTRL_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="21" NAME="C_SPLB_CTRL_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="22" NAME="C_SPLB_CTRL_NUM_MASTERS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="23" NAME="C_SPLB_CTRL_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_SPLB_CTRL_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="25" NAME="C_SPLB_CTRL_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Frequency of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="26" NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>S_AXI_CTRL Clock Frequency</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="27" NAME="C_S_AXI_CTRL_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>S_AXI_CTRL Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="28" NAME="C_S_AXI_CTRL_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>S_AXI_CTRL High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="29" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S_AXI_CTRL Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="30" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>S_AXI_CTRL Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="31" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>S_AXI_CTRL Protocol</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SLMB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="LMB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="ilmb_LMB_Rst" DIR="I" MPD_INDEX="1" NAME="LMB_Rst" SIGIS="RST" SIGNAME="ilmb_LMB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="ilmb_LMB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="LMB_ABus" RIGHT="31" SIGNAME="ilmb_LMB_ABus" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_ABUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="ilmb_LMB_WriteDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="LMB_WriteDBus" RIGHT="31" SIGNAME="ilmb_LMB_WriteDBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_WRITEDBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="ilmb_LMB_AddrStrobe" DIR="I" MPD_INDEX="4" NAME="LMB_AddrStrobe" SIGNAME="ilmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_ADDRSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="ilmb_LMB_ReadStrobe" DIR="I" MPD_INDEX="5" NAME="LMB_ReadStrobe" SIGNAME="ilmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_READSTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="ilmb_LMB_WriteStrobe" DIR="I" MPD_INDEX="6" NAME="LMB_WriteStrobe" SIGNAME="ilmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_WRITESTROBE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="ilmb_LMB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="7" MSB="0" NAME="LMB_BE" RIGHT="3" SIGNAME="ilmb_LMB_BE" VECFORMULA="[0:C_LMB_DWIDTH/8-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="ilmb_Sl_DBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="8" MSB="0" NAME="Sl_DBus" RIGHT="31" SIGNAME="ilmb_Sl_DBus" VECFORMULA="[0:C_LMB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="SL_DBUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="ilmb_Sl_Ready" DIR="O" MPD_INDEX="9" NAME="Sl_Ready" SIGNAME="ilmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="SL_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="ilmb_Sl_Wait" DIR="O" MPD_INDEX="10" NAME="Sl_Wait" SIGNAME="ilmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="SL_WAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="ilmb_Sl_UE" DIR="O" MPD_INDEX="11" NAME="Sl_UE" SIGNAME="ilmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="SL_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SLMB" DEF_SIGNAME="ilmb_Sl_CE" DIR="O" MPD_INDEX="12" NAME="Sl_CE" SIGNAME="ilmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="SL_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="ilmb_port_BRAM_Rst" DIR="O" MPD_INDEX="13" NAME="BRAM_Rst_A" SIGIS="RST" SIGNAME="ilmb_port_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="lmb_bram" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="ilmb_port_BRAM_Clk" DIR="O" MPD_INDEX="14" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="ilmb_port_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="lmb_bram" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="ilmb_port_BRAM_EN" DIR="O" MPD_INDEX="15" NAME="BRAM_EN_A" SIGNAME="ilmb_port_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="lmb_bram" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="ilmb_port_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="16" MSB="0" NAME="BRAM_WEN_A" RIGHT="3" SIGNAME="ilmb_port_BRAM_WEN" VECFORMULA="[0:((C_LMB_DWIDTH+8*C_ECC)/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="lmb_bram" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="ilmb_port_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="17" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="ilmb_port_BRAM_Addr" VECFORMULA="[0:C_LMB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="lmb_bram" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="ilmb_port_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="18" MSB="0" NAME="BRAM_Din_A" RIGHT="31" SIGNAME="ilmb_port_BRAM_Din" VECFORMULA="[0:C_LMB_DWIDTH-1+8*C_ECC]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="lmb_bram" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="BRAM_PORT" DEF_SIGNAME="ilmb_port_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="19" MSB="0" NAME="BRAM_Dout_A" RIGHT="31" SIGNAME="ilmb_port_BRAM_Dout" VECFORMULA="[0:C_LMB_DWIDTH-1+8*C_ECC]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="lmb_bram" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="20" NAME="Interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="21" MSB="0" NAME="SPLB_CTRL_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="22" NAME="SPLB_CTRL_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="23" NAME="SPLB_CTRL_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="24" NAME="SPLB_CTRL_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="25" MSB="0" NAME="SPLB_CTRL_PLB_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB_CTRL_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="26" MSB="0" NAME="SPLB_CTRL_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="27" MSB="0" NAME="SPLB_CTRL_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="28" MSB="0" NAME="SPLB_CTRL_PLB_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_DWIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="29" NAME="SPLB_CTRL_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="30" MSB="0" NAME="SPLB_CTRL_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="31" NAME="SPLB_CTRL_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="32" NAME="SPLB_CTRL_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="33" NAME="SPLB_CTRL_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="34" NAME="SPLB_CTRL_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="35" MSB="0" NAME="SPLB_CTRL_Sl_rdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_DWIDTH-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="36" NAME="SPLB_CTRL_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="37" NAME="SPLB_CTRL_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="38" NAME="SPLB_CTRL_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="39" NAME="SPLB_CTRL_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="40" NAME="SPLB_CTRL_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="41" MSB="0" NAME="SPLB_CTRL_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="42" NAME="SPLB_CTRL_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="43" NAME="SPLB_CTRL_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="44" NAME="SPLB_CTRL_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="45" NAME="SPLB_CTRL_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="46" NAME="SPLB_CTRL_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="47" MSB="0" NAME="SPLB_CTRL_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="48" NAME="SPLB_CTRL_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="49" NAME="SPLB_CTRL_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="50" NAME="SPLB_CTRL_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="51" NAME="SPLB_CTRL_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="52" NAME="SPLB_CTRL_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="53" MSB="0" NAME="SPLB_CTRL_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="54" MSB="0" NAME="SPLB_CTRL_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="55" MSB="0" NAME="SPLB_CTRL_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="56" MSB="0" NAME="SPLB_CTRL_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="57" NAME="SPLB_CTRL_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="58" MSB="0" NAME="SPLB_CTRL_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="59" NAME="SPLB_CTRL_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="60" NAME="SPLB_CTRL_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="61" NAME="S_AXI_CTRL_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="62" NAME="S_AXI_CTRL_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="63" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="64" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="65" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="66" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="67" MSB="3" NAME="S_AXI_CTRL_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_S_AXI_CTRL_DATA_WIDTH/8)-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="68" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="69" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="70" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="71" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="72" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="73" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="74" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="75" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="76" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="77" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="78" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="79" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ilmb" BUSSTD="LMB" BUSSTD_PSF="LMB" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SLMB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LMB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_WriteStrobe"/>
            <PORTMAP DIR="I" PHYSICAL="LMB_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_Ready"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_Wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_UE"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_CE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ilmb_port" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="BRAM_PORT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="2" NAME="SPLB_CTRL" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_CTRL_PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB_CTRL_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="3" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="65535" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000ffff" MEMTYPE="MEMORY" MINSIZE="0x800" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SLMB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SPLB_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB_CTRL"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="lmb_bram" IPTYPE="PERIPHERAL" MHS_INDEX="6" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x10000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTA" DEF_SIGNAME="ilmb_port_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="ilmb_port_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="ilmb_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="ilmb_port_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="ilmb_port_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="ilmb_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="ilmb_port_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="ilmb_port_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="ilmb_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="ilmb_port_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="3" SIGNAME="ilmb_port_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="ilmb_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="ilmb_port_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="ilmb_port_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="ilmb_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="ilmb_port_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="31" SIGNAME="ilmb_port_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="ilmb_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="ilmb_port_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="31" SIGNAME="ilmb_port_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="ilmb_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="dlmb_port_BRAM_Rst" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="dlmb_port_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="dlmb_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="dlmb_port_BRAM_Clk" DIR="I" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="dlmb_port_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="dlmb_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="dlmb_port_BRAM_EN" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="dlmb_port_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="dlmb_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="dlmb_port_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="3" SIGNAME="dlmb_port_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="dlmb_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="dlmb_port_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="dlmb_port_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="dlmb_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="dlmb_port_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="31" SIGNAME="dlmb_port_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="dlmb_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="dlmb_port_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="31" SIGNAME="dlmb_port_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[BRAM_PORT]" INSTANCE="dlmb_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ilmb_port" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dlmb_port" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="w3_userio_0" IPTYPE="PERIPHERAL" MHS_INDEX="7" MODCLASS="PERIPHERAL" MODTYPE="w3_userio">
      <DESCRIPTION TYPE="SHORT">W3_USERIO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Manages interface to all user IO on WARP v3 board. LED outputs can be controlled by software-accessible registers or ports. The control source for each LED is configured independently via a control register. DIP switch and buttons are debounced and captured in a register and driven to output ports.</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0xc8e00000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0xc8e0ffff"/>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="6250"/>
        <PARAMETER MPD_INDEX="11" NAME="C_INCLUDE_DPHASE_TIMER" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="12" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
        <PARAMETER MPD_INDEX="13" NAME="HEXDISP_ACTIVE_HIGH" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="14" NAME="INCLUDE_DNA_READ_LOGIC" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" ENDIAN="BIG" IOS="ext_userio" IS_INSTANTIATED="TRUE" LEFT="0" LSB="6" MHS_INDEX="0" MPD_INDEX="42" MSB="0" NAME="hexdisp_left" RIGHT="6" SIGNAME="USERIO_hexdisp_left_pin" VECFORMULA="[0:6]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_hexdisp_left_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="ext_userio" IS_INSTANTIATED="TRUE" LEFT="0" LSB="6" MHS_INDEX="1" MPD_INDEX="43" MSB="0" NAME="hexdisp_right" RIGHT="6" SIGNAME="USERIO_hexdisp_right_pin" VECFORMULA="[0:6]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_hexdisp_right_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="44" NAME="hexdisp_left_dp" SIGNAME="USERIO_hexdisp_left_dp_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_hexdisp_left_dp_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="45" NAME="hexdisp_right_dp" SIGNAME="USERIO_hexdisp_right_dp_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_hexdisp_right_dp_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="ext_userio" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="46" MSB="0" NAME="leds_red" RIGHT="3" SIGNAME="USERIO_leds_red_pin" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_leds_red_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="ext_userio" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="47" MSB="0" NAME="leds_green" RIGHT="3" SIGNAME="USERIO_leds_green_pin" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_leds_green_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="48" NAME="rfa_led_red" SIGNAME="USERIO_rfa_led_red_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_rfa_led_red_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="49" NAME="rfa_led_green" SIGNAME="USERIO_rfa_led_green_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_rfa_led_green_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="50" NAME="rfb_led_red" SIGNAME="USERIO_rfb_led_red_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_rfb_led_red_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="51" NAME="rfb_led_green" SIGNAME="USERIO_rfb_led_green_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_rfb_led_green_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="ext_userio" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="10" MPD_INDEX="52" MSB="0" NAME="dipsw" RIGHT="3" SIGNAME="USERIO_dipsw_pin" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_dipsw_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="53" NAME="pb_u" SIGNAME="USERIO_pb_u_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_pb_u_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="54" NAME="pb_m" SIGNAME="USERIO_pb_m_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_pb_m_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_userio" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="55" NAME="pb_d" SIGNAME="USERIO_pb_d_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="USERIO_pb_d_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="62" NAME="usr_rfa_led_red" SIGNAME="RFA_statLED_Rx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_Misc]" INSTANCE="radio_controller_0" PORT="usr_RFA_statLED_Rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="63" NAME="usr_rfa_led_green" SIGNAME="RFA_statLED_Tx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_Misc]" INSTANCE="radio_controller_0" PORT="usr_RFA_statLED_Tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="64" NAME="usr_rfb_led_red" SIGNAME="RFB_statLED_Rx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_Misc]" INSTANCE="radio_controller_0" PORT="usr_RFB_statLED_Rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="65" NAME="usr_rfb_led_green" SIGNAME="RFB_statLED_Tx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_Misc]" INSTANCE="radio_controller_0" PORT="usr_RFB_statLED_Tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="40000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="70" NAME="DNA_Port_Clk" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" LEFT="0" LSB="6" MPD_INDEX="56" MSB="0" NAME="usr_hexdisp_left" RIGHT="6" SIGNAME="__NOC__" VECFORMULA="[0:6]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" LEFT="0" LSB="6" MPD_INDEX="57" MSB="0" NAME="usr_hexdisp_right" RIGHT="6" SIGNAME="__NOC__" VECFORMULA="[0:6]"/>
        <PORT DIR="I" IOS="user_ports" MPD_INDEX="58" NAME="usr_hexdisp_left_dp" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="user_ports" MPD_INDEX="59" NAME="usr_hexdisp_right_dp" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" LEFT="0" LSB="3" MPD_INDEX="60" MSB="0" NAME="usr_leds_red" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" LEFT="0" LSB="3" MPD_INDEX="61" MSB="0" NAME="usr_leds_green" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="user_ports" LEFT="0" LSB="3" MPD_INDEX="66" MSB="0" NAME="usr_dipsw" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT DIR="O" IOS="user_ports" MPD_INDEX="67" NAME="usr_pb_u" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="user_ports" MPD_INDEX="68" NAME="usr_pb_m" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="user_ports" MPD_INDEX="69" NAME="usr_pb_d" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="ext_userio" TYPE="W3_USERIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="hexdisp_left"/>
            <PORTMAP DIR="O" PHYSICAL="hexdisp_right"/>
            <PORTMAP DIR="O" PHYSICAL="hexdisp_left_dp"/>
            <PORTMAP DIR="O" PHYSICAL="hexdisp_right_dp"/>
            <PORTMAP DIR="O" PHYSICAL="leds_red"/>
            <PORTMAP DIR="O" PHYSICAL="leds_green"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_led_red"/>
            <PORTMAP DIR="O" PHYSICAL="rfa_led_green"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_led_red"/>
            <PORTMAP DIR="O" PHYSICAL="rfb_led_green"/>
            <PORTMAP DIR="I" PHYSICAL="dipsw"/>
            <PORTMAP DIR="I" PHYSICAL="pb_u"/>
            <PORTMAP DIR="I" PHYSICAL="pb_m"/>
            <PORTMAP DIR="I" PHYSICAL="pb_d"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="user_ports" TYPE="W3_USERIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="usr_rfa_led_red"/>
            <PORTMAP DIR="I" PHYSICAL="usr_rfa_led_green"/>
            <PORTMAP DIR="I" PHYSICAL="usr_rfb_led_red"/>
            <PORTMAP DIR="I" PHYSICAL="usr_rfb_led_green"/>
            <PORTMAP DIR="I" PHYSICAL="usr_hexdisp_left"/>
            <PORTMAP DIR="I" PHYSICAL="usr_hexdisp_right"/>
            <PORTMAP DIR="I" PHYSICAL="usr_hexdisp_left_dp"/>
            <PORTMAP DIR="I" PHYSICAL="usr_hexdisp_right_dp"/>
            <PORTMAP DIR="I" PHYSICAL="usr_leds_red"/>
            <PORTMAP DIR="I" PHYSICAL="usr_leds_green"/>
            <PORTMAP DIR="O" PHYSICAL="usr_dipsw"/>
            <PORTMAP DIR="O" PHYSICAL="usr_pb_u"/>
            <PORTMAP DIR="O" PHYSICAL="usr_pb_m"/>
            <PORTMAP DIR="O" PHYSICAL="usr_pb_d"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3370123264" BASENAME="C_BASEADDR" BASEVALUE="0xc8e00000" HIGHDECIMAL="3370188799" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xc8e0ffff" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.b" INSTANCE="w3_iic_eeprom_0" IPTYPE="PERIPHERAL" MHS_INDEX="8" MODCLASS="PERIPHERAL" MODTYPE="w3_iic_eeprom">
      <DESCRIPTION TYPE="SHORT">WARP v3 IIC EEPROM</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Simple IIC master, based on the OpenCores I2C Master core, for accessing IIC EEPROM on WARP v3 board.</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0xcbe00000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0xcbe0ffff"/>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="6250"/>
        <PARAMETER MPD_INDEX="11" NAME="C_INCLUDE_DPHASE_TIMER" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="12" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="IO" IOS="IIC" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" MHS_INDEX="0" MPD_INDEX="42" NAME="iic_scl" SIGNAME="IIC_EEPROM_iic_scl_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="IIC_EEPROM_iic_scl_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" IOS="IIC" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" MHS_INDEX="1" MPD_INDEX="43" NAME="iic_sda" SIGNAME="IIC_EEPROM_iic_sda_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="IIC_EEPROM_iic_sda_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="IIC" TYPE="W3_IIC_EEPROM_V1">
          <PORTMAPS>
            <PORTMAP DIR="IO" PHYSICAL="iic_scl"/>
            <PORTMAP DIR="IO" PHYSICAL="iic_sda"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3420454912" BASENAME="C_BASEADDR" BASEVALUE="0xcbe00000" HIGHDECIMAL="3420520447" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xcbe0ffff" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.02.a" INSTANCE="UART_USB" IPTYPE="PERIPHERAL" MHS_INDEX="9" MODCLASS="PERIPHERAL" MODTYPE="xps_uartlite">
      <DESCRIPTION TYPE="SHORT">XPS UART (Lite)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Generic UART (Universal Asynchronous Receiver/Transmitter) for PLBV46 bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02_a/doc/xps_uartlite.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_SPLB_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="160000000">
          <DESCRIPTION>Clock Frequency of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="6" MPD_INDEX="2" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x84000000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="7" MPD_INDEX="3" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8400ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="7" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="11" NAME="C_BAUDRATE" TYPE="INTEGER" VALUE="57600">
          <DESCRIPTION>UART Lite Baud Rate </DESCRIPTION>
          <DESCRIPTION>Baud Rate</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="12" NAME="C_DATA_BITS" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Number of Data Bits in a Serial Frame</DESCRIPTION>
          <DESCRIPTION>Data Bits</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="13" NAME="C_USE_PARITY" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Parity </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="14" NAME="C_ODD_PARITY" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Parity Type </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IOS="uart_0" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="42" NAME="RX" SIGNAME="UART_USB_RX_pin">
          <DESCRIPTION>Serial Data In</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="UART_USB_RX_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="uart_0" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="43" NAME="TX" SIGNAME="UART_USB_TX_pin">
          <DESCRIPTION>Serial Data Out</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="UART_USB_TX_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="3" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="4" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="5" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="6" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="7" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="8" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="9" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="10" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="11" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="12" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="13" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="14" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="15" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="16" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="17" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="32" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="33" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="34" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="35" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="36" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="37" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="38" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="39" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="40" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="44" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="uart_0" TYPE="XIL_UART_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="RX"/>
            <PORTMAP DIR="O" PHYSICAL="TX"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2214592512" BASENAME="C_BASEADDR" BASEVALUE="0x84000000" HIGHDECIMAL="2214658047" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8400ffff" MEMTYPE="REGISTER" MINSIZE="0x10" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.03.a" INSTANCE="ETH_A" IPTYPE="PERIPHERAL" MHS_INDEX="10" MODCLASS="PERIPHERAL" MODTYPE="xps_ll_temac">
      <DESCRIPTION TYPE="SHORT">XPS LocalLink Tri-mode Ethernet MAC</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/doc/xps_ll_temac.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO EXPIRESON="Jan-30-2016" ICON_NAME="ps_pay_core_4" STATE="Hardware Evaluation" TYPE="Hardware_Evaluation"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_NUM_IDELAYCTRL" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>C_NUM_IDELAYCTRL</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_IDELAYCTRL_LOC" TYPE="STRING" VALUE="IDELAYCTRL_X2Y2">
          <DESCRIPTION>C_IDELAYCTRL_LOC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_SUBFAMILY" TYPE="string" VALUE="lx">
          <DESCRIPTION>Device Sub Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_RESERVED" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_RESERVED</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>C_FAMILY</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x87100000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="7" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8717ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="11" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_INCLUDE_IO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include IO and BUFG as Needed for the PHY Interface Selected</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="14" NAME="C_PHY_TYPE" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Physical Interface Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="15" NAME="C_TEMAC1_ENABLED" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable TEMAC 1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="16" NAME="C_TEMAC0_TXFIFO" TYPE="INTEGER" VALUE="32768">
          <DESCRIPTION>TX FIFO Depth of TEMAC0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="17" NAME="C_TEMAC0_RXFIFO" TYPE="INTEGER" VALUE="32768">
          <DESCRIPTION>RX FIFO Depth of TEMAC0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_TEMAC1_TXFIFO" TYPE="INTEGER" VALUE="4096">
          <DESCRIPTION>TX FIFO Depth of TEMAC1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_TEMAC1_RXFIFO" TYPE="INTEGER" VALUE="4096">
          <DESCRIPTION>RX FIFO Depth of TEMAC1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="20" NAME="C_BUS2CORE_CLK_RATIO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Ratio of PLB Bus Clock to Core Clock</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="21" NAME="C_TEMAC_TYPE" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Type of TEMAC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="22" NAME="C_TEMAC0_TXCSUM" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable TX Checksum Offload for TEMAC0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="23" NAME="C_TEMAC0_RXCSUM" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable RX Checksum Offload for TEMAC0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_TEMAC1_TXCSUM" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable TX Checksum Offload for TEMAC1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="25" NAME="C_TEMAC1_RXCSUM" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable RX Checksum Offload for TEMAC1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="26" NAME="C_TEMAC0_PHYADDR" TYPE="std_logic_vector" VALUE="0b00001">
          <DESCRIPTION>PHY Address for TEMAC 0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="27" NAME="C_TEMAC1_PHYADDR" TYPE="std_logic_vector" VALUE="0b00010">
          <DESCRIPTION>PHY Address for TEMAC 1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="28" NAME="C_TEMAC0_TXVLAN_TRAN" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_TXVLAN_TRAN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="29" NAME="C_TEMAC0_RXVLAN_TRAN" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_RXVLAN_TRAN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="30" NAME="C_TEMAC1_TXVLAN_TRAN" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_TXVLAN_TRAN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="31" NAME="C_TEMAC1_RXVLAN_TRAN" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_RXVLAN_TRAN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="32" NAME="C_TEMAC0_TXVLAN_TAG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_TXVLAN_TAG</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="33" NAME="C_TEMAC0_RXVLAN_TAG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_RXVLAN_TAG</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="34" NAME="C_TEMAC1_TXVLAN_TAG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_TXVLAN_TAG</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="35" NAME="C_TEMAC1_RXVLAN_TAG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_RXVLAN_TAG</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="36" NAME="C_TEMAC0_TXVLAN_STRP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_TXVLAN_STRP</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="37" NAME="C_TEMAC0_RXVLAN_STRP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_RXVLAN_STRP</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="38" NAME="C_TEMAC1_TXVLAN_STRP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_TXVLAN_STRP</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="39" NAME="C_TEMAC1_RXVLAN_STRP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_RXVLAN_STRP</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="40" NAME="C_TEMAC0_MCAST_EXTEND" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_MCAST_EXTEND</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="41" NAME="C_TEMAC1_MCAST_EXTEND" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_MCAST_EXTEND</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="42" NAME="C_TEMAC0_STATS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_STATS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="43" NAME="C_TEMAC1_STATS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_STATS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="44" NAME="C_TEMAC0_AVB" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_AVB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="45" NAME="C_TEMAC1_AVB" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_AVB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="46" NAME="C_SIMULATION" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_SIMULATION</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IOS="temacif_0" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="TemacPhy_RST_n" SIGNAME="ETH_A_TemacPhy_RST_n_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_TemacPhy_RST_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" IOS="temacif_0" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="3" NAME="GTX_CLK_0" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_asyncClks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="6" NAME="REFCLK" SIGIS="CLK" SIGNAME="clk_200MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_asyncClks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="160000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="51" NAME="LlinkTemac0_CLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="temacif_0" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="4" MPD_INDEX="127" MSB="3" NAME="RGMII_TXD_0" RIGHT="0" SIGNAME="ETH_A_RGMII_TXD_0_pin" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_RGMII_TXD_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="temacif_0" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="128" NAME="RGMII_TX_CTL_0" SIGNAME="ETH_A_RGMII_TX_CTL_0_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_RGMII_TX_CTL_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="temacif_0" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="129" NAME="RGMII_TXC_0" SIGNAME="ETH_A_RGMII_TXC_0_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_RGMII_TXC_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="temacif_0" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="7" MPD_INDEX="130" MSB="3" NAME="RGMII_RXD_0" RIGHT="0" SIGNAME="ETH_A_RGMII_RXD_0_pin" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_RGMII_RXD_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="temacif_0" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="131" NAME="RGMII_RX_CTL_0" SIGNAME="ETH_A_RGMII_RX_CTL_0_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_RGMII_RX_CTL_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="temacif_0" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="132" NAME="RGMII_RXC_0" SIGNAME="ETH_A_RGMII_RXC_0_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_RGMII_RXC_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="temacif_0" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="139" NAME="MDC_0" SIGNAME="ETH_A_MDC_0_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_MDC_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" IOS="temacif_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="TRUE" MHS_INDEX="11" MPD_INDEX="206" NAME="MDIO_0" SIGNAME="ETH_A_MDIO_0_pin" TRI_I="MDIO_0_I" TRI_O="MDIO_0_O" TRI_T="MDIO_0_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_A_MDIO_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="0" NAME="TemacIntc0_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1" NAME="TemacIntc1_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="4" NAME="MGTCLK_P" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="5" NAME="MGTCLK_N" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="7" NAME="DCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="8" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="9" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="10" NAME="Core_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="12" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="13" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="14" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="15" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="16" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="17" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="18" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="19" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="20" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="21" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="23" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="24" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="25" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="26" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="27" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="28" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="29" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="30" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="31" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="32" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="33" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="34" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="35" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="36" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="37" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="38" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="39" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="40" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="41" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="42" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="43" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="44" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="45" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="46" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="47" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="48" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="49" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="50" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_RST_ACK" DIR="I" MPD_INDEX="52" NAME="LlinkTemac0_RST" SIGNAME="ETH_A_llink0_LL_RST_ACK">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="llink_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Tx_SOP_n" DIR="I" MPD_INDEX="53" NAME="LlinkTemac0_SOP_n" SIGNAME="ETH_A_llink0_LL_Tx_SOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="tx_llink_sop_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Tx_EOP_n" DIR="I" MPD_INDEX="54" NAME="LlinkTemac0_EOP_n" SIGNAME="ETH_A_llink0_LL_Tx_EOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="tx_llink_eop_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Tx_SOF_n" DIR="I" MPD_INDEX="55" NAME="LlinkTemac0_SOF_n" SIGNAME="ETH_A_llink0_LL_Tx_SOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="tx_llink_sof_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Tx_EOF_n" DIR="I" MPD_INDEX="56" NAME="LlinkTemac0_EOF_n" SIGNAME="ETH_A_llink0_LL_Tx_EOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="tx_llink_eof_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Tx_Rem" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="57" MSB="0" NAME="LlinkTemac0_REM" RIGHT="3" SIGNAME="ETH_A_llink0_LL_Tx_Rem" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="tx_llink_rem_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Tx_Data" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="58" MSB="0" NAME="LlinkTemac0_Data" RIGHT="31" SIGNAME="ETH_A_llink0_LL_Tx_Data" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="tx_llink_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Tx_SrcRdy_n" DIR="I" MPD_INDEX="59" NAME="LlinkTemac0_SRC_RDY_n" SIGNAME="ETH_A_llink0_LL_Tx_SrcRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="tx_llink_src_rdy_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Tx_DstRdy_n" DIR="O" MPD_INDEX="60" NAME="Temac0Llink_DST_RDY_n" SIGNAME="ETH_A_llink0_LL_Tx_DstRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="tx_llink_dest_rdy_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Rx_SOP_n" DIR="O" MPD_INDEX="61" NAME="Temac0Llink_SOP_n" SIGNAME="ETH_A_llink0_LL_Rx_SOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="rx_llink_sop_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Rx_EOP_n" DIR="O" MPD_INDEX="62" NAME="Temac0Llink_EOP_n" SIGNAME="ETH_A_llink0_LL_Rx_EOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="rx_llink_eop_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Rx_SOF_n" DIR="O" MPD_INDEX="63" NAME="Temac0Llink_SOF_n" SIGNAME="ETH_A_llink0_LL_Rx_SOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="rx_llink_sof_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Rx_EOF_n" DIR="O" MPD_INDEX="64" NAME="Temac0Llink_EOF_n" SIGNAME="ETH_A_llink0_LL_Rx_EOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="rx_llink_eof_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Rx_Rem" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="65" MSB="0" NAME="Temac0Llink_REM" RIGHT="3" SIGNAME="ETH_A_llink0_LL_Rx_Rem" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="rx_llink_rem_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Rx_Data" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="66" MSB="0" NAME="Temac0Llink_Data" RIGHT="31" SIGNAME="ETH_A_llink0_LL_Rx_Data" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="rx_llink_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Rx_SrcRdy_n" DIR="O" MPD_INDEX="67" NAME="Temac0Llink_SRC_RDY_n" SIGNAME="ETH_A_llink0_LL_Rx_SrcRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="rx_llink_src_rdy_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_A_llink0_LL_Rx_DstRdy_n" DIR="I" MPD_INDEX="68" NAME="LlinkTemac0_DST_RDY_n" SIGNAME="ETH_A_llink0_LL_Rx_DstRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_A_fifo" PORT="rx_llink_dest_rdy_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="69" NAME="LlinkTemac1_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="70" NAME="LlinkTemac1_RST" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="71" NAME="LlinkTemac1_SOP_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="72" NAME="LlinkTemac1_EOP_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="73" NAME="LlinkTemac1_SOF_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="74" NAME="LlinkTemac1_EOF_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="75" MSB="0" NAME="LlinkTemac1_REM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="76" MSB="0" NAME="LlinkTemac1_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="77" NAME="LlinkTemac1_SRC_RDY_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="78" NAME="Temac1Llink_DST_RDY_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="79" NAME="Temac1Llink_SOP_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="80" NAME="Temac1Llink_EOP_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="81" NAME="Temac1Llink_SOF_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="82" NAME="Temac1Llink_EOF_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="83" MSB="0" NAME="Temac1Llink_REM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="84" MSB="0" NAME="Temac1Llink_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="85" NAME="Temac1Llink_SRC_RDY_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="86" NAME="LlinkTemac1_DST_RDY_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="temacif_0" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="87" MSB="3" NAME="MII_TXD_0" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="88" NAME="MII_TX_EN_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="89" NAME="MII_TX_ER_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="temacif_0" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="90" MSB="3" NAME="MII_RXD_0" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="91" NAME="MII_RX_DV_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="92" NAME="MII_RX_ER_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="93" NAME="MII_RX_CLK_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="94" NAME="MII_TX_CLK_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="95" MSB="3" NAME="MII_TXD_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="96" NAME="MII_TX_EN_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="97" NAME="MII_TX_ER_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="98" MSB="3" NAME="MII_RXD_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="99" NAME="MII_RX_DV_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="100" NAME="MII_RX_ER_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="101" NAME="MII_RX_CLK_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="102" NAME="MII_TX_CLK_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="temacif_0" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="103" MSB="7" NAME="GMII_TXD_0" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="104" NAME="GMII_TX_EN_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="105" NAME="GMII_TX_ER_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="106" NAME="GMII_TX_CLK_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="temacif_0" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="107" MSB="7" NAME="GMII_RXD_0" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="108" NAME="GMII_RX_DV_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="109" NAME="GMII_RX_ER_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="110" NAME="GMII_RX_CLK_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="111" MSB="7" NAME="GMII_TXD_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="112" NAME="GMII_TX_EN_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="113" NAME="GMII_TX_ER_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="114" NAME="GMII_TX_CLK_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="115" MSB="7" NAME="GMII_RXD_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="116" NAME="GMII_RX_DV_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="117" NAME="GMII_RX_ER_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="118" NAME="GMII_RX_CLK_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="119" NAME="TXP_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="120" NAME="TXN_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="121" NAME="RXP_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="122" NAME="RXN_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="123" NAME="TXP_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="124" NAME="TXN_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="125" NAME="RXP_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="126" NAME="RXN_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="133" MSB="3" NAME="RGMII_TXD_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="134" NAME="RGMII_TX_CTL_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="135" NAME="RGMII_TXC_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="136" MSB="3" NAME="RGMII_RXD_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="137" NAME="RGMII_RX_CTL_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="138" NAME="RGMII_RXC_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="140" NAME="MDC_1" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="host_mii_rdy" DIR="I" MPD_INDEX="141" NAME="HostMiimRdy" SIGNAME="host_mii_rdy">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="host_rd_data" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="142" MSB="31" NAME="HostRdData" RIGHT="0" SIGNAME="host_rd_data" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="host_mii_sel" DIR="O" MPD_INDEX="143" NAME="HostMiimSel" SIGNAME="host_mii_sel">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="host_req" DIR="O" MPD_INDEX="144" NAME="HostReq" SIGNAME="host_req">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="host_addr" DIR="O" ENDIAN="LITTLE" LEFT="9" LSB="0" MPD_INDEX="145" MSB="9" NAME="HostAddr" RIGHT="0" SIGNAME="host_addr" VECFORMULA="[9:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="host_emac1_sel" DIR="O" MPD_INDEX="146" NAME="HostEmac1Sel" SIGNAME="host_emac1_sel">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="147" NAME="Temac0AvbTxClk" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="148" NAME="Temac0AvbTxClkEn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="149" NAME="Temac0AvbRxClk" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="150" NAME="Temac0AvbRxClkEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="151" MSB="7" NAME="Avb2Mac0TxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="152" NAME="Avb2Mac0TxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="153" NAME="Avb2Mac0TxUnderrun" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="154" NAME="Mac02AvbTxAck" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="155" MSB="7" NAME="Mac02AvbRxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="156" NAME="Mac02AvbRxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="157" NAME="Mac02AvbRxFrameGood" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="158" NAME="Mac02AvbRxFrameBad" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="159" MSB="7" NAME="Temac02AvbTxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="160" NAME="Temac02AvbTxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="161" NAME="Temac02AvbTxUnderrun" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="162" NAME="Avb2Temac0TxAck" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="163" MSB="7" NAME="Avb2Temac0RxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="164" NAME="Avb2Temac0RxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="165" NAME="Avb2Temac0RxFrameGood" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="166" NAME="Avb2Temac0RxFrameBad" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="167" NAME="Temac1AvbTxClk" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="168" NAME="Temac1AvbTxClkEn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="169" NAME="Temac1AvbRxClk" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="170" NAME="Temac1AvbRxClkEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="171" MSB="7" NAME="Avb2Mac1TxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="172" NAME="Avb2Mac1TxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="173" NAME="Avb2Mac1TxUnderrun" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="174" NAME="Mac12AvbTxAck" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="175" MSB="7" NAME="Mac12AvbRxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="176" NAME="Mac12AvbRxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="177" NAME="Mac12AvbRxFrameGood" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="178" NAME="Mac12AvbRxFrameBad" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="179" MSB="7" NAME="Temac12AvbTxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="180" NAME="Temac12AvbTxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="181" NAME="Temac12AvbTxUnderrun" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="182" NAME="Avb2Temac1TxAck" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="183" MSB="7" NAME="Avb2Temac1RxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="184" NAME="Avb2Temac1RxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="185" NAME="Avb2Temac1RxFrameGood" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="186" NAME="Avb2Temac1RxFrameBad" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="187" NAME="TxClientClk_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="188" NAME="ClientTxStat_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="189" NAME="ClientTxStatsVld_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="190" NAME="ClientTxStatsByteVld_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="191" NAME="RxClientClk_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="192" MSB="6" NAME="ClientRxStats_0" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="193" NAME="ClientRxStatsVld_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="194" NAME="ClientRxStatsByteVld_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="195" NAME="TxClientClk_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="196" NAME="ClientTxStat_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="197" NAME="ClientTxStatsVld_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="198" NAME="ClientTxStatsByteVld_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="199" NAME="RxClientClk_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="200" MSB="6" NAME="ClientRxStats_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="201" NAME="ClientRxStatsVld_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="202" NAME="ClientRxStatsByteVld_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" MPD_INDEX="203" NAME="MDIO_0_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" MPD_INDEX="204" NAME="MDIO_0_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" MPD_INDEX="205" NAME="MDIO_0_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="207" NAME="MDIO_1_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="208" NAME="MDIO_1_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="209" NAME="MDIO_1_T" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="temacif_1" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="210" NAME="MDIO_1" SIGNAME="__NOC__" TRI_I="MDIO_1_I" TRI_O="MDIO_1_O" TRI_T="MDIO_1_T"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_A_llink0" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="LLINK0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_RST"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_SOP_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_EOP_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_SOF_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_EOF_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_REM"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_Data"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_SRC_RDY_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_DST_RDY_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_SOP_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_EOP_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_SOF_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_EOF_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_REM"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_Data"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_SRC_RDY_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_DST_RDY_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="2" NAME="LLINK1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_RST"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_SOP_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_EOP_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_SOF_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_EOF_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_REM"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_Data"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_SRC_RDY_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_DST_RDY_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_SOP_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_EOP_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_SOF_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_EOF_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_REM"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_Data"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_SRC_RDY_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_DST_RDY_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="temacif_0" TYPE="XIL_TEMAC_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="TemacPhy_RST_n"/>
            <PORTMAP DIR="I" PHYSICAL="GTX_CLK_0"/>
            <PORTMAP DIR="O" PHYSICAL="RGMII_TXD_0"/>
            <PORTMAP DIR="O" PHYSICAL="RGMII_TX_CTL_0"/>
            <PORTMAP DIR="O" PHYSICAL="RGMII_TXC_0"/>
            <PORTMAP DIR="I" PHYSICAL="RGMII_RXD_0"/>
            <PORTMAP DIR="I" PHYSICAL="RGMII_RX_CTL_0"/>
            <PORTMAP DIR="I" PHYSICAL="RGMII_RXC_0"/>
            <PORTMAP DIR="O" PHYSICAL="MDC_0"/>
            <PORTMAP DIR="IO" PHYSICAL="MDIO_0"/>
            <PORTMAP DIR="I" PHYSICAL="MGTCLK_P"/>
            <PORTMAP DIR="I" PHYSICAL="MGTCLK_N"/>
            <PORTMAP DIR="O" PHYSICAL="MII_TXD_0"/>
            <PORTMAP DIR="O" PHYSICAL="MII_TX_EN_0"/>
            <PORTMAP DIR="O" PHYSICAL="MII_TX_ER_0"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RXD_0"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RX_DV_0"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RX_ER_0"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RX_CLK_0"/>
            <PORTMAP DIR="I" PHYSICAL="MII_TX_CLK_0"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TXD_0"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TX_EN_0"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TX_ER_0"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TX_CLK_0"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RXD_0"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RX_DV_0"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RX_ER_0"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RX_CLK_0"/>
            <PORTMAP DIR="O" PHYSICAL="TXP_0"/>
            <PORTMAP DIR="O" PHYSICAL="TXN_0"/>
            <PORTMAP DIR="I" PHYSICAL="RXP_0"/>
            <PORTMAP DIR="I" PHYSICAL="RXN_0"/>
            <PORTMAP DIR="I" PHYSICAL="MDIO_0_I"/>
            <PORTMAP DIR="O" PHYSICAL="MDIO_0_O"/>
            <PORTMAP DIR="O" PHYSICAL="MDIO_0_T"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="temacif_1" TYPE="XIL_TEMAC_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="TXP_1"/>
            <PORTMAP DIR="O" PHYSICAL="TXN_1"/>
            <PORTMAP DIR="I" PHYSICAL="RXP_1"/>
            <PORTMAP DIR="I" PHYSICAL="RXN_1"/>
            <PORTMAP DIR="O" PHYSICAL="MDC_1"/>
            <PORTMAP DIR="I" PHYSICAL="MDIO_1_I"/>
            <PORTMAP DIR="O" PHYSICAL="MDIO_1_O"/>
            <PORTMAP DIR="O" PHYSICAL="MDIO_1_T"/>
            <PORTMAP DIR="IO" PHYSICAL="MDIO_1"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2265972736" BASENAME="C_BASEADDR" BASEVALUE="0x87100000" HIGHDECIMAL="2266497023" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8717ffff" MEMTYPE="REGISTER" MINSIZE="0x80000" SIZE="524288" SIZEABRV="512K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.03.a" INSTANCE="ETH_B" IPTYPE="PERIPHERAL" MHS_INDEX="11" MODCLASS="PERIPHERAL" MODTYPE="xps_ll_temac">
      <DESCRIPTION TYPE="SHORT">XPS LocalLink Tri-mode Ethernet MAC</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/doc/xps_ll_temac.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO EXPIRESON="Jan-30-2016" ICON_NAME="ps_pay_core_4" STATE="Hardware Evaluation" TYPE="Hardware_Evaluation"/>
      <PARAMETERS>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_NUM_IDELAYCTRL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_NUM_IDELAYCTRL</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="1" NAME="C_IDELAYCTRL_LOC" TYPE="STRING" VALUE="NOT_SET">
          <DESCRIPTION>C_IDELAYCTRL_LOC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_SUBFAMILY" TYPE="string" VALUE="lx">
          <DESCRIPTION>Device Sub Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_RESERVED" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_RESERVED</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>C_FAMILY</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="6" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x87000000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="7" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8707ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="11" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_INCLUDE_IO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include IO and BUFG as Needed for the PHY Interface Selected</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="14" NAME="C_PHY_TYPE" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Physical Interface Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="15" NAME="C_TEMAC1_ENABLED" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable TEMAC 1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_TEMAC0_TXFIFO" TYPE="INTEGER" VALUE="4096">
          <DESCRIPTION>TX FIFO Depth of TEMAC0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="17" NAME="C_TEMAC0_RXFIFO" TYPE="INTEGER" VALUE="4096">
          <DESCRIPTION>RX FIFO Depth of TEMAC0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_TEMAC1_TXFIFO" TYPE="INTEGER" VALUE="4096">
          <DESCRIPTION>TX FIFO Depth of TEMAC1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_TEMAC1_RXFIFO" TYPE="INTEGER" VALUE="4096">
          <DESCRIPTION>RX FIFO Depth of TEMAC1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="20" NAME="C_BUS2CORE_CLK_RATIO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Ratio of PLB Bus Clock to Core Clock</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="21" NAME="C_TEMAC_TYPE" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Type of TEMAC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="22" NAME="C_TEMAC0_TXCSUM" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable TX Checksum Offload for TEMAC0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="23" NAME="C_TEMAC0_RXCSUM" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable RX Checksum Offload for TEMAC0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_TEMAC1_TXCSUM" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable TX Checksum Offload for TEMAC1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="25" NAME="C_TEMAC1_RXCSUM" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable RX Checksum Offload for TEMAC1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="26" NAME="C_TEMAC0_PHYADDR" TYPE="std_logic_vector" VALUE="0b00001">
          <DESCRIPTION>PHY Address for TEMAC 0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="27" NAME="C_TEMAC1_PHYADDR" TYPE="std_logic_vector" VALUE="0b00010">
          <DESCRIPTION>PHY Address for TEMAC 1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="28" NAME="C_TEMAC0_TXVLAN_TRAN" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_TXVLAN_TRAN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="29" NAME="C_TEMAC0_RXVLAN_TRAN" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_RXVLAN_TRAN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="30" NAME="C_TEMAC1_TXVLAN_TRAN" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_TXVLAN_TRAN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="31" NAME="C_TEMAC1_RXVLAN_TRAN" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_RXVLAN_TRAN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="32" NAME="C_TEMAC0_TXVLAN_TAG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_TXVLAN_TAG</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="33" NAME="C_TEMAC0_RXVLAN_TAG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_RXVLAN_TAG</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="34" NAME="C_TEMAC1_TXVLAN_TAG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_TXVLAN_TAG</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="35" NAME="C_TEMAC1_RXVLAN_TAG" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_RXVLAN_TAG</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="36" NAME="C_TEMAC0_TXVLAN_STRP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_TXVLAN_STRP</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="37" NAME="C_TEMAC0_RXVLAN_STRP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_RXVLAN_STRP</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="38" NAME="C_TEMAC1_TXVLAN_STRP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_TXVLAN_STRP</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="39" NAME="C_TEMAC1_RXVLAN_STRP" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_RXVLAN_STRP</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="40" NAME="C_TEMAC0_MCAST_EXTEND" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_MCAST_EXTEND</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="41" NAME="C_TEMAC1_MCAST_EXTEND" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_MCAST_EXTEND</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="42" NAME="C_TEMAC0_STATS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_STATS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="43" NAME="C_TEMAC1_STATS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_STATS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="44" NAME="C_TEMAC0_AVB" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC0_AVB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="45" NAME="C_TEMAC1_AVB" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_TEMAC1_AVB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="46" NAME="C_SIMULATION" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>C_SIMULATION</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" IOS="temacif_0" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="3" NAME="GTX_CLK_0" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_asyncClks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="6" NAME="REFCLK" SIGIS="CLK" SIGNAME="clk_200MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_asyncClks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="160000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="51" NAME="LlinkTemac0_CLK" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="temacif_0" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="3" MPD_INDEX="127" MSB="3" NAME="RGMII_TXD_0" RIGHT="0" SIGNAME="ETH_B_RGMII_TXD_0_pin" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_RGMII_TXD_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="temacif_0" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="128" NAME="RGMII_TX_CTL_0" SIGNAME="ETH_B_RGMII_TX_CTL_0_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_RGMII_TX_CTL_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="temacif_0" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="129" NAME="RGMII_TXC_0" SIGNAME="ETH_B_RGMII_TXC_0_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_RGMII_TXC_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="temacif_0" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="6" MPD_INDEX="130" MSB="3" NAME="RGMII_RXD_0" RIGHT="0" SIGNAME="ETH_B_RGMII_RXD_0_pin" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_RGMII_RXD_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="temacif_0" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="131" NAME="RGMII_RX_CTL_0" SIGNAME="ETH_B_RGMII_RX_CTL_0_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_RGMII_RX_CTL_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="temacif_0" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="132" NAME="RGMII_RXC_0" SIGNAME="ETH_B_RGMII_RXC_0_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_RGMII_RXC_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="temacif_0" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="139" NAME="MDC_0" SIGNAME="ETH_B_MDC_0_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_MDC_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" IOS="temacif_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="TRUE" MHS_INDEX="10" MPD_INDEX="206" NAME="MDIO_0" SIGNAME="ETH_B_MDIO_0_pin" TRI_I="MDIO_0_I" TRI_O="MDIO_0_O" TRI_T="MDIO_0_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ETH_B_MDIO_0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="0" NAME="TemacIntc0_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1" NAME="TemacIntc1_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" MPD_INDEX="2" NAME="TemacPhy_RST_n" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="4" NAME="MGTCLK_P" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="5" NAME="MGTCLK_N" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="7" NAME="DCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="8" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="9" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="10" NAME="Core_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="12" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="13" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="14" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="15" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="16" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="17" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="18" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="19" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="20" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="21" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="23" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="24" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="25" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="26" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="27" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="28" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="29" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="30" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="31" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="32" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="33" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="34" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="35" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="36" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="37" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="38" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="39" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="40" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="41" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="42" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="43" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="44" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="45" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="46" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="47" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="48" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="49" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="50" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_RST_ACK" DIR="I" MPD_INDEX="52" NAME="LlinkTemac0_RST" SIGNAME="ETH_B_llink0_LL_RST_ACK">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="llink_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Tx_SOP_n" DIR="I" MPD_INDEX="53" NAME="LlinkTemac0_SOP_n" SIGNAME="ETH_B_llink0_LL_Tx_SOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="tx_llink_sop_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Tx_EOP_n" DIR="I" MPD_INDEX="54" NAME="LlinkTemac0_EOP_n" SIGNAME="ETH_B_llink0_LL_Tx_EOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="tx_llink_eop_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Tx_SOF_n" DIR="I" MPD_INDEX="55" NAME="LlinkTemac0_SOF_n" SIGNAME="ETH_B_llink0_LL_Tx_SOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="tx_llink_sof_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Tx_EOF_n" DIR="I" MPD_INDEX="56" NAME="LlinkTemac0_EOF_n" SIGNAME="ETH_B_llink0_LL_Tx_EOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="tx_llink_eof_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Tx_Rem" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="57" MSB="0" NAME="LlinkTemac0_REM" RIGHT="3" SIGNAME="ETH_B_llink0_LL_Tx_Rem" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="tx_llink_rem_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Tx_Data" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="58" MSB="0" NAME="LlinkTemac0_Data" RIGHT="31" SIGNAME="ETH_B_llink0_LL_Tx_Data" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="tx_llink_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Tx_SrcRdy_n" DIR="I" MPD_INDEX="59" NAME="LlinkTemac0_SRC_RDY_n" SIGNAME="ETH_B_llink0_LL_Tx_SrcRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="tx_llink_src_rdy_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Tx_DstRdy_n" DIR="O" MPD_INDEX="60" NAME="Temac0Llink_DST_RDY_n" SIGNAME="ETH_B_llink0_LL_Tx_DstRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="tx_llink_dest_rdy_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Rx_SOP_n" DIR="O" MPD_INDEX="61" NAME="Temac0Llink_SOP_n" SIGNAME="ETH_B_llink0_LL_Rx_SOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="rx_llink_sop_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Rx_EOP_n" DIR="O" MPD_INDEX="62" NAME="Temac0Llink_EOP_n" SIGNAME="ETH_B_llink0_LL_Rx_EOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="rx_llink_eop_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Rx_SOF_n" DIR="O" MPD_INDEX="63" NAME="Temac0Llink_SOF_n" SIGNAME="ETH_B_llink0_LL_Rx_SOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="rx_llink_sof_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Rx_EOF_n" DIR="O" MPD_INDEX="64" NAME="Temac0Llink_EOF_n" SIGNAME="ETH_B_llink0_LL_Rx_EOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="rx_llink_eof_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Rx_Rem" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="65" MSB="0" NAME="Temac0Llink_REM" RIGHT="3" SIGNAME="ETH_B_llink0_LL_Rx_Rem" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="rx_llink_rem_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Rx_Data" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="66" MSB="0" NAME="Temac0Llink_Data" RIGHT="31" SIGNAME="ETH_B_llink0_LL_Rx_Data" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="rx_llink_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Rx_SrcRdy_n" DIR="O" MPD_INDEX="67" NAME="Temac0Llink_SRC_RDY_n" SIGNAME="ETH_B_llink0_LL_Rx_SrcRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="rx_llink_src_rdy_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK0" DEF_SIGNAME="ETH_B_llink0_LL_Rx_DstRdy_n" DIR="I" MPD_INDEX="68" NAME="LlinkTemac0_DST_RDY_n" SIGNAME="ETH_B_llink0_LL_Rx_DstRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK]" INSTANCE="ETH_B_fifo" PORT="rx_llink_dest_rdy_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="69" NAME="LlinkTemac1_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="70" NAME="LlinkTemac1_RST" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="71" NAME="LlinkTemac1_SOP_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="72" NAME="LlinkTemac1_EOP_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="73" NAME="LlinkTemac1_SOF_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="74" NAME="LlinkTemac1_EOF_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="75" MSB="0" NAME="LlinkTemac1_REM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="76" MSB="0" NAME="LlinkTemac1_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="77" NAME="LlinkTemac1_SRC_RDY_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="78" NAME="Temac1Llink_DST_RDY_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="79" NAME="Temac1Llink_SOP_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="80" NAME="Temac1Llink_EOP_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="81" NAME="Temac1Llink_SOF_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="82" NAME="Temac1Llink_EOF_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="3" MPD_INDEX="83" MSB="0" NAME="Temac1Llink_REM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="84" MSB="0" NAME="Temac1Llink_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="85" NAME="Temac1Llink_SRC_RDY_n" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="86" NAME="LlinkTemac1_DST_RDY_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="temacif_0" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="87" MSB="3" NAME="MII_TXD_0" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="88" NAME="MII_TX_EN_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="89" NAME="MII_TX_ER_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="temacif_0" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="90" MSB="3" NAME="MII_RXD_0" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="91" NAME="MII_RX_DV_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="92" NAME="MII_RX_ER_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="93" NAME="MII_RX_CLK_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="94" NAME="MII_TX_CLK_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="95" MSB="3" NAME="MII_TXD_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="96" NAME="MII_TX_EN_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="97" NAME="MII_TX_ER_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="98" MSB="3" NAME="MII_RXD_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="99" NAME="MII_RX_DV_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="100" NAME="MII_RX_ER_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="101" NAME="MII_RX_CLK_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="102" NAME="MII_TX_CLK_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="temacif_0" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="103" MSB="7" NAME="GMII_TXD_0" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="104" NAME="GMII_TX_EN_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="105" NAME="GMII_TX_ER_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="106" NAME="GMII_TX_CLK_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="temacif_0" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="107" MSB="7" NAME="GMII_RXD_0" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="108" NAME="GMII_RX_DV_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="109" NAME="GMII_RX_ER_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="110" NAME="GMII_RX_CLK_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="111" MSB="7" NAME="GMII_TXD_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="112" NAME="GMII_TX_EN_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="113" NAME="GMII_TX_ER_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="114" NAME="GMII_TX_CLK_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="115" MSB="7" NAME="GMII_RXD_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="116" NAME="GMII_RX_DV_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="117" NAME="GMII_RX_ER_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="118" NAME="GMII_RX_CLK_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="119" NAME="TXP_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="120" NAME="TXN_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="121" NAME="RXP_0" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" IS_VALID="FALSE" MPD_INDEX="122" NAME="RXN_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="123" NAME="TXP_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="124" NAME="TXN_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="125" NAME="RXP_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="126" NAME="RXN_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="133" MSB="3" NAME="RGMII_TXD_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="134" NAME="RGMII_TX_CTL_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="135" NAME="RGMII_TXC_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="136" MSB="3" NAME="RGMII_RXD_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="137" NAME="RGMII_RX_CTL_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="138" NAME="RGMII_RXC_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="140" NAME="MDC_1" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="host_mii_rdy" DIR="I" MPD_INDEX="141" NAME="HostMiimRdy" SIGNAME="host_mii_rdy">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="host_rd_data" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="142" MSB="31" NAME="HostRdData" RIGHT="0" SIGNAME="host_rd_data" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="host_mii_sel" DIR="O" MPD_INDEX="143" NAME="HostMiimSel" SIGNAME="host_mii_sel">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="host_req" DIR="O" MPD_INDEX="144" NAME="HostReq" SIGNAME="host_req">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="host_addr" DIR="O" ENDIAN="LITTLE" LEFT="9" LSB="0" MPD_INDEX="145" MSB="9" NAME="HostAddr" RIGHT="0" SIGNAME="host_addr" VECFORMULA="[9:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="host_emac1_sel" DIR="O" MPD_INDEX="146" NAME="HostEmac1Sel" SIGNAME="host_emac1_sel">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="147" NAME="Temac0AvbTxClk" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="148" NAME="Temac0AvbTxClkEn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="149" NAME="Temac0AvbRxClk" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="150" NAME="Temac0AvbRxClkEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="151" MSB="7" NAME="Avb2Mac0TxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="152" NAME="Avb2Mac0TxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="153" NAME="Avb2Mac0TxUnderrun" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="154" NAME="Mac02AvbTxAck" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="155" MSB="7" NAME="Mac02AvbRxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="156" NAME="Mac02AvbRxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="157" NAME="Mac02AvbRxFrameGood" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="158" NAME="Mac02AvbRxFrameBad" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="159" MSB="7" NAME="Temac02AvbTxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="160" NAME="Temac02AvbTxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="161" NAME="Temac02AvbTxUnderrun" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="162" NAME="Avb2Temac0TxAck" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="163" MSB="7" NAME="Avb2Temac0RxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="164" NAME="Avb2Temac0RxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="165" NAME="Avb2Temac0RxFrameGood" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="166" NAME="Avb2Temac0RxFrameBad" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="167" NAME="Temac1AvbTxClk" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="168" NAME="Temac1AvbTxClkEn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="169" NAME="Temac1AvbRxClk" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="170" NAME="Temac1AvbRxClkEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="171" MSB="7" NAME="Avb2Mac1TxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="172" NAME="Avb2Mac1TxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="173" NAME="Avb2Mac1TxUnderrun" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="174" NAME="Mac12AvbTxAck" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="175" MSB="7" NAME="Mac12AvbRxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="176" NAME="Mac12AvbRxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="177" NAME="Mac12AvbRxFrameGood" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="178" NAME="Mac12AvbRxFrameBad" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="179" MSB="7" NAME="Temac12AvbTxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="180" NAME="Temac12AvbTxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="181" NAME="Temac12AvbTxUnderrun" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="182" NAME="Avb2Temac1TxAck" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="183" MSB="7" NAME="Avb2Temac1RxData" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="184" NAME="Avb2Temac1RxDataValid" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="185" NAME="Avb2Temac1RxFrameGood" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="186" NAME="Avb2Temac1RxFrameBad" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="187" NAME="TxClientClk_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="188" NAME="ClientTxStat_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="189" NAME="ClientTxStatsVld_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="190" NAME="ClientTxStatsByteVld_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="191" NAME="RxClientClk_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="192" MSB="6" NAME="ClientRxStats_0" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="193" NAME="ClientRxStatsVld_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="194" NAME="ClientRxStatsByteVld_0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="195" NAME="TxClientClk_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="196" NAME="ClientTxStat_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="197" NAME="ClientTxStatsVld_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="198" NAME="ClientTxStatsByteVld_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="199" NAME="RxClientClk_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="200" MSB="6" NAME="ClientRxStats_1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="201" NAME="ClientRxStatsVld_1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="202" NAME="ClientRxStatsByteVld_1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_0" MPD_INDEX="203" NAME="MDIO_0_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" MPD_INDEX="204" NAME="MDIO_0_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_0" MPD_INDEX="205" NAME="MDIO_0_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="207" NAME="MDIO_1_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="208" NAME="MDIO_1_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="temacif_1" IS_VALID="FALSE" MPD_INDEX="209" NAME="MDIO_1_T" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="temacif_1" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="210" NAME="MDIO_1" SIGNAME="__NOC__" TRI_I="MDIO_1_I" TRI_O="MDIO_1_O" TRI_T="MDIO_1_T"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_B_llink0" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="LLINK0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_RST"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_SOP_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_EOP_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_SOF_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_EOF_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_REM"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_Data"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_SRC_RDY_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_DST_RDY_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_SOP_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_EOP_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_SOF_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_EOF_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_REM"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_Data"/>
            <PORTMAP DIR="O" PHYSICAL="Temac0Llink_SRC_RDY_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac0_DST_RDY_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="2" NAME="LLINK1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_RST"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_SOP_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_EOP_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_SOF_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_EOF_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_REM"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_Data"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_SRC_RDY_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_DST_RDY_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_SOP_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_EOP_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_SOF_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_EOF_n"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_REM"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_Data"/>
            <PORTMAP DIR="O" PHYSICAL="Temac1Llink_SRC_RDY_n"/>
            <PORTMAP DIR="I" PHYSICAL="LlinkTemac1_DST_RDY_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="temacif_0" TYPE="XIL_TEMAC_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="GTX_CLK_0"/>
            <PORTMAP DIR="O" PHYSICAL="RGMII_TXD_0"/>
            <PORTMAP DIR="O" PHYSICAL="RGMII_TX_CTL_0"/>
            <PORTMAP DIR="O" PHYSICAL="RGMII_TXC_0"/>
            <PORTMAP DIR="I" PHYSICAL="RGMII_RXD_0"/>
            <PORTMAP DIR="I" PHYSICAL="RGMII_RX_CTL_0"/>
            <PORTMAP DIR="I" PHYSICAL="RGMII_RXC_0"/>
            <PORTMAP DIR="O" PHYSICAL="MDC_0"/>
            <PORTMAP DIR="IO" PHYSICAL="MDIO_0"/>
            <PORTMAP DIR="O" PHYSICAL="TemacPhy_RST_n"/>
            <PORTMAP DIR="I" PHYSICAL="MGTCLK_P"/>
            <PORTMAP DIR="I" PHYSICAL="MGTCLK_N"/>
            <PORTMAP DIR="O" PHYSICAL="MII_TXD_0"/>
            <PORTMAP DIR="O" PHYSICAL="MII_TX_EN_0"/>
            <PORTMAP DIR="O" PHYSICAL="MII_TX_ER_0"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RXD_0"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RX_DV_0"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RX_ER_0"/>
            <PORTMAP DIR="I" PHYSICAL="MII_RX_CLK_0"/>
            <PORTMAP DIR="I" PHYSICAL="MII_TX_CLK_0"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TXD_0"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TX_EN_0"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TX_ER_0"/>
            <PORTMAP DIR="O" PHYSICAL="GMII_TX_CLK_0"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RXD_0"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RX_DV_0"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RX_ER_0"/>
            <PORTMAP DIR="I" PHYSICAL="GMII_RX_CLK_0"/>
            <PORTMAP DIR="O" PHYSICAL="TXP_0"/>
            <PORTMAP DIR="O" PHYSICAL="TXN_0"/>
            <PORTMAP DIR="I" PHYSICAL="RXP_0"/>
            <PORTMAP DIR="I" PHYSICAL="RXN_0"/>
            <PORTMAP DIR="I" PHYSICAL="MDIO_0_I"/>
            <PORTMAP DIR="O" PHYSICAL="MDIO_0_O"/>
            <PORTMAP DIR="O" PHYSICAL="MDIO_0_T"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="temacif_1" TYPE="XIL_TEMAC_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="TXP_1"/>
            <PORTMAP DIR="O" PHYSICAL="TXN_1"/>
            <PORTMAP DIR="I" PHYSICAL="RXP_1"/>
            <PORTMAP DIR="I" PHYSICAL="RXN_1"/>
            <PORTMAP DIR="O" PHYSICAL="MDC_1"/>
            <PORTMAP DIR="I" PHYSICAL="MDIO_1_I"/>
            <PORTMAP DIR="O" PHYSICAL="MDIO_1_O"/>
            <PORTMAP DIR="O" PHYSICAL="MDIO_1_T"/>
            <PORTMAP DIR="IO" PHYSICAL="MDIO_1"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2264924160" BASENAME="C_BASEADDR" BASEVALUE="0x87000000" HIGHDECIMAL="2265448447" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8707ffff" MEMTYPE="REGISTER" MINSIZE="0x80000" SIZE="524288" SIZEABRV="512K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="6.05.a" INSTANCE="DDR3_2GB_SODIMM" IPTYPE="PERIPHERAL" MHS_INDEX="12" MODCLASS="MEMORY_CNTLR" MODTYPE="mpmc">
      <DESCRIPTION TYPE="SHORT">Multi-Port Memory Controller(DDR/DDR2/SDRAM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Multi-port memory controller.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/doc/mpmc.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_BASEFAMILY" TYPE="STRING" VALUE="virtex6"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_SUBFAMILY" TYPE="STRING" VALUE="lx"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_DEVICE" TYPE="STRING" VALUE="6vlx240t"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_PACKAGE" TYPE="STRING" VALUE="ff1156"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPEEDGRADE" TYPE="STRING" VALUE="-2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPEEDGRADE_INT" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="7" NAME="C_NUM_PORTS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>C_NUM_PORTS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_PORT_CONFIG" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_ALL_PIMS_SHARE_ADDRESSES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Use Common Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="10" NAME="C_MPMC_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x40000000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="11" NAME="C_MPMC_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x7fffffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="12" NAME="C_MPMC_SW_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION>MPMC PIMs Software Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="13" NAME="C_MPMC_SW_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>MPMC PIMs Software High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="14" NAME="C_SDMA_CTRL_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION>SDMA Register Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="15" NAME="C_SDMA_CTRL_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>SDMA Ctrl High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="16" NAME="C_MPMC_CTRL_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Control Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="17" NAME="C_MPMC_CTRL_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>Control High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_MPMC_CTRL_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="19" NAME="C_MPMC_CTRL_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="20" NAME="C_MPMC_CTRL_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="21" NAME="C_MPMC_CTRL_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="22" NAME="C_MPMC_CTRL_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="23" NAME="C_MPMC_CTRL_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="24" NAME="C_MPMC_CTRL_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="25" NAME="C_MPMC_CTRL_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="26" NAME="C_NUM_IDELAYCTRL" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of IDELAYCTRL Elements</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="27" NAME="C_IDELAYCTRL_LOC" TYPE="STRING" VALUE="NOT_SET">
          <DESCRIPTION>IDELAYCTRL Constraint Locations (Hyphen separated) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="28" NAME="C_IODELAY_GRP" TYPE="STRING" VALUE="DDR3_2GB_SODIMM">
          <DESCRIPTION>IODELAY Grouping</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="29" NAME="C_MCB_LOC" TYPE="STRING" VALUE="NOT_SET">
          <DESCRIPTION>MCB Location</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="30" NAME="C_MMCM_EXT_LOC" TYPE="STRING" VALUE="NOT_SET">
          <DESCRIPTION>MMCM_ADV Constraint Location (external)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="31" NAME="C_MMCM_INT_LOC" TYPE="STRING" VALUE="NOT_SET">
          <DESCRIPTION>MMCM_ADV Constraint Location (internal)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="32" NAME="C_MAX_REQ_ALLOWED" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of Requests MPMC can Queue per Port </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="33" NAME="C_ARB_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Turn on Arbiter Pipeline</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="34" NAME="C_WR_DATAPATH_TML_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Write TML Pipeline</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="35" NAME="C_RD_DATAPATH_TML_MAX_FANOUT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Read Pipeline Max Fanout</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="36" NAME="C_ARB_USE_DEFAULT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="37" NAME="C_ARB0_ALGO" TYPE="STRING" VALUE="ROUND_ROBIN">
          <DESCRIPTION>&lt;qt&gt;&lt;b&gt;Select Arbitration Algorithm&lt;/b&gt;&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="38" NAME="C_ARB0_NUM_SLOTS" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Number of Time Slots</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="39" NAME="C_ARB0_SLOT0" TYPE="STRING" VALUE="01234567">
          <DESCRIPTION>Time Slot 0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="40" NAME="C_ARB0_SLOT1" TYPE="STRING" VALUE="12345670">
          <DESCRIPTION>Time Slot 1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="41" NAME="C_ARB0_SLOT2" TYPE="STRING" VALUE="23456701">
          <DESCRIPTION>Time Slot 2</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="42" NAME="C_ARB0_SLOT3" TYPE="STRING" VALUE="34567012">
          <DESCRIPTION>Time Slot 3</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="43" NAME="C_ARB0_SLOT4" TYPE="STRING" VALUE="45670123">
          <DESCRIPTION>Time Slot 4</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="44" NAME="C_ARB0_SLOT5" TYPE="STRING" VALUE="56701234">
          <DESCRIPTION>Time Slot 5</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="45" NAME="C_ARB0_SLOT6" TYPE="STRING" VALUE="67012345">
          <DESCRIPTION>Time Slot 6</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="46" NAME="C_ARB0_SLOT7" TYPE="STRING" VALUE="70123456">
          <DESCRIPTION>Time Slot 7</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="47" NAME="C_ARB0_SLOT8" TYPE="STRING" VALUE="01234567">
          <DESCRIPTION>Time Slot 8</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="48" NAME="C_ARB0_SLOT9" TYPE="STRING" VALUE="12345670">
          <DESCRIPTION>Time Slot 9</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="49" NAME="C_ARB0_SLOT10" TYPE="STRING" VALUE="23456701">
          <DESCRIPTION>Time Slot 10</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="50" NAME="C_ARB0_SLOT11" TYPE="STRING" VALUE="34567012">
          <DESCRIPTION>Time Slot 11</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="51" NAME="C_ARB0_SLOT12" TYPE="STRING" VALUE="45670123">
          <DESCRIPTION>Time Slot 12</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="52" NAME="C_ARB0_SLOT13" TYPE="STRING" VALUE="56701234">
          <DESCRIPTION>Time Slot 13</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="53" NAME="C_ARB0_SLOT14" TYPE="STRING" VALUE="67012345">
          <DESCRIPTION>Time Slot 14</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="54" NAME="C_ARB0_SLOT15" TYPE="STRING" VALUE="70123456">
          <DESCRIPTION>Time Slot 15</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="55" NAME="C_PM_ENABLE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Performance Monitor</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="56" NAME="C_PM_DC_WIDTH" TYPE="INTEGER" VALUE="48">
          <DESCRIPTION>&lt;qt&gt;Dead Cycle Counter Width&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="57" NAME="C_PM_GC_CNTR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>&lt;qt&gt;Enable Global Cycle Counter&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="58" NAME="C_PM_GC_WIDTH" TYPE="INTEGER" VALUE="48">
          <DESCRIPTION>&lt;qt&gt;Global Cycle Counter Width&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="59" NAME="C_PM_SHIFT_CNT_BY" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>&lt;qt&gt;Shift Value of Trans Counter&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="60" NAME="C_SKIP_SIM_INIT_DELAY" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Perform Shorter Simulation Initialization</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="61" NAME="C_USE_MIG_S3_PHY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="62" NAME="C_USE_MIG_V4_PHY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="63" NAME="C_USE_MIG_V5_PHY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="64" NAME="C_USE_MIG_V6_PHY" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="65" NAME="C_USE_MCB_S6_PHY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="66" NAME="C_USE_STATIC_PHY" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Static PHY</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="67" NAME="C_STATIC_PHY_RDDATA_CLK_SEL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Power-on/reset Value of RDDATA_CLK_SEL Reg </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="68" NAME="C_STATIC_PHY_RDDATA_SWAP_RISE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Power-on/reset Value of RDDATA_SWAP_RISE Reg</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="69" NAME="C_STATIC_PHY_RDEN_DELAY" TYPE="INTEGER" VALUE="5">
          <DESCRIPTION>Power-on/reset Value of RDENDELAY Reg</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="70" NAME="C_DEBUG_REG_ENABLE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Debug Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="71" NAME="C_SPECIAL_BOARD" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Xilinx Special Physical Layer for Spartan3x Boards </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="72" NAME="C_USE_MIG_FLOW" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use MIG Flow</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="73" NAME="C_MEM_ADDR_ORDER" TYPE="STRING" VALUE="BANK_ROW_COLUMN"/>
        <PARAMETER MPD_INDEX="74" NAME="C_MEM_CALIBRATION_MODE" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="75" NAME="C_MEM_CALIBRATION_DELAY" TYPE="STRING" VALUE="HALF"/>
        <PARAMETER MPD_INDEX="76" NAME="C_MEM_CALIBRATION_SOFT_IP" TYPE="STRING" VALUE="FALSE">
          <DESCRIPTION>Enable Soft Calibration Logic</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="77" NAME="C_MEM_CALIBRATION_BYPASS" TYPE="STRING" VALUE="NO"/>
        <PARAMETER MPD_INDEX="78" NAME="C_MPMC_MCB_DRP_CLK_PRESENT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="79" NAME="C_MEM_SKIP_IN_TERM_CAL" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Skip Input Termination Calibration</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="80" NAME="C_MEM_SKIP_DYNAMIC_CAL" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Skip Dynamic Calibration</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="81" NAME="C_MEM_SKIP_DYN_IN_TERM" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Skip Dynamic Input Termination</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="82" NAME="C_MEM_INCDEC_THRESHOLD" TYPE="INTEGER" VALUE="0x02"/>
        <PARAMETER MPD_INDEX="83" NAME="C_MEM_CHECK_MAX_INDELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="84" NAME="C_MEM_CHECK_MAX_TAP_REG" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="85" NAME="C_MEM_TZQINIT_MAXCNT" TYPE="INTEGER" VALUE="528"/>
        <PARAMETER MPD_INDEX="86" NAME="C_MPMC_CLK_MEM_2X_PERIOD_PS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="87" NAME="C_MCB_USE_EXTERNAL_BUFPLL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="88" NAME="C_MCB_LDQSP_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="89" NAME="C_MCB_UDQSP_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="90" NAME="C_MCB_LDQSN_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="91" NAME="C_MCB_UDQSN_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="92" NAME="C_MCB_DQ0_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="93" NAME="C_MCB_DQ1_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="94" NAME="C_MCB_DQ2_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="95" NAME="C_MCB_DQ3_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="96" NAME="C_MCB_DQ4_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="97" NAME="C_MCB_DQ5_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="98" NAME="C_MCB_DQ6_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="99" NAME="C_MCB_DQ7_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="100" NAME="C_MCB_DQ8_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="101" NAME="C_MCB_DQ9_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="102" NAME="C_MCB_DQ10_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="103" NAME="C_MCB_DQ11_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="104" NAME="C_MCB_DQ12_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="105" NAME="C_MCB_DQ13_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="106" NAME="C_MCB_DQ14_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="107" NAME="C_MCB_DQ15_TAP_DELAY_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="108" NAME="C_MCB_RZQ_LOC" TYPE="STRING" VALUE="NOT_SET">
          <DESCRIPTION>MCB RZQ Pin Location</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="109" NAME="C_MCB_ZIO_LOC" TYPE="STRING" VALUE="NOT_SET">
          <DESCRIPTION>MCB ZIO Pin Location</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="110" NAME="C_MEM_TYPE" TYPE="STRING" VALUE="DDR3">
          <DESCRIPTION>Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="111" NAME="C_MEM_PARTNO" TYPE="STRING" VALUE="MT8JSF25664HZ-1G4">
          <DESCRIPTION>Part No.</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="112" NAME="C_MEM_PART_DATA_DEPTH" TYPE="INTEGER" VALUE="256">
          <DESCRIPTION>Data Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="113" NAME="C_MEM_PART_DATA_WIDTH" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="114" NAME="C_MEM_PART_NUM_BANK_BITS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Bank Bits</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="115" NAME="C_MEM_PART_NUM_ROW_BITS" TYPE="INTEGER" VALUE="15">
          <DESCRIPTION>Row Bits</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="116" NAME="C_MEM_PART_NUM_COL_BITS" TYPE="INTEGER" VALUE="10">
          <DESCRIPTION>Column Bits</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="117" NAME="C_MEM_PART_TRAS" TYPE="INTEGER" VALUE="36000">
          <DESCRIPTION>tRAS (ps)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="118" NAME="C_MEM_PART_TRASMAX" TYPE="INTEGER" VALUE="70200000">
          <DESCRIPTION>tRASMAX (ps)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="119" NAME="C_MEM_PART_TRC" TYPE="INTEGER" VALUE="49500">
          <DESCRIPTION>tRC (ps)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="120" NAME="C_MEM_PART_TRCD" TYPE="INTEGER" VALUE="13500">
          <DESCRIPTION>tRCD (ps)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="121" NAME="C_MEM_PART_TDQSS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="122" NAME="C_MEM_PART_TWR" TYPE="INTEGER" VALUE="15000">
          <DESCRIPTION>tWR (ps)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="123" NAME="C_MEM_PART_TRP" TYPE="INTEGER" VALUE="13500">
          <DESCRIPTION>tRP (ps)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="124" NAME="C_MEM_PART_TMRD" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>tMRD (tCK)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="125" NAME="C_MEM_PART_TRRD" TYPE="INTEGER" VALUE="6000">
          <DESCRIPTION>tRRD (ps)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="126" NAME="C_MEM_PART_TRFC" TYPE="INTEGER" VALUE="160000">
          <DESCRIPTION>tRFC (ps)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="127" NAME="C_MEM_PART_TREFI" TYPE="INTEGER" VALUE="7800000">
          <DESCRIPTION>tREFI (ps)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="128" NAME="C_MEM_PART_TAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="129" NAME="C_MEM_PART_TCCD" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>tCCD</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="130" NAME="C_MEM_PART_TWTR" TYPE="INTEGER" VALUE="7500">
          <DESCRIPTION>tWTR (ps)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="131" NAME="C_MEM_PART_TRTP" TYPE="INTEGER" VALUE="7500"/>
        <PARAMETER MPD_INDEX="132" NAME="C_MEM_PART_TZQINIT" TYPE="INTEGER" VALUE="512">
          <DESCRIPTION>tZQINIT (tCK)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="133" NAME="C_MEM_PART_TZQCS" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>tZQCS (tCK)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="134" NAME="C_MEM_PART_TPRDI" TYPE="INTEGER" VALUE="1000000"/>
        <PARAMETER MPD_INDEX="135" NAME="C_MEM_PART_TZQI" TYPE="INTEGER" VALUE="128000000"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="136" NAME="C_MEM_PART_CAS_A_FMAX" TYPE="INTEGER" VALUE="333.0">
          <DESCRIPTION>&lt;qt&gt;CAS Lat. A Fmax&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="137" NAME="C_MEM_PART_CAS_A" TYPE="INTEGER" VALUE="5">
          <DESCRIPTION>&lt;qt&gt;CAS Lat. A&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="138" NAME="C_MEM_PART_CAS_B_FMAX" TYPE="INTEGER" VALUE="400.0">
          <DESCRIPTION>&lt;qt&gt;CAS Lat. B Fmax&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="139" NAME="C_MEM_PART_CAS_B" TYPE="INTEGER" VALUE="6">
          <DESCRIPTION>&lt;qt&gt;CAS Lat. B&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="140" NAME="C_MEM_PART_CAS_C_FMAX" TYPE="INTEGER" VALUE="533.0">
          <DESCRIPTION>&lt;qt&gt;CAS Lat. C Fmax&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="141" NAME="C_MEM_PART_CAS_C" TYPE="INTEGER" VALUE="7">
          <DESCRIPTION>&lt;qt&gt;CAS Lat. C&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="142" NAME="C_MEM_PART_CAS_D_FMAX" TYPE="INTEGER" VALUE="666.0">
          <DESCRIPTION>&lt;qt&gt;CAS Lat. D Fmax&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="143" NAME="C_MEM_PART_CAS_D" TYPE="INTEGER" VALUE="9">
          <DESCRIPTION>&lt;qt&gt;CAS Lat. D&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="144" NAME="C_MPMC_CLK0_PERIOD_PS" TYPE="INTEGER" VALUE="6250">
          <DESCRIPTION>&lt;qt&gt;Memory Clock Period (ps)&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="145" NAME="C_MPMC_CLK_MEM_PERIOD_PS" TYPE="INTEGER" VALUE="3125"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="146" NAME="C_MEM_CAS_LATENCY" TYPE="INTEGER" VALUE="5"/>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="147" NAME="C_MEM_ODT_TYPE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ODT Setting</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="148" NAME="C_MEM_REDUCED_DRV" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>&lt;qt&gt;Reduced Drive Output&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="149" NAME="C_MEM_REG_DIMM" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Registered Memory</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="150" NAME="C_MEM_CLK_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Clock Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="151" NAME="C_MEM_ODT_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ODT Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="152" NAME="C_MEM_CE_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>CE Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="153" NAME="C_MEM_CS_N_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>CSn Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="154" NAME="C_MEM_ADDR_WIDTH" TYPE="INTEGER" VALUE="15">
          <DESCRIPTION>Memory Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="155" NAME="C_MEM_BANKADDR_WIDTH" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>&lt;qt&gt;Memory Bank Address Width&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="156" NAME="C_MEM_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Memory Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="157" NAME="C_MEM_BITS_DATA_PER_DQS" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="158" NAME="C_MEM_DM_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Memory DM Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="159" NAME="C_MEM_DQS_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Memory DQS Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="160" NAME="C_MEM_NUM_DIMMS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of DIMMs</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="161" NAME="C_MEM_NUM_RANKS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>No. of Ranks</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="162" NAME="C_MEM_DQS_IO_COL" TYPE="STD_LOGIC_VECTOR" VALUE="0x000000000000000000"/>
        <PARAMETER MPD_INDEX="163" NAME="C_MEM_DQ_IO_MS" TYPE="STD_LOGIC_VECTOR" VALUE="0x000000000000000000"/>
        <PARAMETER MPD_INDEX="164" NAME="C_DDR2_DQSN_ENABLE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable DQSN in DDR2</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="165" NAME="C_INCLUDE_ECC_SUPPORT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable ECC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="166" NAME="C_ECC_DEFAULT_ON" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>ECC Default is On</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="167" NAME="C_INCLUDE_ECC_TEST" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Include ECC Test</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="168" NAME="C_ECC_SEC_THRESHOLD" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>SEC Threshold</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="169" NAME="C_ECC_DEC_THRESHOLD" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>&lt;qt&gt;DEC Threshold&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="170" NAME="C_ECC_PEC_THRESHOLD" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>&lt;qt&gt;PEC Threshold&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="171" NAME="C_ECC_DATA_WIDTH" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="172" NAME="C_ECC_DM_WIDTH" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="173" NAME="C_ECC_DQS_WIDTH" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="174" NAME="C_MEM_PA_SR" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Partial Array Self Refresh</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="175" NAME="C_MEM_CAS_WR_LATENCY" TYPE="INTEGER" VALUE="5">
          <DESCRIPTION>CAS Write Latency</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="176" NAME="C_MEM_AUTO_SR" TYPE="STRING" VALUE="ENABLED">
          <DESCRIPTION>Auto Self Refresh</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="177" NAME="C_MEM_HIGH_TEMP_SR" TYPE="STRING" VALUE="NORMAL">
          <DESCRIPTION>High Temp Self Refresh</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="178" NAME="C_MEM_DYNAMIC_WRITE_ODT" TYPE="STRING" VALUE="OFF">
          <DESCRIPTION>Dynamic Write ODT Setting</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="179" NAME="C_MEM_WRLVL" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Write Leveling</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="180" NAME="C_IDELAY_CLK_FREQ" TYPE="STRING" VALUE="DEFAULT"/>
        <PARAMETER MPD_INDEX="181" NAME="C_MEM_PHASE_DETECT" TYPE="STRING" VALUE="DEFAULT"/>
        <PARAMETER MPD_INDEX="182" NAME="C_MEM_IBUF_LPWR_MODE" TYPE="STRING" VALUE="DEFAULT"/>
        <PARAMETER MPD_INDEX="183" NAME="C_MEM_IODELAY_HP_MODE" TYPE="STRING" VALUE="DEFAULT"/>
        <PARAMETER MPD_INDEX="184" NAME="C_MEM_SIM_INIT_OPTION" TYPE="STRING" VALUE="DEFAULT"/>
        <PARAMETER MPD_INDEX="185" NAME="C_MEM_SIM_CAL_OPTION" TYPE="STRING" VALUE="DEFAULT"/>
        <PARAMETER MPD_INDEX="186" NAME="C_MEM_CAL_WIDTH" TYPE="STRING" VALUE="DEFAULT"/>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="187" NAME="C_MEM_NDQS_COL0" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Number of DQS groups in I/O column # 0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="188" NAME="C_MEM_NDQS_COL1" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Number of DQS groups in I/O column # 1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="189" NAME="C_MEM_NDQS_COL2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Number of DQS groups in I/O column # 2</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="190" NAME="C_MEM_NDQS_COL3" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Number of DQS groups in I/O column # 3</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="191" NAME="C_MEM_DQS_LOC_COL0" TYPE="STD_LOGIC_VECTOR" VALUE="0x000000000000000000000000000003020100">
          <DESCRIPTION>DQS groups in column # 0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="192" NAME="C_MEM_DQS_LOC_COL1" TYPE="STD_LOGIC_VECTOR" VALUE="0x000000000000000000000000000000000000">
          <DESCRIPTION>DQS groups in column # 1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="193" NAME="C_MEM_DQS_LOC_COL2" TYPE="STD_LOGIC_VECTOR" VALUE="0x000000000000000000000000000000000000">
          <DESCRIPTION>DQS groups in column # 2</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="194" NAME="C_MEM_DQS_LOC_COL3" TYPE="STD_LOGIC_VECTOR" VALUE="0x000000000000000000000000000000000000">
          <DESCRIPTION>DQS groups in column # 3</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="195" NAME="C_MAINT_PRESCALER_PERIOD" TYPE="INTEGER" VALUE="200000"/>
        <PARAMETER MPD_INDEX="196" NAME="C_TBY4TAPVALUE" TYPE="INTEGER" VALUE="9999"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" MPD_INDEX="197" NAME="C_PIM0_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" MPD_INDEX="198" NAME="C_PIM0_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="199" NAME="C_PIM0_OFFSET" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="200" NAME="C_PIM0_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>NPI Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="201" NAME="C_PIM0_BASETYPE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="202" NAME="C_PIM0_SUBTYPE" TYPE="STRING" VALUE="PLB"/>
        <PARAMETER MPD_INDEX="203" NAME="C_XCL0_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Cache Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="204" NAME="C_XCL0_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="205" NAME="C_XCL0_PIPE_STAGES" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>XCL Pipe Stage </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="206" NAME="C_XCL0_B_IN_USE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Channel B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="207" NAME="C_PIM0_B_SUBTYPE" TYPE="STRING" VALUE="PLB"/>
        <PARAMETER MPD_INDEX="208" NAME="C_XCL0_B_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Channel B Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="209" NAME="C_XCL0_B_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Channel B Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="210" NAME="C_SPLB0_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="211" NAME="C_SPLB0_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="212" NAME="C_SPLB0_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Native Data Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="213" NAME="C_SPLB0_NUM_MASTERS" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="214" NAME="C_SPLB0_MID_WIDTH" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="215" NAME="C_SPLB0_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="216" NAME="C_SPLB0_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="217" NAME="C_SPLB0_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="218" NAME="C_SDMA_CTRL0_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="219" NAME="C_SDMA_CTRL0_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="220" NAME="C_SDMA_CTRL0_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="221" NAME="C_SDMA_CTRL0_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="222" NAME="C_SDMA_CTRL0_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="223" NAME="C_SDMA_CTRL0_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="224" NAME="C_SDMA_CTRL0_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="225" NAME="C_SDMA_CTRL0_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="226" NAME="C_SDMA_CTRL0_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="227" NAME="C_SDMA_CTRL0_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="228" NAME="C_SDMA0_COMPLETED_ERR_TX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable TX Completed Err</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="229" NAME="C_SDMA0_COMPLETED_ERR_RX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on RX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="230" NAME="C_SDMA0_PRESCALAR" TYPE="INTEGER" VALUE="1023">
          <DESCRIPTION>Clock Div. of Int. Timer Clk</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="231" NAME="C_SDMA0_PI2LL_CLK_RATIO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>MPMC to SDMA Clk Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="232" NAME="C_PPC440MC0_BURST_LENGTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Burst Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="233" NAME="C_PPC440MC0_PIPE_STAGES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Pipe Stage</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="234" NAME="C_VFBC0_CMD_FIFO_DEPTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Command FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="235" NAME="C_VFBC0_CMD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Command FIFO Almost Full Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="236" NAME="C_VFBC0_RDWD_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Data FIFO Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="237" NAME="C_VFBC0_RDWD_FIFO_DEPTH" TYPE="INTEGER" VALUE="1024">
          <DESCRIPTION>VFBC Data FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="238" NAME="C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Data FIFO Almost Full/Empty Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="239" NAME="C_PI0_RD_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="240" NAME="C_PI0_WR_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="241" NAME="C_PI0_ADDRACK_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="242" NAME="C_PI0_RD_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="243" NAME="C_PI0_RD_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="244" NAME="C_PI0_WR_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="245" NAME="C_PI0_WR_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="246" NAME="C_PI0_PM_USED" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="247" NAME="C_PI0_PM_DC_CNTR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" MPD_INDEX="248" NAME="C_PIM1_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" MPD_INDEX="249" NAME="C_PIM1_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="250" NAME="C_PIM1_OFFSET" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="251" NAME="C_PIM1_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>NPI Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="252" NAME="C_PIM1_BASETYPE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="253" NAME="C_PIM1_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="254" NAME="C_XCL1_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Cache Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="255" NAME="C_XCL1_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="256" NAME="C_XCL1_PIPE_STAGES" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>XCL Pipe Stage </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="257" NAME="C_XCL1_B_IN_USE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Channel B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="258" NAME="C_PIM1_B_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="259" NAME="C_XCL1_B_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Channel B Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="260" NAME="C_XCL1_B_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Channel B Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="261" NAME="C_SPLB1_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="262" NAME="C_SPLB1_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="263" NAME="C_SPLB1_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Native Data Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="264" NAME="C_SPLB1_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="265" NAME="C_SPLB1_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="266" NAME="C_SPLB1_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="267" NAME="C_SPLB1_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="268" NAME="C_SPLB1_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="269" NAME="C_SDMA_CTRL1_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="270" NAME="C_SDMA_CTRL1_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="271" NAME="C_SDMA_CTRL1_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="272" NAME="C_SDMA_CTRL1_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="273" NAME="C_SDMA_CTRL1_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="274" NAME="C_SDMA_CTRL1_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="275" NAME="C_SDMA_CTRL1_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="276" NAME="C_SDMA_CTRL1_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="277" NAME="C_SDMA_CTRL1_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="278" NAME="C_SDMA_CTRL1_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="279" NAME="C_SDMA1_COMPLETED_ERR_TX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on TX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="280" NAME="C_SDMA1_COMPLETED_ERR_RX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on RX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="281" NAME="C_SDMA1_PRESCALAR" TYPE="INTEGER" VALUE="1023">
          <DESCRIPTION>Clock Div. of Int. Timer Clk</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="282" NAME="C_SDMA1_PI2LL_CLK_RATIO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>MPMC to SDMA Clk Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="283" NAME="C_PPC440MC1_BURST_LENGTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Burst Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="284" NAME="C_PPC440MC1_PIPE_STAGES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Pipe Stage</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="285" NAME="C_VFBC1_CMD_FIFO_DEPTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Command FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="286" NAME="C_VFBC1_CMD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Command FIFO Almost Full Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="287" NAME="C_VFBC1_RDWD_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Data FIFO Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="288" NAME="C_VFBC1_RDWD_FIFO_DEPTH" TYPE="INTEGER" VALUE="1024">
          <DESCRIPTION>VFBC Data FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="289" NAME="C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Data FIFO Almost Full/Empty Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="290" NAME="C_PI1_RD_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="291" NAME="C_PI1_WR_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="292" NAME="C_PI1_ADDRACK_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="293" NAME="C_PI1_RD_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="294" NAME="C_PI1_RD_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="295" NAME="C_PI1_WR_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="296" NAME="C_PI1_WR_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="297" NAME="C_PI1_PM_USED" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="298" NAME="C_PI1_PM_DC_CNTR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" MPD_INDEX="299" NAME="C_PIM2_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" MPD_INDEX="300" NAME="C_PIM2_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="301" NAME="C_PIM2_OFFSET" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="302" NAME="C_PIM2_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>NPI Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="303" NAME="C_PIM2_BASETYPE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="304" NAME="C_PIM2_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="305" NAME="C_XCL2_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Cache Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="306" NAME="C_XCL2_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="307" NAME="C_XCL2_PIPE_STAGES" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>XCL Pipe Stage </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="308" NAME="C_XCL2_B_IN_USE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Channel B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="309" NAME="C_PIM2_B_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="310" NAME="C_XCL2_B_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Channel B Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="311" NAME="C_XCL2_B_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Channel B Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="312" NAME="C_SPLB2_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="313" NAME="C_SPLB2_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="314" NAME="C_SPLB2_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Native Data Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="315" NAME="C_SPLB2_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="316" NAME="C_SPLB2_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="317" NAME="C_SPLB2_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="318" NAME="C_SPLB2_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="319" NAME="C_SPLB2_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="320" NAME="C_SDMA_CTRL2_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="321" NAME="C_SDMA_CTRL2_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="322" NAME="C_SDMA_CTRL2_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="323" NAME="C_SDMA_CTRL2_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="324" NAME="C_SDMA_CTRL2_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="325" NAME="C_SDMA_CTRL2_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="326" NAME="C_SDMA_CTRL2_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="327" NAME="C_SDMA_CTRL2_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="328" NAME="C_SDMA_CTRL2_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="329" NAME="C_SDMA_CTRL2_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="330" NAME="C_SDMA2_COMPLETED_ERR_TX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on TX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="331" NAME="C_SDMA2_COMPLETED_ERR_RX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on RX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="332" NAME="C_SDMA2_PRESCALAR" TYPE="INTEGER" VALUE="1023">
          <DESCRIPTION>Clock Div. of Int. Timer Clk</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="333" NAME="C_SDMA2_PI2LL_CLK_RATIO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>MPMC to SDMA Clk Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="334" NAME="C_PPC440MC2_BURST_LENGTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Burst Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="335" NAME="C_PPC440MC2_PIPE_STAGES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Pipe Stage</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="336" NAME="C_VFBC2_CMD_FIFO_DEPTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Command FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="337" NAME="C_VFBC2_CMD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Command FIFO Almost Full Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="338" NAME="C_VFBC2_RDWD_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Data FIFO Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="339" NAME="C_VFBC2_RDWD_FIFO_DEPTH" TYPE="INTEGER" VALUE="1024">
          <DESCRIPTION>VFBC Data FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="340" NAME="C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Data FIFO Almost Full/Empty Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="341" NAME="C_PI2_RD_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="342" NAME="C_PI2_WR_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="343" NAME="C_PI2_ADDRACK_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="344" NAME="C_PI2_RD_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="345" NAME="C_PI2_RD_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="346" NAME="C_PI2_WR_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="347" NAME="C_PI2_WR_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="348" NAME="C_PI2_PM_USED" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="349" NAME="C_PI2_PM_DC_CNTR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" MPD_INDEX="350" NAME="C_PIM3_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" MPD_INDEX="351" NAME="C_PIM3_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="352" NAME="C_PIM3_OFFSET" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="353" NAME="C_PIM3_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>NPI Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="354" NAME="C_PIM3_BASETYPE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="355" NAME="C_PIM3_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="356" NAME="C_XCL3_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Cache Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="357" NAME="C_XCL3_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="358" NAME="C_XCL3_PIPE_STAGES" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>XCL Pipe Stage </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="359" NAME="C_XCL3_B_IN_USE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Channel B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="360" NAME="C_PIM3_B_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="361" NAME="C_XCL3_B_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Channel B Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="362" NAME="C_XCL3_B_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Channel B Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="363" NAME="C_SPLB3_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="364" NAME="C_SPLB3_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="365" NAME="C_SPLB3_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Native Data Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="366" NAME="C_SPLB3_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="367" NAME="C_SPLB3_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="368" NAME="C_SPLB3_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="369" NAME="C_SPLB3_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="370" NAME="C_SPLB3_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="371" NAME="C_SDMA_CTRL3_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="372" NAME="C_SDMA_CTRL3_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="373" NAME="C_SDMA_CTRL3_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="374" NAME="C_SDMA_CTRL3_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="375" NAME="C_SDMA_CTRL3_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="376" NAME="C_SDMA_CTRL3_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="377" NAME="C_SDMA_CTRL3_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="378" NAME="C_SDMA_CTRL3_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="379" NAME="C_SDMA_CTRL3_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="380" NAME="C_SDMA_CTRL3_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="381" NAME="C_SDMA3_COMPLETED_ERR_TX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on TX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="382" NAME="C_SDMA3_COMPLETED_ERR_RX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on RX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="383" NAME="C_SDMA3_PRESCALAR" TYPE="INTEGER" VALUE="1023">
          <DESCRIPTION>Clock Div. of Int. Timer Clk</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="384" NAME="C_SDMA3_PI2LL_CLK_RATIO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>MPMC to SDMA Clk Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="385" NAME="C_PPC440MC3_BURST_LENGTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Burst Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="386" NAME="C_PPC440MC3_PIPE_STAGES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Pipe Stage</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="387" NAME="C_VFBC3_CMD_FIFO_DEPTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Command FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="388" NAME="C_VFBC3_CMD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Command FIFO Almost Full Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="389" NAME="C_VFBC3_RDWD_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Data FIFO Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="390" NAME="C_VFBC3_RDWD_FIFO_DEPTH" TYPE="INTEGER" VALUE="1024">
          <DESCRIPTION>VFBC Data FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="391" NAME="C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Data FIFO Almost Full/Empty Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="392" NAME="C_PI3_RD_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="393" NAME="C_PI3_WR_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="394" NAME="C_PI3_ADDRACK_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="395" NAME="C_PI3_RD_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="396" NAME="C_PI3_RD_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="397" NAME="C_PI3_WR_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="398" NAME="C_PI3_WR_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="399" NAME="C_PI3_PM_USED" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="400" NAME="C_PI3_PM_DC_CNTR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" MPD_INDEX="401" NAME="C_PIM4_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" MPD_INDEX="402" NAME="C_PIM4_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="403" NAME="C_PIM4_OFFSET" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="404" NAME="C_PIM4_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>NPI Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="405" NAME="C_PIM4_BASETYPE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="406" NAME="C_PIM4_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="407" NAME="C_XCL4_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Cache Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="408" NAME="C_XCL4_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="409" NAME="C_XCL4_PIPE_STAGES" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>XCL Pipe Stage </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="410" NAME="C_XCL4_B_IN_USE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Channel B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="411" NAME="C_PIM4_B_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="412" NAME="C_XCL4_B_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Channel B Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="413" NAME="C_XCL4_B_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Channel B Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="414" NAME="C_SPLB4_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="415" NAME="C_SPLB4_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="416" NAME="C_SPLB4_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Native Data Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="417" NAME="C_SPLB4_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="418" NAME="C_SPLB4_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="419" NAME="C_SPLB4_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="420" NAME="C_SPLB4_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="421" NAME="C_SPLB4_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="422" NAME="C_SDMA_CTRL4_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="423" NAME="C_SDMA_CTRL4_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="424" NAME="C_SDMA_CTRL4_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="425" NAME="C_SDMA_CTRL4_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="426" NAME="C_SDMA_CTRL4_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="427" NAME="C_SDMA_CTRL4_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="428" NAME="C_SDMA_CTRL4_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="429" NAME="C_SDMA_CTRL4_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="430" NAME="C_SDMA_CTRL4_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="431" NAME="C_SDMA_CTRL4_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="432" NAME="C_SDMA4_COMPLETED_ERR_TX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on TX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="433" NAME="C_SDMA4_COMPLETED_ERR_RX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on RX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="434" NAME="C_SDMA4_PRESCALAR" TYPE="INTEGER" VALUE="1023">
          <DESCRIPTION>Clock Div. of Int. Timer Clk</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="435" NAME="C_SDMA4_PI2LL_CLK_RATIO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>MPMC to SDMA Clk Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="436" NAME="C_PPC440MC4_BURST_LENGTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Burst Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="437" NAME="C_PPC440MC4_PIPE_STAGES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Pipe Stage</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="438" NAME="C_VFBC4_CMD_FIFO_DEPTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Command FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="439" NAME="C_VFBC4_CMD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Command FIFO Almost Full Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="440" NAME="C_VFBC4_RDWD_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Data FIFO Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="441" NAME="C_VFBC4_RDWD_FIFO_DEPTH" TYPE="INTEGER" VALUE="1024">
          <DESCRIPTION>VFBC Data FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="442" NAME="C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Data FIFO Almost Full/Empty Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="443" NAME="C_PI4_RD_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="444" NAME="C_PI4_WR_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="445" NAME="C_PI4_ADDRACK_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="446" NAME="C_PI4_RD_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="447" NAME="C_PI4_RD_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="448" NAME="C_PI4_WR_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="449" NAME="C_PI4_WR_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="450" NAME="C_PI4_PM_USED" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="451" NAME="C_PI4_PM_DC_CNTR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" MPD_INDEX="452" NAME="C_PIM5_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" MPD_INDEX="453" NAME="C_PIM5_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="454" NAME="C_PIM5_OFFSET" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="455" NAME="C_PIM5_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>NPI Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="456" NAME="C_PIM5_BASETYPE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="457" NAME="C_PIM5_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="458" NAME="C_XCL5_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Cache Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="459" NAME="C_XCL5_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="460" NAME="C_XCL5_PIPE_STAGES" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>XCL Pipe Stage </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="461" NAME="C_XCL5_B_IN_USE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Channel B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="462" NAME="C_PIM5_B_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="463" NAME="C_XCL5_B_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Channel B Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="464" NAME="C_XCL5_B_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Channel B Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="465" NAME="C_SPLB5_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="466" NAME="C_SPLB5_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="467" NAME="C_SPLB5_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Native Data Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="468" NAME="C_SPLB5_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="469" NAME="C_SPLB5_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="470" NAME="C_SPLB5_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="471" NAME="C_SPLB5_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="472" NAME="C_SPLB5_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="473" NAME="C_SDMA_CTRL5_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="474" NAME="C_SDMA_CTRL5_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="475" NAME="C_SDMA_CTRL5_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="476" NAME="C_SDMA_CTRL5_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="477" NAME="C_SDMA_CTRL5_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="478" NAME="C_SDMA_CTRL5_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="479" NAME="C_SDMA_CTRL5_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="480" NAME="C_SDMA_CTRL5_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="481" NAME="C_SDMA_CTRL5_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="482" NAME="C_SDMA_CTRL5_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="483" NAME="C_SDMA5_COMPLETED_ERR_TX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on TX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="484" NAME="C_SDMA5_COMPLETED_ERR_RX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on RX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="485" NAME="C_SDMA5_PRESCALAR" TYPE="INTEGER" VALUE="1023">
          <DESCRIPTION>Clock Div. of Int. Timer Clk</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="486" NAME="C_SDMA5_PI2LL_CLK_RATIO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>MPMC to SDMA Clk Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="487" NAME="C_PPC440MC5_BURST_LENGTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Burst Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="488" NAME="C_PPC440MC5_PIPE_STAGES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Pipe Stage</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="489" NAME="C_VFBC5_CMD_FIFO_DEPTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Command FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="490" NAME="C_VFBC5_CMD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Command FIFO Almost Full Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="491" NAME="C_VFBC5_RDWD_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Data FIFO Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="492" NAME="C_VFBC5_RDWD_FIFO_DEPTH" TYPE="INTEGER" VALUE="1024">
          <DESCRIPTION>VFBC Data FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="493" NAME="C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Data FIFO Almost Full/Empty Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="494" NAME="C_PI5_RD_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="495" NAME="C_PI5_WR_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="496" NAME="C_PI5_ADDRACK_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="497" NAME="C_PI5_RD_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="498" NAME="C_PI5_RD_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="499" NAME="C_PI5_WR_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="500" NAME="C_PI5_WR_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="501" NAME="C_PI5_PM_USED" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="502" NAME="C_PI5_PM_DC_CNTR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" MPD_INDEX="503" NAME="C_PIM6_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" MPD_INDEX="504" NAME="C_PIM6_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="505" NAME="C_PIM6_OFFSET" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="506" NAME="C_PIM6_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>NPI Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="507" NAME="C_PIM6_BASETYPE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="508" NAME="C_PIM6_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="509" NAME="C_XCL6_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Cache Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="510" NAME="C_XCL6_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="511" NAME="C_XCL6_PIPE_STAGES" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>XCL Pipe Stage </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="512" NAME="C_XCL6_B_IN_USE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Channel B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="513" NAME="C_PIM6_B_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="514" NAME="C_XCL6_B_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Channel B Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="515" NAME="C_XCL6_B_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Channel B Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="516" NAME="C_SPLB6_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="517" NAME="C_SPLB6_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="518" NAME="C_SPLB6_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Native Data Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="519" NAME="C_SPLB6_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="520" NAME="C_SPLB6_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="521" NAME="C_SPLB6_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="522" NAME="C_SPLB6_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="523" NAME="C_SPLB6_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="524" NAME="C_SDMA_CTRL6_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="525" NAME="C_SDMA_CTRL6_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="526" NAME="C_SDMA_CTRL6_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="527" NAME="C_SDMA_CTRL6_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="528" NAME="C_SDMA_CTRL6_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="529" NAME="C_SDMA_CTRL6_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="530" NAME="C_SDMA_CTRL6_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="531" NAME="C_SDMA_CTRL6_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="532" NAME="C_SDMA_CTRL6_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="533" NAME="C_SDMA_CTRL6_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="534" NAME="C_SDMA6_COMPLETED_ERR_TX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on TX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="535" NAME="C_SDMA6_COMPLETED_ERR_RX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on RX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="536" NAME="C_SDMA6_PRESCALAR" TYPE="INTEGER" VALUE="1023">
          <DESCRIPTION>Clock Div. of Int. Timer Clk</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="537" NAME="C_SDMA6_PI2LL_CLK_RATIO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>MPMC to SDMA Clk Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="538" NAME="C_PPC440MC6_BURST_LENGTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Burst Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="539" NAME="C_PPC440MC6_PIPE_STAGES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Pipe Stage</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="540" NAME="C_VFBC6_CMD_FIFO_DEPTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Command FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="541" NAME="C_VFBC6_CMD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Command FIFO Almost Full Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="542" NAME="C_VFBC6_RDWD_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Data FIFO Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="543" NAME="C_VFBC6_RDWD_FIFO_DEPTH" TYPE="INTEGER" VALUE="1024">
          <DESCRIPTION>VFBC Data FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="544" NAME="C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Data FIFO Almost Full/Empty Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="545" NAME="C_PI6_RD_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="546" NAME="C_PI6_WR_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="547" NAME="C_PI6_ADDRACK_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="548" NAME="C_PI6_RD_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="549" NAME="C_PI6_RD_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="550" NAME="C_PI6_WR_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="551" NAME="C_PI6_WR_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="552" NAME="C_PI6_PM_USED" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="553" NAME="C_PI6_PM_DC_CNTR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" MPD_INDEX="554" NAME="C_PIM7_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" MPD_INDEX="555" NAME="C_PIM7_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="556" NAME="C_PIM7_OFFSET" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="557" NAME="C_PIM7_DATA_WIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>NPI Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="558" NAME="C_PIM7_BASETYPE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="559" NAME="C_PIM7_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="560" NAME="C_XCL7_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Cache Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="561" NAME="C_XCL7_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="562" NAME="C_XCL7_PIPE_STAGES" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>XCL Pipe Stage </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="563" NAME="C_XCL7_B_IN_USE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Channel B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="564" NAME="C_PIM7_B_SUBTYPE" TYPE="STRING" VALUE="INACTIVE"/>
        <PARAMETER MPD_INDEX="565" NAME="C_XCL7_B_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Channel B Line Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="566" NAME="C_XCL7_B_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Channel B Write Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="567" NAME="C_SPLB7_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="568" NAME="C_SPLB7_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="569" NAME="C_SPLB7_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Native Data Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="570" NAME="C_SPLB7_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="571" NAME="C_SPLB7_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="572" NAME="C_SPLB7_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="573" NAME="C_SPLB7_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="574" NAME="C_SPLB7_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="575" NAME="C_SDMA_CTRL7_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="576" NAME="C_SDMA_CTRL7_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="577" NAME="C_SDMA_CTRL7_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="578" NAME="C_SDMA_CTRL7_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER MPD_INDEX="579" NAME="C_SDMA_CTRL7_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="580" NAME="C_SDMA_CTRL7_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="581" NAME="C_SDMA_CTRL7_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="582" NAME="C_SDMA_CTRL7_P2P" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="583" NAME="C_SDMA_CTRL7_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="584" NAME="C_SDMA_CTRL7_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="585" NAME="C_SDMA7_COMPLETED_ERR_TX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on TX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="586" NAME="C_SDMA7_COMPLETED_ERR_RX" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable Completed Err on RX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="587" NAME="C_SDMA7_PRESCALAR" TYPE="INTEGER" VALUE="1023">
          <DESCRIPTION>Clock Div. of Int. Timer Clk</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="588" NAME="C_SDMA7_PI2LL_CLK_RATIO" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>MPMC to SDMA Clk Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="589" NAME="C_PPC440MC7_BURST_LENGTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Burst Length</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="590" NAME="C_PPC440MC7_PIPE_STAGES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Pipe Stage</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="591" NAME="C_VFBC7_CMD_FIFO_DEPTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Command FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="592" NAME="C_VFBC7_CMD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Command FIFO Almost Full Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="593" NAME="C_VFBC7_RDWD_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>VFBC Data FIFO Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="594" NAME="C_VFBC7_RDWD_FIFO_DEPTH" TYPE="INTEGER" VALUE="1024">
          <DESCRIPTION>VFBC Data FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="595" NAME="C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>VFBC Data FIFO Almost Full/Empty Count</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="596" NAME="C_PI7_RD_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="597" NAME="C_PI7_WR_FIFO_TYPE" TYPE="STRING" VALUE="BRAM"/>
        <PARAMETER MPD_INDEX="598" NAME="C_PI7_ADDRACK_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="599" NAME="C_PI7_RD_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="600" NAME="C_PI7_RD_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="601" NAME="C_PI7_WR_FIFO_APP_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="602" NAME="C_PI7_WR_FIFO_MEM_PIPELINE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="603" NAME="C_PI7_PM_USED" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="604" NAME="C_PI7_PM_DC_CNTR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="605" NAME="C_WR_TRAINING_PORT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Specifies Which Port's Write FIFO will be used for Memory Initialization </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="606" NAME="C_ARB_BRAM_INIT_00" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"/>
        <PARAMETER MPD_INDEX="607" NAME="C_ARB_BRAM_INIT_01" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"/>
        <PARAMETER MPD_INDEX="608" NAME="C_ARB_BRAM_INIT_02" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"/>
        <PARAMETER MPD_INDEX="609" NAME="C_ARB_BRAM_INIT_03" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"/>
        <PARAMETER MPD_INDEX="610" NAME="C_ARB_BRAM_INIT_04" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"/>
        <PARAMETER MPD_INDEX="611" NAME="C_ARB_BRAM_INIT_05" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"/>
        <PARAMETER MPD_INDEX="612" NAME="C_ARB_BRAM_INIT_06" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"/>
        <PARAMETER MPD_INDEX="613" NAME="C_ARB_BRAM_INIT_07" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="614" NAME="C_NCK_PER_CLK" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="615" NAME="C_TWR" TYPE="INTEGER" VALUE="15000"/>
        <PARAMETER MPD_INDEX="616" NAME="C_CTRL_COMPLETE_INDEX" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="617" NAME="C_CTRL_IS_WRITE_INDEX" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="618" NAME="C_CTRL_PHYIF_RAS_N_INDEX" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="619" NAME="C_CTRL_PHYIF_CAS_N_INDEX" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="620" NAME="C_CTRL_PHYIF_WE_N_INDEX" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="621" NAME="C_CTRL_RMW_INDEX" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="622" NAME="C_CTRL_SKIP_0_INDEX" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="623" NAME="C_CTRL_PHYIF_DQS_O_INDEX" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="624" NAME="C_CTRL_SKIP_1_INDEX" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="625" NAME="C_CTRL_DP_RDFIFO_PUSH_INDEX" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="626" NAME="C_CTRL_SKIP_2_INDEX" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="627" NAME="C_CTRL_AP_COL_CNT_LOAD_INDEX" TYPE="INTEGER" VALUE="12"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="628" NAME="C_CTRL_AP_COL_CNT_ENABLE_INDEX" TYPE="INTEGER" VALUE="13"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="629" NAME="C_CTRL_AP_PRECHARGE_ADDR10_INDEX" TYPE="INTEGER" VALUE="14"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="630" NAME="C_CTRL_AP_ROW_COL_SEL_INDEX" TYPE="INTEGER" VALUE="15"/>
        <PARAMETER MPD_INDEX="631" NAME="C_CTRL_PHYIF_FORCE_DM_INDEX" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="632" NAME="C_CTRL_REPEAT4_INDEX" TYPE="INTEGER" VALUE="17"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="633" NAME="C_CTRL_DFI_RAS_N_0_INDEX" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="634" NAME="C_CTRL_DFI_CAS_N_0_INDEX" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="635" NAME="C_CTRL_DFI_WE_N_0_INDEX" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="636" NAME="C_CTRL_DFI_RAS_N_1_INDEX" TYPE="INTEGER" VALUE="20"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="637" NAME="C_CTRL_DFI_CAS_N_1_INDEX" TYPE="INTEGER" VALUE="21"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="638" NAME="C_CTRL_DFI_WE_N_1_INDEX" TYPE="INTEGER" VALUE="22"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="639" NAME="C_CTRL_DP_WRFIFO_POP_INDEX" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="640" NAME="C_CTRL_DFI_WRDATA_EN_INDEX" TYPE="INTEGER" VALUE="18"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="641" NAME="C_CTRL_DFI_RDDATA_EN_INDEX" TYPE="INTEGER" VALUE="19"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="642" NAME="C_CTRL_AP_OTF_ADDR12_INDEX" TYPE="INTEGER" VALUE="23"/>
        <PARAMETER MPD_INDEX="643" NAME="C_CTRL_ARB_RDMODWR_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="644" NAME="C_CTRL_AP_COL_DELAY" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="645" NAME="C_CTRL_AP_PI_ADDR_CE_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="646" NAME="C_CTRL_AP_PORT_SELECT_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="647" NAME="C_CTRL_AP_PIPELINE1_CE_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="648" NAME="C_CTRL_DP_LOAD_RDWDADDR_DELAY" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="649" NAME="C_CTRL_DP_RDFIFO_WHICHPORT_DELAY" TYPE="INTEGER" VALUE="15"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="650" NAME="C_CTRL_DP_SIZE_DELAY" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="651" NAME="C_CTRL_DP_WRFIFO_WHICHPORT_DELAY" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="652" NAME="C_CTRL_PHYIF_DUMMYREADSTART_DELAY" TYPE="INTEGER" VALUE="5"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="653" NAME="C_CTRL_Q0_DELAY" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="654" NAME="C_CTRL_Q1_DELAY" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="655" NAME="C_CTRL_Q2_DELAY" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="656" NAME="C_CTRL_Q3_DELAY" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="657" NAME="C_CTRL_Q4_DELAY" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER MPD_INDEX="658" NAME="C_CTRL_Q5_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="659" NAME="C_CTRL_Q6_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="660" NAME="C_CTRL_Q7_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="661" NAME="C_CTRL_Q8_DELAY" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="662" NAME="C_CTRL_Q9_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="663" NAME="C_CTRL_Q10_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="664" NAME="C_CTRL_Q11_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="665" NAME="C_CTRL_Q12_DELAY" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="666" NAME="C_CTRL_Q13_DELAY" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="667" NAME="C_CTRL_Q14_DELAY" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="668" NAME="C_CTRL_Q15_DELAY" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="669" NAME="C_CTRL_Q16_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="670" NAME="C_CTRL_Q17_DELAY" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="671" NAME="C_CTRL_Q18_DELAY" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="672" NAME="C_CTRL_Q19_DELAY" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="673" NAME="C_CTRL_Q20_DELAY" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="674" NAME="C_CTRL_Q21_DELAY" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="675" NAME="C_CTRL_Q22_DELAY" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="676" NAME="C_CTRL_Q23_DELAY" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="677" NAME="C_CTRL_Q24_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="678" NAME="C_CTRL_Q25_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="679" NAME="C_CTRL_Q26_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="680" NAME="C_CTRL_Q27_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="681" NAME="C_CTRL_Q28_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="682" NAME="C_CTRL_Q29_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="683" NAME="C_CTRL_Q30_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="684" NAME="C_CTRL_Q31_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="685" NAME="C_CTRL_Q32_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="686" NAME="C_CTRL_Q33_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="687" NAME="C_CTRL_Q34_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="688" NAME="C_CTRL_Q35_DELAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="689" NAME="C_SKIP_1_VALUE" TYPE="INTEGER" VALUE="0x001"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="690" NAME="C_SKIP_2_VALUE" TYPE="INTEGER" VALUE="0x001"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="691" NAME="C_SKIP_3_VALUE" TYPE="INTEGER" VALUE="0x001"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="692" NAME="C_SKIP_4_VALUE" TYPE="INTEGER" VALUE="0x001"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="693" NAME="C_SKIP_5_VALUE" TYPE="INTEGER" VALUE="0x001"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="694" NAME="C_SKIP_6_VALUE" TYPE="INTEGER" VALUE="0x001"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="695" NAME="C_SKIP_7_VALUE" TYPE="INTEGER" VALUE="0x001"/>
        <PARAMETER MPD_INDEX="696" NAME="C_B16_REPEAT_CNT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="697" NAME="C_B32_REPEAT_CNT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="698" NAME="C_B64_REPEAT_CNT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="699" NAME="C_ZQCS_REPEAT_CNT" TYPE="INTEGER" VALUE="6"/>
        <PARAMETER MPD_INDEX="700" NAME="C_BASEADDR_CTRL0" TYPE="STD_LOGIC_VECTOR" VALUE="0x000"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="701" NAME="C_HIGHADDR_CTRL0" TYPE="STD_LOGIC_VECTOR" VALUE="0x00e"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="702" NAME="C_BASEADDR_CTRL1" TYPE="STD_LOGIC_VECTOR" VALUE="0x00f"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="703" NAME="C_HIGHADDR_CTRL1" TYPE="STD_LOGIC_VECTOR" VALUE="0x019"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="704" NAME="C_BASEADDR_CTRL2" TYPE="STD_LOGIC_VECTOR" VALUE="0x01a"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="705" NAME="C_HIGHADDR_CTRL2" TYPE="STD_LOGIC_VECTOR" VALUE="0x028"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="706" NAME="C_BASEADDR_CTRL3" TYPE="STD_LOGIC_VECTOR" VALUE="0x029"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="707" NAME="C_HIGHADDR_CTRL3" TYPE="STD_LOGIC_VECTOR" VALUE="0x033"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="708" NAME="C_BASEADDR_CTRL4" TYPE="STD_LOGIC_VECTOR" VALUE="0x034"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="709" NAME="C_HIGHADDR_CTRL4" TYPE="STD_LOGIC_VECTOR" VALUE="0x042"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="710" NAME="C_BASEADDR_CTRL5" TYPE="STD_LOGIC_VECTOR" VALUE="0x043"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="711" NAME="C_HIGHADDR_CTRL5" TYPE="STD_LOGIC_VECTOR" VALUE="0x04d"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="712" NAME="C_BASEADDR_CTRL6" TYPE="STD_LOGIC_VECTOR" VALUE="0x04e"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="713" NAME="C_HIGHADDR_CTRL6" TYPE="STD_LOGIC_VECTOR" VALUE="0x05c"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="714" NAME="C_BASEADDR_CTRL7" TYPE="STD_LOGIC_VECTOR" VALUE="0x05d"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="715" NAME="C_HIGHADDR_CTRL7" TYPE="STD_LOGIC_VECTOR" VALUE="0x067"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="716" NAME="C_BASEADDR_CTRL8" TYPE="STD_LOGIC_VECTOR" VALUE="0x068"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="717" NAME="C_HIGHADDR_CTRL8" TYPE="STD_LOGIC_VECTOR" VALUE="0x078"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="718" NAME="C_BASEADDR_CTRL9" TYPE="STD_LOGIC_VECTOR" VALUE="0x079"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="719" NAME="C_HIGHADDR_CTRL9" TYPE="STD_LOGIC_VECTOR" VALUE="0x085"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="720" NAME="C_BASEADDR_CTRL10" TYPE="STD_LOGIC_VECTOR" VALUE="0x086"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="721" NAME="C_HIGHADDR_CTRL10" TYPE="STD_LOGIC_VECTOR" VALUE="0x09a"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="722" NAME="C_BASEADDR_CTRL11" TYPE="STD_LOGIC_VECTOR" VALUE="0x09b"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="723" NAME="C_HIGHADDR_CTRL11" TYPE="STD_LOGIC_VECTOR" VALUE="0x0ab"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="724" NAME="C_BASEADDR_CTRL12" TYPE="STD_LOGIC_VECTOR" VALUE="0x0ac"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="725" NAME="C_HIGHADDR_CTRL12" TYPE="STD_LOGIC_VECTOR" VALUE="0x0c8"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="726" NAME="C_BASEADDR_CTRL13" TYPE="STD_LOGIC_VECTOR" VALUE="0x0c9"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="727" NAME="C_HIGHADDR_CTRL13" TYPE="STD_LOGIC_VECTOR" VALUE="0x0e1"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="728" NAME="C_BASEADDR_CTRL14" TYPE="STD_LOGIC_VECTOR" VALUE="0x0e2"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="729" NAME="C_HIGHADDR_CTRL14" TYPE="STD_LOGIC_VECTOR" VALUE="0x0fe"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="730" NAME="C_BASEADDR_CTRL15" TYPE="STD_LOGIC_VECTOR" VALUE="0x0ff"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="731" NAME="C_HIGHADDR_CTRL15" TYPE="STD_LOGIC_VECTOR" VALUE="0x0ff"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="732" NAME="C_BASEADDR_CTRL16" TYPE="STD_LOGIC_VECTOR" VALUE="0x100"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="733" NAME="C_HIGHADDR_CTRL16" TYPE="STD_LOGIC_VECTOR" VALUE="0x108"/>
        <PARAMETER MPD_INDEX="734" NAME="C_CTRL_BRAM_INIT_3F" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="735" NAME="C_CTRL_BRAM_INIT_3E" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="736" NAME="C_CTRL_BRAM_INIT_3D" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="737" NAME="C_CTRL_BRAM_INIT_3C" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="738" NAME="C_CTRL_BRAM_INIT_3B" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="739" NAME="C_CTRL_BRAM_INIT_3A" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="740" NAME="C_CTRL_BRAM_INIT_39" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="741" NAME="C_CTRL_BRAM_INIT_38" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="742" NAME="C_CTRL_BRAM_INIT_37" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="743" NAME="C_CTRL_BRAM_INIT_36" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="744" NAME="C_CTRL_BRAM_INIT_35" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="745" NAME="C_CTRL_BRAM_INIT_34" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="746" NAME="C_CTRL_BRAM_INIT_33" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="747" NAME="C_CTRL_BRAM_INIT_32" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="748" NAME="C_CTRL_BRAM_INIT_31" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="749" NAME="C_CTRL_BRAM_INIT_30" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="750" NAME="C_CTRL_BRAM_INIT_2F" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="751" NAME="C_CTRL_BRAM_INIT_2E" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="752" NAME="C_CTRL_BRAM_INIT_2D" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="753" NAME="C_CTRL_BRAM_INIT_2C" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="754" NAME="C_CTRL_BRAM_INIT_2B" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="755" NAME="C_CTRL_BRAM_INIT_2A" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="756" NAME="C_CTRL_BRAM_INIT_29" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="757" NAME="C_CTRL_BRAM_INIT_28" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="758" NAME="C_CTRL_BRAM_INIT_27" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="759" NAME="C_CTRL_BRAM_INIT_26" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="760" NAME="C_CTRL_BRAM_INIT_25" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="761" NAME="C_CTRL_BRAM_INIT_24" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="762" NAME="C_CTRL_BRAM_INIT_23" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER MPD_INDEX="763" NAME="C_CTRL_BRAM_INIT_22" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="764" NAME="C_CTRL_BRAM_INIT_21" TYPE="STD_LOGIC_VECTOR" VALUE="0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC0070001C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="765" NAME="C_CTRL_BRAM_INIT_20" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001C0070001C0070001C0070001C0070001D0070001C0072001C0070000C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="766" NAME="C_CTRL_BRAM_INIT_1F" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001C0070001C0070001C0070001C0070001C0070001C0070001D0070001C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="767" NAME="C_CTRL_BRAM_INIT_1E" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0070001C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="768" NAME="C_CTRL_BRAM_INIT_1D" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0070001C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="769" NAME="C_CTRL_BRAM_INIT_1C" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001C0070001C007000100070001C0070001C007040080070001C0070001C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="770" NAME="C_CTRL_BRAM_INIT_1B" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001C0070001C0020401C0078001D00D8201C0078001C00D8201C0078001C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="771" NAME="C_CTRL_BRAM_INIT_1A" TYPE="STD_LOGIC_VECTOR" VALUE="0x00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C0078001C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="772" NAME="C_CTRL_BRAM_INIT_19" TYPE="STD_LOGIC_VECTOR" VALUE="0x00D8201C0078001C00D8201C0070101C007080180070001C0070001C0070001E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="773" NAME="C_CTRL_BRAM_INIT_18" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001E0070001E0020401E0070001E0070001F0070001E0070001E0070201E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="774" NAME="C_CTRL_BRAM_INIT_17" TYPE="STD_LOGIC_VECTOR" VALUE="0x0074001E0094201E0074011E0094211E0074011E0094211E0074011E0094211E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="775" NAME="C_CTRL_BRAM_INIT_16" TYPE="STD_LOGIC_VECTOR" VALUE="0x0074011E0094211E0074011E0094211E0074011E0094211E0074011E0094211E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="776" NAME="C_CTRL_BRAM_INIT_15" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070111E0070811A0070001E0070001E0070001C0070001C0070001C0070001C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="777" NAME="C_CTRL_BRAM_INIT_14" TYPE="STD_LOGIC_VECTOR" VALUE="0x0020401C0078001D00D8201C0078001C00D8201C0078001C00D8201C0078001C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="778" NAME="C_CTRL_BRAM_INIT_13" TYPE="STD_LOGIC_VECTOR" VALUE="0x00D8201C0070101C007080180070001C0070001C0070001E0070001E0070001E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="779" NAME="C_CTRL_BRAM_INIT_12" TYPE="STD_LOGIC_VECTOR" VALUE="0x0020401E0070001E0070001F0070001E0070001E0070201E0074001E0094201E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="780" NAME="C_CTRL_BRAM_INIT_11" TYPE="STD_LOGIC_VECTOR" VALUE="0x0074011E0094211E0074011E0094211E0074011E0094211E0070111E0070811A"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="781" NAME="C_CTRL_BRAM_INIT_10" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001E0070001E0070001C0070001C0070001C0070001C0020401C0078001D"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="782" NAME="C_CTRL_BRAM_INIT_0F" TYPE="STD_LOGIC_VECTOR" VALUE="0x00D8201C0078001C00D8201C0070101C007080180070001C0070001C0070001E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="783" NAME="C_CTRL_BRAM_INIT_0E" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001E0070001E0020401E0070001E0070001F0070001E0070001E0070201E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="784" NAME="C_CTRL_BRAM_INIT_0D" TYPE="STD_LOGIC_VECTOR" VALUE="0x0074001E0094201E0074011E0094211E0070111E0070811A0070001E0070001E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="785" NAME="C_CTRL_BRAM_INIT_0C" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001C0070001C007040080070001C0070001C0078001D00D8201C0070101C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="786" NAME="C_CTRL_BRAM_INIT_0B" TYPE="STD_LOGIC_VECTOR" VALUE="0x007080180070001C0070001C0070001E0070001E0070001E0020401E0070001E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="787" NAME="C_CTRL_BRAM_INIT_0A" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001F0070001E0070001E0070201E0074001E0094201E0070111E0070811A"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="788" NAME="C_CTRL_BRAM_INIT_09" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001E0070001E0070001C0070001C007040080070001C0070001C0070001D"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="789" NAME="C_CTRL_BRAM_INIT_08" TYPE="STD_LOGIC_VECTOR" VALUE="0x0058201C0070101C007080180070001C0070001C0070001E0070001E0070001E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="790" NAME="C_CTRL_BRAM_INIT_07" TYPE="STD_LOGIC_VECTOR" VALUE="0x0020401E0070001E0070001F0070001E0070001E0070001E0070201E0014201E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="791" NAME="C_CTRL_BRAM_INIT_06" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070101E0070811A0070001E0070001E0070001C0070001C007040080070001C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="792" NAME="C_CTRL_BRAM_INIT_05" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001C0070001D0058201C0070101C007080180070001C0070001C0070001E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="793" NAME="C_CTRL_BRAM_INIT_04" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001E0070001E0020401E0070001E0070001F0070001E0070001E0070001E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="794" NAME="C_CTRL_BRAM_INIT_03" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001E0014201E0070101E0070811A0070001E0070001E0070001C0070001C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="795" NAME="C_CTRL_BRAM_INIT_02" TYPE="STD_LOGIC_VECTOR" VALUE="0x007040080070001C0070001C0070001D0058201C0070101C007080180070001C"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="796" NAME="C_CTRL_BRAM_INIT_01" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001C0070001E0070001E0070001E0020401E0070001E0070001F0070001E"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="797" NAME="C_CTRL_BRAM_INIT_00" TYPE="STD_LOGIC_VECTOR" VALUE="0x0070001E0070001E0070001E0014201E0070101E0070811A0070001E0070001E"/>
        <PARAMETER MPD_INDEX="798" NAME="C_CTRL_BRAM_SRVAL" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000002FC"/>
        <PARAMETER MPD_INDEX="799" NAME="C_CTRL_BRAM_INITP_07" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER MPD_INDEX="800" NAME="C_CTRL_BRAM_INITP_06" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER MPD_INDEX="801" NAME="C_CTRL_BRAM_INITP_05" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER MPD_INDEX="802" NAME="C_CTRL_BRAM_INITP_04" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="803" NAME="C_CTRL_BRAM_INITP_03" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="804" NAME="C_CTRL_BRAM_INITP_02" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="805" NAME="C_CTRL_BRAM_INITP_01" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="806" NAME="C_CTRL_BRAM_INITP_00" TYPE="STD_LOGIC_VECTOR" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="160000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1674" NAME="MPMC_Clk0" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1677" NAME="MPMC_Clk_200MHz" SIGIS="CLK" SIGNAME="clk_200MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_asyncClks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1678" NAME="MPMC_Rst" SIGIS="RST" SIGNAME="sys_periph_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Peripheral_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1679" NAME="MPMC_Clk_Mem" SIGIS="CLK" SIGNAME="clk_320MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_MPMC_Clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1684" NAME="MPMC_Clk_Rd_Base" SIGIS="CLK" SIGNAME="clk_320MHz_nobuf_varphase">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_MPMC_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="1695" NAME="MPMC_DCM_PSEN" SIGNAME="MPMC_DCM_PSEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_MPMC_Clocks" PORT="PSEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="1696" NAME="MPMC_DCM_PSINCDEC" SIGNAME="MPMC_DCM_PSINCDEC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_MPMC_Clocks" PORT="PSINCDEC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="1697" NAME="MPMC_DCM_PSDONE" SIGNAME="MPMC_DCM_PSDONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_MPMC_Clocks" PORT="PSDONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="1739" NAME="DDR3_Clk" SIGIS="CLK" SIGNAME="DDR3_2GB_SODIMM_Clk_pin" VECFORMULA="[C_MEM_CLK_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_Clk_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="1740" NAME="DDR3_Clk_n" SIGIS="CLK" SIGNAME="DDR3_2GB_SODIMM_Clk_n_pin" VECFORMULA="[C_MEM_CLK_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_Clk_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="1741" NAME="DDR3_CE" SIGNAME="DDR3_2GB_SODIMM_CE_pin" VECFORMULA="[C_MEM_CE_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_CE_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="1742" NAME="DDR3_CS_n" SIGNAME="DDR3_2GB_SODIMM_CS_n_pin" VECFORMULA="[C_MEM_CS_N_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_CS_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="1743" NAME="DDR3_ODT" SIGNAME="DDR3_2GB_SODIMM_ODT_pin" VECFORMULA="[C_MEM_ODT_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_ODT_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="1744" NAME="DDR3_RAS_n" SIGNAME="DDR3_2GB_SODIMM_RAS_n_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_RAS_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="1745" NAME="DDR3_CAS_n" SIGNAME="DDR3_2GB_SODIMM_CAS_n_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_CAS_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="1746" NAME="DDR3_WE_n" SIGNAME="DDR3_2GB_SODIMM_WE_n_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_WE_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="16" MPD_INDEX="1747" MSB="2" NAME="DDR3_BankAddr" RIGHT="0" SIGNAME="DDR3_2GB_SODIMM_BankAddr_pin" VECFORMULA="[C_MEM_BANKADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_BankAddr_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="14" LSB="0" MHS_INDEX="17" MPD_INDEX="1748" MSB="14" NAME="DDR3_Addr" RIGHT="0" SIGNAME="DDR3_2GB_SODIMM_Addr_pin" VECFORMULA="[C_MEM_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_Addr_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" LEFT="31" LSB="0" MHS_INDEX="18" MPD_INDEX="1749" MSB="31" NAME="DDR3_DQ" RIGHT="0" SIGNAME="DDR3_2GB_SODIMM_DQ_pin" VECFORMULA="[C_ECC_DATA_WIDTH  + C_MEM_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_DQ_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="19" MPD_INDEX="1750" MSB="3" NAME="DDR3_DM" RIGHT="0" SIGNAME="DDR3_2GB_SODIMM_DM_pin" VECFORMULA="[C_ECC_DM_WIDTH    + C_MEM_DM_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_DM_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="20" MPD_INDEX="1751" NAME="DDR3_Reset_n" SIGNAME="DDR3_2GB_SODIMM_Reset_n_pin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_Reset_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" LEFT="3" LSB="0" MHS_INDEX="21" MPD_INDEX="1752" MSB="3" NAME="DDR3_DQS" RIGHT="0" SIGNAME="DDR3_2GB_SODIMM_DQS_pin" VECFORMULA="[C_ECC_DQS_WIDTH   + C_MEM_DQS_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_DQS_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" LEFT="3" LSB="0" MHS_INDEX="22" MPD_INDEX="1753" MSB="3" NAME="DDR3_DQS_n" RIGHT="0" SIGNAME="DDR3_2GB_SODIMM_DQS_n_pin" VECFORMULA="[C_ECC_DQS_WIDTH   + C_MEM_DQS_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="DDR3_2GB_SODIMM_DQS_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="XCL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="FSL0_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1" NAME="FSL0_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="FSL0_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="3" NAME="FSL0_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="4" NAME="FSL0_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="5" NAME="FSL0_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="6" NAME="FSL0_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="7" MSB="0" NAME="FSL0_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="8" NAME="FSL0_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="9" NAME="FSL0_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="10" NAME="FSL0_B_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="11" NAME="FSL0_B_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0_B" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="12" MSB="0" NAME="FSL0_B_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL0_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="13" NAME="FSL0_B_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="14" NAME="FSL0_B_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="15" NAME="FSL0_B_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="16" NAME="FSL0_B_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0_B" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="17" MSB="0" NAME="FSL0_B_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL0_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="18" NAME="FSL0_B_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL0_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="19" NAME="FSL0_B_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="20" NAME="SPLB0_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="21" NAME="SPLB0_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="22" MSB="0" NAME="SPLB0_PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="23" NAME="SPLB0_PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="24" NAME="SPLB0_PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="25" MSB="0" NAME="SPLB0_PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB0_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="26" NAME="SPLB0_PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="27" MSB="0" NAME="SPLB0_PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB0_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="28" MSB="0" NAME="SPLB0_PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="29" NAME="SPLB0_PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="30" NAME="SPLB0_PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="31" NAME="SPLB0_PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="32" NAME="SPLB0_PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="33" MSB="0" NAME="SPLB0_PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="SPLB0_PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="35" MSB="0" NAME="SPLB0_PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="36" NAME="SPLB0_PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="37" NAME="SPLB0_PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="SPLB0_PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="39" NAME="SPLB0_PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="SPLB0_PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="SPLB0_PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="42" MSB="0" NAME="SPLB0_PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="43" NAME="SPLB0_PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="44" NAME="SPLB0_PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="45" MSB="0" NAME="SPLB0_PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB0_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="46" NAME="SPLB0_Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="47" MSB="0" NAME="SPLB0_Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="48" NAME="SPLB0_Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="49" NAME="SPLB0_Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="50" NAME="SPLB0_Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="51" NAME="SPLB0_Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="52" NAME="SPLB0_Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="53" MSB="0" NAME="SPLB0_Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB0_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="54" MSB="0" NAME="SPLB0_Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="55" NAME="SPLB0_Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="56" NAME="SPLB0_Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="57" NAME="SPLB0_Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="58" MSB="0" NAME="SPLB0_Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="59" MSB="0" NAME="SPLB0_Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="60" MSB="0" NAME="SPLB0_Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="61" MSB="0" NAME="SPLB0_Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="62" NAME="SDMA0_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="63" NAME="SDMA0_Rx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="64" NAME="SDMA0_Tx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="65" NAME="SDMA0_RstOut" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="66" MSB="0" NAME="SDMA0_TX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="67" MSB="0" NAME="SDMA0_TX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="68" NAME="SDMA0_TX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="69" NAME="SDMA0_TX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="70" NAME="SDMA0_TX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="71" NAME="SDMA0_TX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="72" NAME="SDMA0_TX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="73" NAME="SDMA0_TX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="74" MSB="0" NAME="SDMA0_RX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="75" MSB="0" NAME="SDMA0_RX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="76" NAME="SDMA0_RX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="77" NAME="SDMA0_RX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="78" NAME="SDMA0_RX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="79" NAME="SDMA0_RX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="80" NAME="SDMA0_RX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="81" NAME="SDMA0_RX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="82" NAME="SDMA_CTRL0_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="83" NAME="SDMA_CTRL0_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="84" MSB="0" NAME="SDMA_CTRL0_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="85" NAME="SDMA_CTRL0_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="86" NAME="SDMA_CTRL0_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="87" NAME="SDMA_CTRL0_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL0_MID_WIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="88" NAME="SDMA_CTRL0_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="89" MSB="0" NAME="SDMA_CTRL0_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SDMA_CTRL0_DWIDTH/8)-1)]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="90" MSB="0" NAME="SDMA_CTRL0_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="91" NAME="SDMA_CTRL0_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="92" NAME="SDMA_CTRL0_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="93" NAME="SDMA_CTRL0_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="94" NAME="SDMA_CTRL0_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="95" MSB="0" NAME="SDMA_CTRL0_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="96" MSB="0" NAME="SDMA_CTRL0_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="97" MSB="0" NAME="SDMA_CTRL0_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="98" NAME="SDMA_CTRL0_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="SDMA_CTRL0_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="100" MSB="0" NAME="SDMA_CTRL0_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="101" NAME="SDMA_CTRL0_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="102" MSB="0" NAME="SDMA_CTRL0_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="103" MSB="0" NAME="SDMA_CTRL0_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="104" MSB="0" NAME="SDMA_CTRL0_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="105" NAME="SDMA_CTRL0_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="106" NAME="SDMA_CTRL0_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="107" MSB="0" NAME="SDMA_CTRL0_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL0_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="108" NAME="SDMA_CTRL0_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="109" MSB="0" NAME="SDMA_CTRL0_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="110" NAME="SDMA_CTRL0_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="111" NAME="SDMA_CTRL0_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="112" NAME="SDMA_CTRL0_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="113" NAME="SDMA_CTRL0_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="114" NAME="SDMA_CTRL0_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="115" MSB="0" NAME="SDMA_CTRL0_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL0_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="116" MSB="0" NAME="SDMA_CTRL0_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="117" NAME="SDMA_CTRL0_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="118" NAME="SDMA_CTRL0_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="119" NAME="SDMA_CTRL0_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="120" NAME="SDMA_CTRL0_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL0_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="121" NAME="SDMA_CTRL0_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL0_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="122" NAME="SDMA_CTRL0_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL0_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="123" NAME="SDMA_CTRL0_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL0_NUM_MASTERS-1)]"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="124" MSB="31" NAME="PIM0_Addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="125" NAME="PIM0_AddrReq" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="126" NAME="PIM0_AddrAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="127" NAME="PIM0_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="128" MSB="3" NAME="PIM0_Size" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="129" NAME="PIM0_RdModWr" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="130" MSB="63" NAME="PIM0_WrFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM0_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="131" MSB="7" NAME="PIM0_WrFIFO_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM0_DATA_WIDTH/8-1):0]"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="132" NAME="PIM0_WrFIFO_Push" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="133" MSB="63" NAME="PIM0_RdFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM0_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="134" NAME="PIM0_RdFIFO_Pop" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="135" MSB="3" NAME="PIM0_RdFIFO_RdWdAddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="136" NAME="PIM0_WrFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="137" NAME="PIM0_WrFIFO_AlmostFull" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="138" NAME="PIM0_WrFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="139" NAME="PIM0_RdFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="140" NAME="PIM0_RdFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="141" MSB="1" NAME="PIM0_RdFIFO_Latency" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="MPMC_PIM0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="142" NAME="PIM0_InitDone" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="143" NAME="PPC440MC0_MIMCReadNotWrite" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="144" MSB="0" NAME="PPC440MC0_MIMCAddress" RIGHT="35" SIGNAME="__NOC__" VECFORMULA="[0:35]"/>
        <PORT BUS="PPC440MC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="145" NAME="PPC440MC0_MIMCAddressValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="146" MSB="0" NAME="PPC440MC0_MIMCWriteData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="147" NAME="PPC440MC0_MIMCWriteDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="148" MSB="0" NAME="PPC440MC0_MIMCByteEnable" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="PPC440MC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="149" NAME="PPC440MC0_MIMCBankConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="150" NAME="PPC440MC0_MIMCRowConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="151" MSB="0" NAME="PPC440MC0_MCMIReadData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="152" NAME="PPC440MC0_MCMIReadDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="153" NAME="PPC440MC0_MCMIReadDataErr" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="154" NAME="PPC440MC0_MCMIAddrReadyToAccept" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="155" NAME="VFBC0_Cmd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="156" NAME="VFBC0_Cmd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="157" MSB="31" NAME="VFBC0_Cmd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="158" NAME="VFBC0_Cmd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="159" NAME="VFBC0_Cmd_End" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="160" NAME="VFBC0_Cmd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="161" NAME="VFBC0_Cmd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="162" NAME="VFBC0_Cmd_Idle" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="163" NAME="VFBC0_Wd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="164" NAME="VFBC0_Wd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="165" NAME="VFBC0_Wd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="166" NAME="VFBC0_Wd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="167" NAME="VFBC0_Wd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="168" MSB="31" NAME="VFBC0_Wd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC0_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="169" MSB="3" NAME="VFBC0_Wd_Data_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC0_RDWD_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="170" NAME="VFBC0_Wd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="171" NAME="VFBC0_Wd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="172" NAME="VFBC0_Rd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="173" NAME="VFBC0_Rd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="174" NAME="VFBC0_Rd_Read" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="175" NAME="VFBC0_Rd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="176" NAME="VFBC0_Rd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="177" MSB="31" NAME="VFBC0_Rd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC0_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="178" NAME="VFBC0_Rd_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="179" NAME="VFBC0_Rd_Almost_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="180" NAME="MCB0_cmd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="181" NAME="MCB0_cmd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="182" MSB="2" NAME="MCB0_cmd_instr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="183" MSB="5" NAME="MCB0_cmd_bl" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="29" LSB="0" MPD_INDEX="184" MSB="29" NAME="MCB0_cmd_byte_addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[29:0]"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="185" NAME="MCB0_cmd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="186" NAME="MCB0_cmd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="187" NAME="MCB0_wr_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="188" NAME="MCB0_wr_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="189" MSB="7" NAME="MCB0_wr_mask" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM0_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="190" MSB="63" NAME="MCB0_wr_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM0_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="191" NAME="MCB0_wr_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="192" NAME="MCB0_wr_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="193" MSB="6" NAME="MCB0_wr_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="194" NAME="MCB0_wr_underrun" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="195" NAME="MCB0_wr_error" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="196" NAME="MCB0_rd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="197" NAME="MCB0_rd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="198" MSB="63" NAME="MCB0_rd_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM0_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="199" NAME="MCB0_rd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="200" NAME="MCB0_rd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="201" MSB="6" NAME="MCB0_rd_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="202" NAME="MCB0_rd_overflow" SIGNAME="__NOC__"/>
        <PORT BUS="MCB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="203" NAME="MCB0_rd_error" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="204" NAME="FSL1_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="205" NAME="FSL1_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="206" MSB="0" NAME="FSL1_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="207" NAME="FSL1_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="208" NAME="FSL1_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="209" NAME="FSL1_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="210" NAME="FSL1_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="211" MSB="0" NAME="FSL1_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="212" NAME="FSL1_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="213" NAME="FSL1_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="214" NAME="FSL1_B_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="215" NAME="FSL1_B_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1_B" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="216" MSB="0" NAME="FSL1_B_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL1_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="217" NAME="FSL1_B_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="218" NAME="FSL1_B_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="219" NAME="FSL1_B_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="220" NAME="FSL1_B_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1_B" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="221" MSB="0" NAME="FSL1_B_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL1_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="222" NAME="FSL1_B_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL1_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="223" NAME="FSL1_B_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="224" NAME="SPLB1_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="225" NAME="SPLB1_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="226" MSB="0" NAME="SPLB1_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="227" NAME="SPLB1_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="228" NAME="SPLB1_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="229" NAME="SPLB1_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="230" NAME="SPLB1_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="231" MSB="0" NAME="SPLB1_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB1_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="232" MSB="0" NAME="SPLB1_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="233" NAME="SPLB1_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="234" NAME="SPLB1_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="235" NAME="SPLB1_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="236" NAME="SPLB1_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="237" MSB="0" NAME="SPLB1_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="238" MSB="0" NAME="SPLB1_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="239" MSB="0" NAME="SPLB1_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="240" NAME="SPLB1_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="241" NAME="SPLB1_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="242" MSB="0" NAME="SPLB1_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="243" NAME="SPLB1_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="244" MSB="0" NAME="SPLB1_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="245" MSB="0" NAME="SPLB1_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="246" MSB="0" NAME="SPLB1_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="247" NAME="SPLB1_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="248" NAME="SPLB1_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="249" MSB="0" NAME="SPLB1_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_DWIDTH-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="250" NAME="SPLB1_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="251" MSB="0" NAME="SPLB1_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="252" NAME="SPLB1_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="253" NAME="SPLB1_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="254" NAME="SPLB1_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="255" NAME="SPLB1_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="256" NAME="SPLB1_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="257" MSB="0" NAME="SPLB1_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_DWIDTH-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="258" MSB="0" NAME="SPLB1_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="259" NAME="SPLB1_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="260" NAME="SPLB1_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="261" NAME="SPLB1_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="262" NAME="SPLB1_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="263" NAME="SPLB1_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="264" NAME="SPLB1_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="265" NAME="SPLB1_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="266" NAME="SDMA1_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="267" NAME="SDMA1_Rx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="268" NAME="SDMA1_Tx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="269" NAME="SDMA1_RstOut" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="270" MSB="0" NAME="SDMA1_TX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="271" MSB="0" NAME="SDMA1_TX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="272" NAME="SDMA1_TX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="273" NAME="SDMA1_TX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="274" NAME="SDMA1_TX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="275" NAME="SDMA1_TX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="276" NAME="SDMA1_TX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="277" NAME="SDMA1_TX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="278" MSB="0" NAME="SDMA1_RX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="279" MSB="0" NAME="SDMA1_RX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="280" NAME="SDMA1_RX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="281" NAME="SDMA1_RX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="282" NAME="SDMA1_RX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="283" NAME="SDMA1_RX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="284" NAME="SDMA1_RX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="285" NAME="SDMA1_RX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="286" NAME="SDMA_CTRL1_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="287" NAME="SDMA_CTRL1_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="288" MSB="0" NAME="SDMA_CTRL1_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="289" NAME="SDMA_CTRL1_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="290" NAME="SDMA_CTRL1_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="291" NAME="SDMA_CTRL1_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL1_MID_WIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="292" NAME="SDMA_CTRL1_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="293" MSB="0" NAME="SDMA_CTRL1_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SDMA_CTRL1_DWIDTH/8)-1)]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="294" MSB="0" NAME="SDMA_CTRL1_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="295" NAME="SDMA_CTRL1_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="296" NAME="SDMA_CTRL1_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="297" NAME="SDMA_CTRL1_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="298" NAME="SDMA_CTRL1_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="299" MSB="0" NAME="SDMA_CTRL1_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="300" MSB="0" NAME="SDMA_CTRL1_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="301" MSB="0" NAME="SDMA_CTRL1_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="302" NAME="SDMA_CTRL1_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="303" NAME="SDMA_CTRL1_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="304" MSB="0" NAME="SDMA_CTRL1_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="305" NAME="SDMA_CTRL1_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="306" MSB="0" NAME="SDMA_CTRL1_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="307" MSB="0" NAME="SDMA_CTRL1_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="308" MSB="0" NAME="SDMA_CTRL1_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="309" NAME="SDMA_CTRL1_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="310" NAME="SDMA_CTRL1_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="311" MSB="0" NAME="SDMA_CTRL1_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL1_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="312" NAME="SDMA_CTRL1_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="313" MSB="0" NAME="SDMA_CTRL1_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="314" NAME="SDMA_CTRL1_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="315" NAME="SDMA_CTRL1_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="316" NAME="SDMA_CTRL1_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="317" NAME="SDMA_CTRL1_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="318" NAME="SDMA_CTRL1_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="319" MSB="0" NAME="SDMA_CTRL1_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL1_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="320" MSB="0" NAME="SDMA_CTRL1_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="321" NAME="SDMA_CTRL1_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="322" NAME="SDMA_CTRL1_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="323" NAME="SDMA_CTRL1_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="324" NAME="SDMA_CTRL1_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL1_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="325" NAME="SDMA_CTRL1_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL1_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="326" NAME="SDMA_CTRL1_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL1_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="327" NAME="SDMA_CTRL1_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL1_NUM_MASTERS-1)]"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="328" MSB="31" NAME="PIM1_Addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="329" NAME="PIM1_AddrReq" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="330" NAME="PIM1_AddrAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="331" NAME="PIM1_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="332" MSB="3" NAME="PIM1_Size" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="333" NAME="PIM1_RdModWr" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="334" MSB="63" NAME="PIM1_WrFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM1_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="335" MSB="7" NAME="PIM1_WrFIFO_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM1_DATA_WIDTH/8-1):0]"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="336" NAME="PIM1_WrFIFO_Push" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="337" MSB="63" NAME="PIM1_RdFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM1_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="338" NAME="PIM1_RdFIFO_Pop" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="339" MSB="3" NAME="PIM1_RdFIFO_RdWdAddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="340" NAME="PIM1_WrFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="341" NAME="PIM1_WrFIFO_AlmostFull" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="342" NAME="PIM1_WrFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="343" NAME="PIM1_RdFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="344" NAME="PIM1_RdFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="345" MSB="1" NAME="PIM1_RdFIFO_Latency" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="MPMC_PIM1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="346" NAME="PIM1_InitDone" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="347" NAME="PPC440MC1_MIMCReadNotWrite" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="348" MSB="0" NAME="PPC440MC1_MIMCAddress" RIGHT="35" SIGNAME="__NOC__" VECFORMULA="[0:35]"/>
        <PORT BUS="PPC440MC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="349" NAME="PPC440MC1_MIMCAddressValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="350" MSB="0" NAME="PPC440MC1_MIMCWriteData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="351" NAME="PPC440MC1_MIMCWriteDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="352" MSB="0" NAME="PPC440MC1_MIMCByteEnable" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="PPC440MC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="353" NAME="PPC440MC1_MIMCBankConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="354" NAME="PPC440MC1_MIMCRowConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="355" MSB="0" NAME="PPC440MC1_MCMIReadData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="356" NAME="PPC440MC1_MCMIReadDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="357" NAME="PPC440MC1_MCMIReadDataErr" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="358" NAME="PPC440MC1_MCMIAddrReadyToAccept" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="359" NAME="VFBC1_Cmd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="360" NAME="VFBC1_Cmd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="361" MSB="31" NAME="VFBC1_Cmd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="362" NAME="VFBC1_Cmd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="363" NAME="VFBC1_Cmd_End" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="364" NAME="VFBC1_Cmd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="365" NAME="VFBC1_Cmd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="366" NAME="VFBC1_Cmd_Idle" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="367" NAME="VFBC1_Wd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="368" NAME="VFBC1_Wd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="369" NAME="VFBC1_Wd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="370" NAME="VFBC1_Wd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="371" NAME="VFBC1_Wd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="372" MSB="31" NAME="VFBC1_Wd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC1_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="373" MSB="3" NAME="VFBC1_Wd_Data_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC1_RDWD_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="374" NAME="VFBC1_Wd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="375" NAME="VFBC1_Wd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="376" NAME="VFBC1_Rd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="377" NAME="VFBC1_Rd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="378" NAME="VFBC1_Rd_Read" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="379" NAME="VFBC1_Rd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="380" NAME="VFBC1_Rd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="381" MSB="31" NAME="VFBC1_Rd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC1_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="382" NAME="VFBC1_Rd_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="383" NAME="VFBC1_Rd_Almost_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="384" NAME="MCB1_cmd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="385" NAME="MCB1_cmd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="386" MSB="2" NAME="MCB1_cmd_instr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="387" MSB="5" NAME="MCB1_cmd_bl" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="29" LSB="0" MPD_INDEX="388" MSB="29" NAME="MCB1_cmd_byte_addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[29:0]"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="389" NAME="MCB1_cmd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="390" NAME="MCB1_cmd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="391" NAME="MCB1_wr_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="392" NAME="MCB1_wr_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="393" MSB="7" NAME="MCB1_wr_mask" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM1_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="394" MSB="63" NAME="MCB1_wr_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM1_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="395" NAME="MCB1_wr_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="396" NAME="MCB1_wr_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="397" MSB="6" NAME="MCB1_wr_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="398" NAME="MCB1_wr_underrun" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="399" NAME="MCB1_wr_error" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="400" NAME="MCB1_rd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="401" NAME="MCB1_rd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="402" MSB="63" NAME="MCB1_rd_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM1_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="403" NAME="MCB1_rd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="404" NAME="MCB1_rd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="405" MSB="6" NAME="MCB1_rd_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="406" NAME="MCB1_rd_overflow" SIGNAME="__NOC__"/>
        <PORT BUS="MCB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="407" NAME="MCB1_rd_error" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="408" NAME="FSL2_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="409" NAME="FSL2_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="410" MSB="0" NAME="FSL2_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="411" NAME="FSL2_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="412" NAME="FSL2_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="413" NAME="FSL2_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="414" NAME="FSL2_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="415" MSB="0" NAME="FSL2_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="416" NAME="FSL2_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="417" NAME="FSL2_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="418" NAME="FSL2_B_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="419" NAME="FSL2_B_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2_B" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="420" MSB="0" NAME="FSL2_B_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL2_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="421" NAME="FSL2_B_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="422" NAME="FSL2_B_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="423" NAME="FSL2_B_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="424" NAME="FSL2_B_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2_B" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="425" MSB="0" NAME="FSL2_B_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL2_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="426" NAME="FSL2_B_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL2_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="427" NAME="FSL2_B_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="428" NAME="SPLB2_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="429" NAME="SPLB2_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="430" MSB="0" NAME="SPLB2_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="431" NAME="SPLB2_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="432" NAME="SPLB2_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="433" NAME="SPLB2_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB2_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="434" NAME="SPLB2_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="435" MSB="0" NAME="SPLB2_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB2_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="436" MSB="0" NAME="SPLB2_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="437" NAME="SPLB2_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="438" NAME="SPLB2_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="439" NAME="SPLB2_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="440" NAME="SPLB2_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="441" MSB="0" NAME="SPLB2_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="442" MSB="0" NAME="SPLB2_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="443" MSB="0" NAME="SPLB2_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="444" NAME="SPLB2_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="445" NAME="SPLB2_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="446" MSB="0" NAME="SPLB2_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="447" NAME="SPLB2_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="448" MSB="0" NAME="SPLB2_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="449" MSB="0" NAME="SPLB2_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="450" MSB="0" NAME="SPLB2_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="451" NAME="SPLB2_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="452" NAME="SPLB2_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="453" MSB="0" NAME="SPLB2_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB2_DWIDTH-1)]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="454" NAME="SPLB2_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="455" MSB="0" NAME="SPLB2_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="456" NAME="SPLB2_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="457" NAME="SPLB2_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="458" NAME="SPLB2_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="459" NAME="SPLB2_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="460" NAME="SPLB2_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="461" MSB="0" NAME="SPLB2_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB2_DWIDTH-1)]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="462" MSB="0" NAME="SPLB2_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="463" NAME="SPLB2_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="464" NAME="SPLB2_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="465" NAME="SPLB2_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="466" NAME="SPLB2_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB2_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="467" NAME="SPLB2_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB2_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="468" NAME="SPLB2_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB2_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="469" NAME="SPLB2_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB2_NUM_MASTERS-1)]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="470" NAME="SDMA2_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="471" NAME="SDMA2_Rx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="472" NAME="SDMA2_Tx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="473" NAME="SDMA2_RstOut" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="474" MSB="0" NAME="SDMA2_TX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="475" MSB="0" NAME="SDMA2_TX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="476" NAME="SDMA2_TX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="477" NAME="SDMA2_TX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="478" NAME="SDMA2_TX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="479" NAME="SDMA2_TX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="480" NAME="SDMA2_TX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="481" NAME="SDMA2_TX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="482" MSB="0" NAME="SDMA2_RX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="483" MSB="0" NAME="SDMA2_RX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="484" NAME="SDMA2_RX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="485" NAME="SDMA2_RX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="486" NAME="SDMA2_RX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="487" NAME="SDMA2_RX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="488" NAME="SDMA2_RX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="489" NAME="SDMA2_RX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="490" NAME="SDMA_CTRL2_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="491" NAME="SDMA_CTRL2_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="492" MSB="0" NAME="SDMA_CTRL2_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="493" NAME="SDMA_CTRL2_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="494" NAME="SDMA_CTRL2_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="495" NAME="SDMA_CTRL2_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL2_MID_WIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="496" NAME="SDMA_CTRL2_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="497" MSB="0" NAME="SDMA_CTRL2_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SDMA_CTRL2_DWIDTH/8)-1)]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="498" MSB="0" NAME="SDMA_CTRL2_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="499" NAME="SDMA_CTRL2_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="500" NAME="SDMA_CTRL2_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="501" NAME="SDMA_CTRL2_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="502" NAME="SDMA_CTRL2_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="503" MSB="0" NAME="SDMA_CTRL2_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="504" MSB="0" NAME="SDMA_CTRL2_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="505" MSB="0" NAME="SDMA_CTRL2_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="506" NAME="SDMA_CTRL2_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="507" NAME="SDMA_CTRL2_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="508" MSB="0" NAME="SDMA_CTRL2_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="509" NAME="SDMA_CTRL2_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="510" MSB="0" NAME="SDMA_CTRL2_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="511" MSB="0" NAME="SDMA_CTRL2_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="512" MSB="0" NAME="SDMA_CTRL2_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="513" NAME="SDMA_CTRL2_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="514" NAME="SDMA_CTRL2_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="515" MSB="0" NAME="SDMA_CTRL2_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL2_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="516" NAME="SDMA_CTRL2_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="517" MSB="0" NAME="SDMA_CTRL2_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="518" NAME="SDMA_CTRL2_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="519" NAME="SDMA_CTRL2_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="520" NAME="SDMA_CTRL2_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="521" NAME="SDMA_CTRL2_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="522" NAME="SDMA_CTRL2_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="523" MSB="0" NAME="SDMA_CTRL2_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL2_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="524" MSB="0" NAME="SDMA_CTRL2_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="525" NAME="SDMA_CTRL2_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="526" NAME="SDMA_CTRL2_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="527" NAME="SDMA_CTRL2_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="528" NAME="SDMA_CTRL2_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL2_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="529" NAME="SDMA_CTRL2_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL2_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="530" NAME="SDMA_CTRL2_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL2_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="531" NAME="SDMA_CTRL2_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL2_NUM_MASTERS-1)]"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="532" MSB="31" NAME="PIM2_Addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="533" NAME="PIM2_AddrReq" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="534" NAME="PIM2_AddrAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="535" NAME="PIM2_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="536" MSB="3" NAME="PIM2_Size" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="537" NAME="PIM2_RdModWr" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="538" MSB="63" NAME="PIM2_WrFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM2_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="539" MSB="7" NAME="PIM2_WrFIFO_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM2_DATA_WIDTH/8-1):0]"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="540" NAME="PIM2_WrFIFO_Push" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="541" MSB="63" NAME="PIM2_RdFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM2_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="542" NAME="PIM2_RdFIFO_Pop" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="543" MSB="3" NAME="PIM2_RdFIFO_RdWdAddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="544" NAME="PIM2_WrFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="545" NAME="PIM2_WrFIFO_AlmostFull" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="546" NAME="PIM2_WrFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="547" NAME="PIM2_RdFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="548" NAME="PIM2_RdFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="549" MSB="1" NAME="PIM2_RdFIFO_Latency" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="MPMC_PIM2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="550" NAME="PIM2_InitDone" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="551" NAME="PPC440MC2_MIMCReadNotWrite" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="552" MSB="0" NAME="PPC440MC2_MIMCAddress" RIGHT="35" SIGNAME="__NOC__" VECFORMULA="[0:35]"/>
        <PORT BUS="PPC440MC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="553" NAME="PPC440MC2_MIMCAddressValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="554" MSB="0" NAME="PPC440MC2_MIMCWriteData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="555" NAME="PPC440MC2_MIMCWriteDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="556" MSB="0" NAME="PPC440MC2_MIMCByteEnable" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="PPC440MC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="557" NAME="PPC440MC2_MIMCBankConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="558" NAME="PPC440MC2_MIMCRowConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="559" MSB="0" NAME="PPC440MC2_MCMIReadData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="560" NAME="PPC440MC2_MCMIReadDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="561" NAME="PPC440MC2_MCMIReadDataErr" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="562" NAME="PPC440MC2_MCMIAddrReadyToAccept" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="563" NAME="VFBC2_Cmd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="564" NAME="VFBC2_Cmd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="565" MSB="31" NAME="VFBC2_Cmd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="566" NAME="VFBC2_Cmd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="567" NAME="VFBC2_Cmd_End" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="568" NAME="VFBC2_Cmd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="569" NAME="VFBC2_Cmd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="570" NAME="VFBC2_Cmd_Idle" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="571" NAME="VFBC2_Wd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="572" NAME="VFBC2_Wd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="573" NAME="VFBC2_Wd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="574" NAME="VFBC2_Wd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="575" NAME="VFBC2_Wd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="576" MSB="31" NAME="VFBC2_Wd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC2_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="577" MSB="3" NAME="VFBC2_Wd_Data_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC2_RDWD_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="578" NAME="VFBC2_Wd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="579" NAME="VFBC2_Wd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="580" NAME="VFBC2_Rd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="581" NAME="VFBC2_Rd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="582" NAME="VFBC2_Rd_Read" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="583" NAME="VFBC2_Rd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="584" NAME="VFBC2_Rd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="585" MSB="31" NAME="VFBC2_Rd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC2_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="586" NAME="VFBC2_Rd_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="587" NAME="VFBC2_Rd_Almost_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="588" NAME="MCB2_cmd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="589" NAME="MCB2_cmd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="590" MSB="2" NAME="MCB2_cmd_instr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="591" MSB="5" NAME="MCB2_cmd_bl" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="29" LSB="0" MPD_INDEX="592" MSB="29" NAME="MCB2_cmd_byte_addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[29:0]"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="593" NAME="MCB2_cmd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="594" NAME="MCB2_cmd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="595" NAME="MCB2_wr_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="596" NAME="MCB2_wr_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="597" MSB="7" NAME="MCB2_wr_mask" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM2_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="598" MSB="63" NAME="MCB2_wr_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM2_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="599" NAME="MCB2_wr_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="600" NAME="MCB2_wr_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="601" MSB="6" NAME="MCB2_wr_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="602" NAME="MCB2_wr_underrun" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="603" NAME="MCB2_wr_error" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="604" NAME="MCB2_rd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="605" NAME="MCB2_rd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="606" MSB="63" NAME="MCB2_rd_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM2_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="607" NAME="MCB2_rd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="608" NAME="MCB2_rd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="609" MSB="6" NAME="MCB2_rd_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="610" NAME="MCB2_rd_overflow" SIGNAME="__NOC__"/>
        <PORT BUS="MCB2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="611" NAME="MCB2_rd_error" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="612" NAME="FSL3_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="613" NAME="FSL3_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="614" MSB="0" NAME="FSL3_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="615" NAME="FSL3_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="616" NAME="FSL3_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="617" NAME="FSL3_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="618" NAME="FSL3_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="619" MSB="0" NAME="FSL3_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="620" NAME="FSL3_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="621" NAME="FSL3_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="622" NAME="FSL3_B_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="623" NAME="FSL3_B_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3_B" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="624" MSB="0" NAME="FSL3_B_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL3_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="625" NAME="FSL3_B_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="626" NAME="FSL3_B_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="627" NAME="FSL3_B_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="628" NAME="FSL3_B_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3_B" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="629" MSB="0" NAME="FSL3_B_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL3_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="630" NAME="FSL3_B_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL3_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="631" NAME="FSL3_B_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="632" NAME="SPLB3_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="633" NAME="SPLB3_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="634" MSB="0" NAME="SPLB3_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="635" NAME="SPLB3_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="636" NAME="SPLB3_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="637" NAME="SPLB3_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB3_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="638" NAME="SPLB3_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="639" MSB="0" NAME="SPLB3_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB3_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="640" MSB="0" NAME="SPLB3_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="641" NAME="SPLB3_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="642" NAME="SPLB3_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="643" NAME="SPLB3_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="644" NAME="SPLB3_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="645" MSB="0" NAME="SPLB3_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="646" MSB="0" NAME="SPLB3_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="647" MSB="0" NAME="SPLB3_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="648" NAME="SPLB3_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="649" NAME="SPLB3_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="650" MSB="0" NAME="SPLB3_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="651" NAME="SPLB3_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="652" MSB="0" NAME="SPLB3_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="653" MSB="0" NAME="SPLB3_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="654" MSB="0" NAME="SPLB3_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="655" NAME="SPLB3_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="656" NAME="SPLB3_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="657" MSB="0" NAME="SPLB3_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB3_DWIDTH-1)]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="658" NAME="SPLB3_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="659" MSB="0" NAME="SPLB3_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="660" NAME="SPLB3_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="661" NAME="SPLB3_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="662" NAME="SPLB3_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="663" NAME="SPLB3_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="664" NAME="SPLB3_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="665" MSB="0" NAME="SPLB3_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB3_DWIDTH-1)]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="666" MSB="0" NAME="SPLB3_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="667" NAME="SPLB3_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="668" NAME="SPLB3_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="669" NAME="SPLB3_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="670" NAME="SPLB3_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB3_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="671" NAME="SPLB3_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB3_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="672" NAME="SPLB3_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB3_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="673" NAME="SPLB3_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB3_NUM_MASTERS-1)]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="674" NAME="SDMA3_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="675" NAME="SDMA3_Rx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="676" NAME="SDMA3_Tx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="677" NAME="SDMA3_RstOut" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="678" MSB="0" NAME="SDMA3_TX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="679" MSB="0" NAME="SDMA3_TX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="680" NAME="SDMA3_TX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="681" NAME="SDMA3_TX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="682" NAME="SDMA3_TX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="683" NAME="SDMA3_TX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="684" NAME="SDMA3_TX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="685" NAME="SDMA3_TX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="686" MSB="0" NAME="SDMA3_RX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="687" MSB="0" NAME="SDMA3_RX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="688" NAME="SDMA3_RX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="689" NAME="SDMA3_RX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="690" NAME="SDMA3_RX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="691" NAME="SDMA3_RX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="692" NAME="SDMA3_RX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="693" NAME="SDMA3_RX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="694" NAME="SDMA_CTRL3_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="695" NAME="SDMA_CTRL3_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="696" MSB="0" NAME="SDMA_CTRL3_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="697" NAME="SDMA_CTRL3_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="698" NAME="SDMA_CTRL3_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="699" NAME="SDMA_CTRL3_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL3_MID_WIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="700" NAME="SDMA_CTRL3_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="701" MSB="0" NAME="SDMA_CTRL3_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SDMA_CTRL3_DWIDTH/8)-1)]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="702" MSB="0" NAME="SDMA_CTRL3_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="703" NAME="SDMA_CTRL3_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="704" NAME="SDMA_CTRL3_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="705" NAME="SDMA_CTRL3_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="706" NAME="SDMA_CTRL3_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="707" MSB="0" NAME="SDMA_CTRL3_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="708" MSB="0" NAME="SDMA_CTRL3_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="709" MSB="0" NAME="SDMA_CTRL3_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="710" NAME="SDMA_CTRL3_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="711" NAME="SDMA_CTRL3_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="712" MSB="0" NAME="SDMA_CTRL3_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="713" NAME="SDMA_CTRL3_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="714" MSB="0" NAME="SDMA_CTRL3_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="715" MSB="0" NAME="SDMA_CTRL3_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="716" MSB="0" NAME="SDMA_CTRL3_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="717" NAME="SDMA_CTRL3_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="718" NAME="SDMA_CTRL3_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="719" MSB="0" NAME="SDMA_CTRL3_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL3_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="720" NAME="SDMA_CTRL3_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="721" MSB="0" NAME="SDMA_CTRL3_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="722" NAME="SDMA_CTRL3_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="723" NAME="SDMA_CTRL3_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="724" NAME="SDMA_CTRL3_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="725" NAME="SDMA_CTRL3_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="726" NAME="SDMA_CTRL3_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="727" MSB="0" NAME="SDMA_CTRL3_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL3_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="728" MSB="0" NAME="SDMA_CTRL3_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="729" NAME="SDMA_CTRL3_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="730" NAME="SDMA_CTRL3_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="731" NAME="SDMA_CTRL3_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="732" NAME="SDMA_CTRL3_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL3_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="733" NAME="SDMA_CTRL3_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL3_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="734" NAME="SDMA_CTRL3_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL3_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="735" NAME="SDMA_CTRL3_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL3_NUM_MASTERS-1)]"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="736" MSB="31" NAME="PIM3_Addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="737" NAME="PIM3_AddrReq" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="738" NAME="PIM3_AddrAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="739" NAME="PIM3_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="740" MSB="3" NAME="PIM3_Size" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="741" NAME="PIM3_RdModWr" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="742" MSB="63" NAME="PIM3_WrFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM3_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="743" MSB="7" NAME="PIM3_WrFIFO_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM3_DATA_WIDTH/8-1):0]"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="744" NAME="PIM3_WrFIFO_Push" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="745" MSB="63" NAME="PIM3_RdFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM3_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="746" NAME="PIM3_RdFIFO_Pop" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="747" MSB="3" NAME="PIM3_RdFIFO_RdWdAddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="748" NAME="PIM3_WrFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="749" NAME="PIM3_WrFIFO_AlmostFull" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="750" NAME="PIM3_WrFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="751" NAME="PIM3_RdFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="752" NAME="PIM3_RdFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="753" MSB="1" NAME="PIM3_RdFIFO_Latency" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="MPMC_PIM3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="754" NAME="PIM3_InitDone" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="755" NAME="PPC440MC3_MIMCReadNotWrite" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="756" MSB="0" NAME="PPC440MC3_MIMCAddress" RIGHT="35" SIGNAME="__NOC__" VECFORMULA="[0:35]"/>
        <PORT BUS="PPC440MC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="757" NAME="PPC440MC3_MIMCAddressValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="758" MSB="0" NAME="PPC440MC3_MIMCWriteData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="759" NAME="PPC440MC3_MIMCWriteDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="760" MSB="0" NAME="PPC440MC3_MIMCByteEnable" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="PPC440MC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="761" NAME="PPC440MC3_MIMCBankConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="762" NAME="PPC440MC3_MIMCRowConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="763" MSB="0" NAME="PPC440MC3_MCMIReadData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="764" NAME="PPC440MC3_MCMIReadDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="765" NAME="PPC440MC3_MCMIReadDataErr" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="766" NAME="PPC440MC3_MCMIAddrReadyToAccept" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="767" NAME="VFBC3_Cmd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="768" NAME="VFBC3_Cmd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="769" MSB="31" NAME="VFBC3_Cmd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="770" NAME="VFBC3_Cmd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="771" NAME="VFBC3_Cmd_End" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="772" NAME="VFBC3_Cmd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="773" NAME="VFBC3_Cmd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="774" NAME="VFBC3_Cmd_Idle" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="775" NAME="VFBC3_Wd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="776" NAME="VFBC3_Wd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="777" NAME="VFBC3_Wd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="778" NAME="VFBC3_Wd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="779" NAME="VFBC3_Wd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="780" MSB="31" NAME="VFBC3_Wd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC3_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="781" MSB="3" NAME="VFBC3_Wd_Data_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC3_RDWD_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="782" NAME="VFBC3_Wd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="783" NAME="VFBC3_Wd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="784" NAME="VFBC3_Rd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="785" NAME="VFBC3_Rd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="786" NAME="VFBC3_Rd_Read" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="787" NAME="VFBC3_Rd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="788" NAME="VFBC3_Rd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="789" MSB="31" NAME="VFBC3_Rd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC3_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="790" NAME="VFBC3_Rd_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="791" NAME="VFBC3_Rd_Almost_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="792" NAME="MCB3_cmd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="793" NAME="MCB3_cmd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="794" MSB="2" NAME="MCB3_cmd_instr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="795" MSB="5" NAME="MCB3_cmd_bl" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="29" LSB="0" MPD_INDEX="796" MSB="29" NAME="MCB3_cmd_byte_addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[29:0]"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="797" NAME="MCB3_cmd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="798" NAME="MCB3_cmd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="799" NAME="MCB3_wr_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="800" NAME="MCB3_wr_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="801" MSB="7" NAME="MCB3_wr_mask" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM3_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="802" MSB="63" NAME="MCB3_wr_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM3_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="803" NAME="MCB3_wr_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="804" NAME="MCB3_wr_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="805" MSB="6" NAME="MCB3_wr_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="806" NAME="MCB3_wr_underrun" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="807" NAME="MCB3_wr_error" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="808" NAME="MCB3_rd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="809" NAME="MCB3_rd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="810" MSB="63" NAME="MCB3_rd_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM3_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="811" NAME="MCB3_rd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="812" NAME="MCB3_rd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="813" MSB="6" NAME="MCB3_rd_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="814" NAME="MCB3_rd_overflow" SIGNAME="__NOC__"/>
        <PORT BUS="MCB3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="815" NAME="MCB3_rd_error" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="816" NAME="FSL4_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="817" NAME="FSL4_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="818" MSB="0" NAME="FSL4_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="819" NAME="FSL4_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="820" NAME="FSL4_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="821" NAME="FSL4_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="822" NAME="FSL4_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="823" MSB="0" NAME="FSL4_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="824" NAME="FSL4_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="825" NAME="FSL4_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="826" NAME="FSL4_B_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="827" NAME="FSL4_B_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4_B" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="828" MSB="0" NAME="FSL4_B_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL4_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="829" NAME="FSL4_B_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="830" NAME="FSL4_B_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="831" NAME="FSL4_B_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="832" NAME="FSL4_B_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4_B" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="833" MSB="0" NAME="FSL4_B_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL4_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="834" NAME="FSL4_B_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL4_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="835" NAME="FSL4_B_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="836" NAME="SPLB4_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="837" NAME="SPLB4_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="838" MSB="0" NAME="SPLB4_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="839" NAME="SPLB4_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="840" NAME="SPLB4_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="841" NAME="SPLB4_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB4_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="842" NAME="SPLB4_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="843" MSB="0" NAME="SPLB4_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB4_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="844" MSB="0" NAME="SPLB4_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="845" NAME="SPLB4_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="846" NAME="SPLB4_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="847" NAME="SPLB4_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="848" NAME="SPLB4_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="849" MSB="0" NAME="SPLB4_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="850" MSB="0" NAME="SPLB4_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="851" MSB="0" NAME="SPLB4_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="852" NAME="SPLB4_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="853" NAME="SPLB4_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="854" MSB="0" NAME="SPLB4_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="855" NAME="SPLB4_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="856" MSB="0" NAME="SPLB4_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="857" MSB="0" NAME="SPLB4_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="858" MSB="0" NAME="SPLB4_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="859" NAME="SPLB4_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="860" NAME="SPLB4_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="861" MSB="0" NAME="SPLB4_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB4_DWIDTH-1)]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="862" NAME="SPLB4_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="863" MSB="0" NAME="SPLB4_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="864" NAME="SPLB4_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="865" NAME="SPLB4_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="866" NAME="SPLB4_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="867" NAME="SPLB4_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="868" NAME="SPLB4_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="869" MSB="0" NAME="SPLB4_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB4_DWIDTH-1)]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="870" MSB="0" NAME="SPLB4_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="871" NAME="SPLB4_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="872" NAME="SPLB4_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="873" NAME="SPLB4_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="874" NAME="SPLB4_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB4_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="875" NAME="SPLB4_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB4_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="876" NAME="SPLB4_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB4_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="877" NAME="SPLB4_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB4_NUM_MASTERS-1)]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="878" NAME="SDMA4_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="879" NAME="SDMA4_Rx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="880" NAME="SDMA4_Tx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="881" NAME="SDMA4_RstOut" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="882" MSB="0" NAME="SDMA4_TX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="883" MSB="0" NAME="SDMA4_TX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="884" NAME="SDMA4_TX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="885" NAME="SDMA4_TX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="886" NAME="SDMA4_TX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="887" NAME="SDMA4_TX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="888" NAME="SDMA4_TX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="889" NAME="SDMA4_TX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="890" MSB="0" NAME="SDMA4_RX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="891" MSB="0" NAME="SDMA4_RX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="892" NAME="SDMA4_RX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="893" NAME="SDMA4_RX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="894" NAME="SDMA4_RX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="895" NAME="SDMA4_RX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="896" NAME="SDMA4_RX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="897" NAME="SDMA4_RX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="898" NAME="SDMA_CTRL4_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="899" NAME="SDMA_CTRL4_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="900" MSB="0" NAME="SDMA_CTRL4_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="901" NAME="SDMA_CTRL4_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="902" NAME="SDMA_CTRL4_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="903" NAME="SDMA_CTRL4_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL4_MID_WIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="904" NAME="SDMA_CTRL4_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="905" MSB="0" NAME="SDMA_CTRL4_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SDMA_CTRL4_DWIDTH/8)-1)]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="906" MSB="0" NAME="SDMA_CTRL4_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="907" NAME="SDMA_CTRL4_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="908" NAME="SDMA_CTRL4_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="909" NAME="SDMA_CTRL4_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="910" NAME="SDMA_CTRL4_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="911" MSB="0" NAME="SDMA_CTRL4_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="912" MSB="0" NAME="SDMA_CTRL4_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="913" MSB="0" NAME="SDMA_CTRL4_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="914" NAME="SDMA_CTRL4_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="915" NAME="SDMA_CTRL4_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="916" MSB="0" NAME="SDMA_CTRL4_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="917" NAME="SDMA_CTRL4_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="918" MSB="0" NAME="SDMA_CTRL4_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="919" MSB="0" NAME="SDMA_CTRL4_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="920" MSB="0" NAME="SDMA_CTRL4_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="921" NAME="SDMA_CTRL4_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="922" NAME="SDMA_CTRL4_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="923" MSB="0" NAME="SDMA_CTRL4_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL4_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="924" NAME="SDMA_CTRL4_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="925" MSB="0" NAME="SDMA_CTRL4_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="926" NAME="SDMA_CTRL4_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="927" NAME="SDMA_CTRL4_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="928" NAME="SDMA_CTRL4_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="929" NAME="SDMA_CTRL4_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="930" NAME="SDMA_CTRL4_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="931" MSB="0" NAME="SDMA_CTRL4_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL4_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="932" MSB="0" NAME="SDMA_CTRL4_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="933" NAME="SDMA_CTRL4_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="934" NAME="SDMA_CTRL4_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="935" NAME="SDMA_CTRL4_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="936" NAME="SDMA_CTRL4_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL4_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="937" NAME="SDMA_CTRL4_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL4_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="938" NAME="SDMA_CTRL4_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL4_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="939" NAME="SDMA_CTRL4_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL4_NUM_MASTERS-1)]"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="940" MSB="31" NAME="PIM4_Addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="941" NAME="PIM4_AddrReq" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="942" NAME="PIM4_AddrAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="943" NAME="PIM4_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="944" MSB="3" NAME="PIM4_Size" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="945" NAME="PIM4_RdModWr" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="946" MSB="63" NAME="PIM4_WrFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM4_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="947" MSB="7" NAME="PIM4_WrFIFO_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM4_DATA_WIDTH/8-1):0]"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="948" NAME="PIM4_WrFIFO_Push" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="949" MSB="63" NAME="PIM4_RdFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM4_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="950" NAME="PIM4_RdFIFO_Pop" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="951" MSB="3" NAME="PIM4_RdFIFO_RdWdAddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="952" NAME="PIM4_WrFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="953" NAME="PIM4_WrFIFO_AlmostFull" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="954" NAME="PIM4_WrFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="955" NAME="PIM4_RdFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="956" NAME="PIM4_RdFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="957" MSB="1" NAME="PIM4_RdFIFO_Latency" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="MPMC_PIM4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="958" NAME="PIM4_InitDone" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="959" NAME="PPC440MC4_MIMCReadNotWrite" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="960" MSB="0" NAME="PPC440MC4_MIMCAddress" RIGHT="35" SIGNAME="__NOC__" VECFORMULA="[0:35]"/>
        <PORT BUS="PPC440MC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="961" NAME="PPC440MC4_MIMCAddressValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="962" MSB="0" NAME="PPC440MC4_MIMCWriteData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="963" NAME="PPC440MC4_MIMCWriteDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="964" MSB="0" NAME="PPC440MC4_MIMCByteEnable" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="PPC440MC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="965" NAME="PPC440MC4_MIMCBankConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="966" NAME="PPC440MC4_MIMCRowConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="967" MSB="0" NAME="PPC440MC4_MCMIReadData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="968" NAME="PPC440MC4_MCMIReadDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="969" NAME="PPC440MC4_MCMIReadDataErr" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="970" NAME="PPC440MC4_MCMIAddrReadyToAccept" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="971" NAME="VFBC4_Cmd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="972" NAME="VFBC4_Cmd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="973" MSB="31" NAME="VFBC4_Cmd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="974" NAME="VFBC4_Cmd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="975" NAME="VFBC4_Cmd_End" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="976" NAME="VFBC4_Cmd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="977" NAME="VFBC4_Cmd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="978" NAME="VFBC4_Cmd_Idle" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="979" NAME="VFBC4_Wd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="980" NAME="VFBC4_Wd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="981" NAME="VFBC4_Wd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="982" NAME="VFBC4_Wd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="983" NAME="VFBC4_Wd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="984" MSB="31" NAME="VFBC4_Wd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC4_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="985" MSB="3" NAME="VFBC4_Wd_Data_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC4_RDWD_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="986" NAME="VFBC4_Wd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="987" NAME="VFBC4_Wd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="988" NAME="VFBC4_Rd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="989" NAME="VFBC4_Rd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="990" NAME="VFBC4_Rd_Read" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="991" NAME="VFBC4_Rd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="992" NAME="VFBC4_Rd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="993" MSB="31" NAME="VFBC4_Rd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC4_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="994" NAME="VFBC4_Rd_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="995" NAME="VFBC4_Rd_Almost_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="996" NAME="MCB4_cmd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="997" NAME="MCB4_cmd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="998" MSB="2" NAME="MCB4_cmd_instr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="999" MSB="5" NAME="MCB4_cmd_bl" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="29" LSB="0" MPD_INDEX="1000" MSB="29" NAME="MCB4_cmd_byte_addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[29:0]"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1001" NAME="MCB4_cmd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1002" NAME="MCB4_cmd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1003" NAME="MCB4_wr_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1004" NAME="MCB4_wr_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="1005" MSB="7" NAME="MCB4_wr_mask" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM4_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1006" MSB="63" NAME="MCB4_wr_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM4_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1007" NAME="MCB4_wr_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1008" NAME="MCB4_wr_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="1009" MSB="6" NAME="MCB4_wr_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1010" NAME="MCB4_wr_underrun" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1011" NAME="MCB4_wr_error" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1012" NAME="MCB4_rd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1013" NAME="MCB4_rd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1014" MSB="63" NAME="MCB4_rd_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM4_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1015" NAME="MCB4_rd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1016" NAME="MCB4_rd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="1017" MSB="6" NAME="MCB4_rd_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1018" NAME="MCB4_rd_overflow" SIGNAME="__NOC__"/>
        <PORT BUS="MCB4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1019" NAME="MCB4_rd_error" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1020" NAME="FSL5_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1021" NAME="FSL5_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1022" MSB="0" NAME="FSL5_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1023" NAME="FSL5_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1024" NAME="FSL5_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1025" NAME="FSL5_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1026" NAME="FSL5_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1027" MSB="0" NAME="FSL5_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1028" NAME="FSL5_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1029" NAME="FSL5_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1030" NAME="FSL5_B_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1031" NAME="FSL5_B_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5_B" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1032" MSB="0" NAME="FSL5_B_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL5_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1033" NAME="FSL5_B_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1034" NAME="FSL5_B_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1035" NAME="FSL5_B_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1036" NAME="FSL5_B_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5_B" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1037" MSB="0" NAME="FSL5_B_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL5_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1038" NAME="FSL5_B_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL5_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1039" NAME="FSL5_B_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1040" NAME="SPLB5_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1041" NAME="SPLB5_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1042" MSB="0" NAME="SPLB5_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1043" NAME="SPLB5_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1044" NAME="SPLB5_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1045" NAME="SPLB5_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB5_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1046" NAME="SPLB5_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="1047" MSB="0" NAME="SPLB5_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB5_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1048" MSB="0" NAME="SPLB5_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1049" NAME="SPLB5_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1050" NAME="SPLB5_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1051" NAME="SPLB5_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1052" NAME="SPLB5_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1053" MSB="0" NAME="SPLB5_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1054" MSB="0" NAME="SPLB5_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="1055" MSB="0" NAME="SPLB5_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1056" NAME="SPLB5_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1057" NAME="SPLB5_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1058" MSB="0" NAME="SPLB5_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1059" NAME="SPLB5_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1060" MSB="0" NAME="SPLB5_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1061" MSB="0" NAME="SPLB5_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="1062" MSB="0" NAME="SPLB5_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1063" NAME="SPLB5_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1064" NAME="SPLB5_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1065" MSB="0" NAME="SPLB5_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB5_DWIDTH-1)]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1066" NAME="SPLB5_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1067" MSB="0" NAME="SPLB5_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1068" NAME="SPLB5_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1069" NAME="SPLB5_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1070" NAME="SPLB5_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1071" NAME="SPLB5_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1072" NAME="SPLB5_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1073" MSB="0" NAME="SPLB5_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB5_DWIDTH-1)]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1074" MSB="0" NAME="SPLB5_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1075" NAME="SPLB5_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1076" NAME="SPLB5_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1077" NAME="SPLB5_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1078" NAME="SPLB5_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB5_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1079" NAME="SPLB5_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB5_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1080" NAME="SPLB5_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB5_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1081" NAME="SPLB5_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB5_NUM_MASTERS-1)]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1082" NAME="SDMA5_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1083" NAME="SDMA5_Rx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1084" NAME="SDMA5_Tx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1085" NAME="SDMA5_RstOut" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1086" MSB="0" NAME="SDMA5_TX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1087" MSB="0" NAME="SDMA5_TX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1088" NAME="SDMA5_TX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1089" NAME="SDMA5_TX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1090" NAME="SDMA5_TX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1091" NAME="SDMA5_TX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1092" NAME="SDMA5_TX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1093" NAME="SDMA5_TX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1094" MSB="0" NAME="SDMA5_RX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1095" MSB="0" NAME="SDMA5_RX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1096" NAME="SDMA5_RX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1097" NAME="SDMA5_RX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1098" NAME="SDMA5_RX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1099" NAME="SDMA5_RX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1100" NAME="SDMA5_RX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1101" NAME="SDMA5_RX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1102" NAME="SDMA_CTRL5_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1103" NAME="SDMA_CTRL5_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1104" MSB="0" NAME="SDMA_CTRL5_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1105" NAME="SDMA_CTRL5_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1106" NAME="SDMA_CTRL5_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1107" NAME="SDMA_CTRL5_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL5_MID_WIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1108" NAME="SDMA_CTRL5_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="1109" MSB="0" NAME="SDMA_CTRL5_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SDMA_CTRL5_DWIDTH/8)-1)]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1110" MSB="0" NAME="SDMA_CTRL5_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1111" NAME="SDMA_CTRL5_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1112" NAME="SDMA_CTRL5_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1113" NAME="SDMA_CTRL5_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1114" NAME="SDMA_CTRL5_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1115" MSB="0" NAME="SDMA_CTRL5_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1116" MSB="0" NAME="SDMA_CTRL5_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="1117" MSB="0" NAME="SDMA_CTRL5_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1118" NAME="SDMA_CTRL5_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1119" NAME="SDMA_CTRL5_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1120" MSB="0" NAME="SDMA_CTRL5_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1121" NAME="SDMA_CTRL5_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1122" MSB="0" NAME="SDMA_CTRL5_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1123" MSB="0" NAME="SDMA_CTRL5_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="1124" MSB="0" NAME="SDMA_CTRL5_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1125" NAME="SDMA_CTRL5_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1126" NAME="SDMA_CTRL5_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1127" MSB="0" NAME="SDMA_CTRL5_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL5_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1128" NAME="SDMA_CTRL5_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1129" MSB="0" NAME="SDMA_CTRL5_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1130" NAME="SDMA_CTRL5_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1131" NAME="SDMA_CTRL5_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1132" NAME="SDMA_CTRL5_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1133" NAME="SDMA_CTRL5_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1134" NAME="SDMA_CTRL5_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1135" MSB="0" NAME="SDMA_CTRL5_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL5_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1136" MSB="0" NAME="SDMA_CTRL5_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1137" NAME="SDMA_CTRL5_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1138" NAME="SDMA_CTRL5_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1139" NAME="SDMA_CTRL5_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1140" NAME="SDMA_CTRL5_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL5_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1141" NAME="SDMA_CTRL5_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL5_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1142" NAME="SDMA_CTRL5_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL5_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1143" NAME="SDMA_CTRL5_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL5_NUM_MASTERS-1)]"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="1144" MSB="31" NAME="PIM5_Addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1145" NAME="PIM5_AddrReq" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1146" NAME="PIM5_AddrAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1147" NAME="PIM5_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="1148" MSB="3" NAME="PIM5_Size" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1149" NAME="PIM5_RdModWr" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1150" MSB="63" NAME="PIM5_WrFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM5_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="1151" MSB="7" NAME="PIM5_WrFIFO_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM5_DATA_WIDTH/8-1):0]"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1152" NAME="PIM5_WrFIFO_Push" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1153" MSB="63" NAME="PIM5_RdFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM5_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1154" NAME="PIM5_RdFIFO_Pop" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="1155" MSB="3" NAME="PIM5_RdFIFO_RdWdAddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1156" NAME="PIM5_WrFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1157" NAME="PIM5_WrFIFO_AlmostFull" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1158" NAME="PIM5_WrFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1159" NAME="PIM5_RdFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1160" NAME="PIM5_RdFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="1161" MSB="1" NAME="PIM5_RdFIFO_Latency" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="MPMC_PIM5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1162" NAME="PIM5_InitDone" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1163" NAME="PPC440MC5_MIMCReadNotWrite" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="1164" MSB="0" NAME="PPC440MC5_MIMCAddress" RIGHT="35" SIGNAME="__NOC__" VECFORMULA="[0:35]"/>
        <PORT BUS="PPC440MC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1165" NAME="PPC440MC5_MIMCAddressValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="1166" MSB="0" NAME="PPC440MC5_MIMCWriteData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1167" NAME="PPC440MC5_MIMCWriteDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="1168" MSB="0" NAME="PPC440MC5_MIMCByteEnable" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="PPC440MC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1169" NAME="PPC440MC5_MIMCBankConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1170" NAME="PPC440MC5_MIMCRowConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="1171" MSB="0" NAME="PPC440MC5_MCMIReadData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1172" NAME="PPC440MC5_MCMIReadDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1173" NAME="PPC440MC5_MCMIReadDataErr" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1174" NAME="PPC440MC5_MCMIAddrReadyToAccept" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1175" NAME="VFBC5_Cmd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1176" NAME="VFBC5_Cmd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="1177" MSB="31" NAME="VFBC5_Cmd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1178" NAME="VFBC5_Cmd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1179" NAME="VFBC5_Cmd_End" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1180" NAME="VFBC5_Cmd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1181" NAME="VFBC5_Cmd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1182" NAME="VFBC5_Cmd_Idle" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1183" NAME="VFBC5_Wd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1184" NAME="VFBC5_Wd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1185" NAME="VFBC5_Wd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1186" NAME="VFBC5_Wd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1187" NAME="VFBC5_Wd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="1188" MSB="31" NAME="VFBC5_Wd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC5_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="1189" MSB="3" NAME="VFBC5_Wd_Data_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC5_RDWD_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1190" NAME="VFBC5_Wd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1191" NAME="VFBC5_Wd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1192" NAME="VFBC5_Rd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1193" NAME="VFBC5_Rd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1194" NAME="VFBC5_Rd_Read" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1195" NAME="VFBC5_Rd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1196" NAME="VFBC5_Rd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="1197" MSB="31" NAME="VFBC5_Rd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC5_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1198" NAME="VFBC5_Rd_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1199" NAME="VFBC5_Rd_Almost_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1200" NAME="MCB5_cmd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1201" NAME="MCB5_cmd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="1202" MSB="2" NAME="MCB5_cmd_instr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="1203" MSB="5" NAME="MCB5_cmd_bl" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="29" LSB="0" MPD_INDEX="1204" MSB="29" NAME="MCB5_cmd_byte_addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[29:0]"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1205" NAME="MCB5_cmd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1206" NAME="MCB5_cmd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1207" NAME="MCB5_wr_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1208" NAME="MCB5_wr_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="1209" MSB="7" NAME="MCB5_wr_mask" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM5_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1210" MSB="63" NAME="MCB5_wr_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM5_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1211" NAME="MCB5_wr_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1212" NAME="MCB5_wr_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="1213" MSB="6" NAME="MCB5_wr_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1214" NAME="MCB5_wr_underrun" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1215" NAME="MCB5_wr_error" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1216" NAME="MCB5_rd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1217" NAME="MCB5_rd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1218" MSB="63" NAME="MCB5_rd_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM5_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1219" NAME="MCB5_rd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1220" NAME="MCB5_rd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="1221" MSB="6" NAME="MCB5_rd_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1222" NAME="MCB5_rd_overflow" SIGNAME="__NOC__"/>
        <PORT BUS="MCB5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1223" NAME="MCB5_rd_error" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1224" NAME="FSL6_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1225" NAME="FSL6_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1226" MSB="0" NAME="FSL6_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1227" NAME="FSL6_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1228" NAME="FSL6_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1229" NAME="FSL6_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1230" NAME="FSL6_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1231" MSB="0" NAME="FSL6_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1232" NAME="FSL6_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1233" NAME="FSL6_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1234" NAME="FSL6_B_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1235" NAME="FSL6_B_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6_B" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1236" MSB="0" NAME="FSL6_B_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL6_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1237" NAME="FSL6_B_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1238" NAME="FSL6_B_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1239" NAME="FSL6_B_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1240" NAME="FSL6_B_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6_B" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1241" MSB="0" NAME="FSL6_B_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL6_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1242" NAME="FSL6_B_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL6_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1243" NAME="FSL6_B_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1244" NAME="SPLB6_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1245" NAME="SPLB6_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1246" MSB="0" NAME="SPLB6_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1247" NAME="SPLB6_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1248" NAME="SPLB6_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1249" NAME="SPLB6_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB6_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1250" NAME="SPLB6_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="1251" MSB="0" NAME="SPLB6_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB6_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1252" MSB="0" NAME="SPLB6_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1253" NAME="SPLB6_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1254" NAME="SPLB6_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1255" NAME="SPLB6_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1256" NAME="SPLB6_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1257" MSB="0" NAME="SPLB6_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1258" MSB="0" NAME="SPLB6_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="1259" MSB="0" NAME="SPLB6_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1260" NAME="SPLB6_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1261" NAME="SPLB6_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1262" MSB="0" NAME="SPLB6_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1263" NAME="SPLB6_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1264" MSB="0" NAME="SPLB6_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1265" MSB="0" NAME="SPLB6_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="1266" MSB="0" NAME="SPLB6_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1267" NAME="SPLB6_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1268" NAME="SPLB6_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1269" MSB="0" NAME="SPLB6_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB6_DWIDTH-1)]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1270" NAME="SPLB6_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1271" MSB="0" NAME="SPLB6_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1272" NAME="SPLB6_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1273" NAME="SPLB6_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1274" NAME="SPLB6_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1275" NAME="SPLB6_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1276" NAME="SPLB6_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1277" MSB="0" NAME="SPLB6_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB6_DWIDTH-1)]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1278" MSB="0" NAME="SPLB6_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1279" NAME="SPLB6_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1280" NAME="SPLB6_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1281" NAME="SPLB6_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1282" NAME="SPLB6_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB6_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1283" NAME="SPLB6_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB6_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1284" NAME="SPLB6_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB6_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1285" NAME="SPLB6_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB6_NUM_MASTERS-1)]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1286" NAME="SDMA6_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1287" NAME="SDMA6_Rx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1288" NAME="SDMA6_Tx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1289" NAME="SDMA6_RstOut" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1290" MSB="0" NAME="SDMA6_TX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1291" MSB="0" NAME="SDMA6_TX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1292" NAME="SDMA6_TX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1293" NAME="SDMA6_TX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1294" NAME="SDMA6_TX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1295" NAME="SDMA6_TX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1296" NAME="SDMA6_TX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1297" NAME="SDMA6_TX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1298" MSB="0" NAME="SDMA6_RX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1299" MSB="0" NAME="SDMA6_RX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1300" NAME="SDMA6_RX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1301" NAME="SDMA6_RX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1302" NAME="SDMA6_RX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1303" NAME="SDMA6_RX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1304" NAME="SDMA6_RX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1305" NAME="SDMA6_RX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1306" NAME="SDMA_CTRL6_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1307" NAME="SDMA_CTRL6_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1308" MSB="0" NAME="SDMA_CTRL6_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1309" NAME="SDMA_CTRL6_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1310" NAME="SDMA_CTRL6_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1311" NAME="SDMA_CTRL6_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL6_MID_WIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1312" NAME="SDMA_CTRL6_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="1313" MSB="0" NAME="SDMA_CTRL6_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SDMA_CTRL6_DWIDTH/8)-1)]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1314" MSB="0" NAME="SDMA_CTRL6_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1315" NAME="SDMA_CTRL6_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1316" NAME="SDMA_CTRL6_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1317" NAME="SDMA_CTRL6_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1318" NAME="SDMA_CTRL6_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1319" MSB="0" NAME="SDMA_CTRL6_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1320" MSB="0" NAME="SDMA_CTRL6_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="1321" MSB="0" NAME="SDMA_CTRL6_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1322" NAME="SDMA_CTRL6_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1323" NAME="SDMA_CTRL6_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1324" MSB="0" NAME="SDMA_CTRL6_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1325" NAME="SDMA_CTRL6_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1326" MSB="0" NAME="SDMA_CTRL6_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1327" MSB="0" NAME="SDMA_CTRL6_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="1328" MSB="0" NAME="SDMA_CTRL6_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1329" NAME="SDMA_CTRL6_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1330" NAME="SDMA_CTRL6_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1331" MSB="0" NAME="SDMA_CTRL6_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL6_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1332" NAME="SDMA_CTRL6_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1333" MSB="0" NAME="SDMA_CTRL6_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1334" NAME="SDMA_CTRL6_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1335" NAME="SDMA_CTRL6_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1336" NAME="SDMA_CTRL6_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1337" NAME="SDMA_CTRL6_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1338" NAME="SDMA_CTRL6_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1339" MSB="0" NAME="SDMA_CTRL6_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL6_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1340" MSB="0" NAME="SDMA_CTRL6_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1341" NAME="SDMA_CTRL6_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1342" NAME="SDMA_CTRL6_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1343" NAME="SDMA_CTRL6_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1344" NAME="SDMA_CTRL6_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL6_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1345" NAME="SDMA_CTRL6_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL6_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1346" NAME="SDMA_CTRL6_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL6_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1347" NAME="SDMA_CTRL6_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL6_NUM_MASTERS-1)]"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="1348" MSB="31" NAME="PIM6_Addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1349" NAME="PIM6_AddrReq" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1350" NAME="PIM6_AddrAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1351" NAME="PIM6_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="1352" MSB="3" NAME="PIM6_Size" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1353" NAME="PIM6_RdModWr" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1354" MSB="63" NAME="PIM6_WrFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM6_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="1355" MSB="7" NAME="PIM6_WrFIFO_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM6_DATA_WIDTH/8-1):0]"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1356" NAME="PIM6_WrFIFO_Push" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1357" MSB="63" NAME="PIM6_RdFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM6_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1358" NAME="PIM6_RdFIFO_Pop" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="1359" MSB="3" NAME="PIM6_RdFIFO_RdWdAddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1360" NAME="PIM6_WrFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1361" NAME="PIM6_WrFIFO_AlmostFull" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1362" NAME="PIM6_WrFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1363" NAME="PIM6_RdFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1364" NAME="PIM6_RdFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="1365" MSB="1" NAME="PIM6_RdFIFO_Latency" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="MPMC_PIM6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1366" NAME="PIM6_InitDone" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1367" NAME="PPC440MC6_MIMCReadNotWrite" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="1368" MSB="0" NAME="PPC440MC6_MIMCAddress" RIGHT="35" SIGNAME="__NOC__" VECFORMULA="[0:35]"/>
        <PORT BUS="PPC440MC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1369" NAME="PPC440MC6_MIMCAddressValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="1370" MSB="0" NAME="PPC440MC6_MIMCWriteData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1371" NAME="PPC440MC6_MIMCWriteDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="1372" MSB="0" NAME="PPC440MC6_MIMCByteEnable" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="PPC440MC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1373" NAME="PPC440MC6_MIMCBankConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1374" NAME="PPC440MC6_MIMCRowConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="1375" MSB="0" NAME="PPC440MC6_MCMIReadData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1376" NAME="PPC440MC6_MCMIReadDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1377" NAME="PPC440MC6_MCMIReadDataErr" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1378" NAME="PPC440MC6_MCMIAddrReadyToAccept" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1379" NAME="VFBC6_Cmd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1380" NAME="VFBC6_Cmd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="1381" MSB="31" NAME="VFBC6_Cmd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1382" NAME="VFBC6_Cmd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1383" NAME="VFBC6_Cmd_End" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1384" NAME="VFBC6_Cmd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1385" NAME="VFBC6_Cmd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1386" NAME="VFBC6_Cmd_Idle" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1387" NAME="VFBC6_Wd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1388" NAME="VFBC6_Wd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1389" NAME="VFBC6_Wd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1390" NAME="VFBC6_Wd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1391" NAME="VFBC6_Wd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="1392" MSB="31" NAME="VFBC6_Wd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC6_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="1393" MSB="3" NAME="VFBC6_Wd_Data_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC6_RDWD_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1394" NAME="VFBC6_Wd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1395" NAME="VFBC6_Wd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1396" NAME="VFBC6_Rd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1397" NAME="VFBC6_Rd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1398" NAME="VFBC6_Rd_Read" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1399" NAME="VFBC6_Rd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1400" NAME="VFBC6_Rd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="1401" MSB="31" NAME="VFBC6_Rd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC6_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1402" NAME="VFBC6_Rd_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1403" NAME="VFBC6_Rd_Almost_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1404" NAME="MCB6_cmd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1405" NAME="MCB6_cmd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="1406" MSB="2" NAME="MCB6_cmd_instr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="1407" MSB="5" NAME="MCB6_cmd_bl" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="29" LSB="0" MPD_INDEX="1408" MSB="29" NAME="MCB6_cmd_byte_addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[29:0]"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1409" NAME="MCB6_cmd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1410" NAME="MCB6_cmd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1411" NAME="MCB6_wr_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1412" NAME="MCB6_wr_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="1413" MSB="7" NAME="MCB6_wr_mask" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM6_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1414" MSB="63" NAME="MCB6_wr_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM6_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1415" NAME="MCB6_wr_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1416" NAME="MCB6_wr_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="1417" MSB="6" NAME="MCB6_wr_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1418" NAME="MCB6_wr_underrun" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1419" NAME="MCB6_wr_error" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1420" NAME="MCB6_rd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1421" NAME="MCB6_rd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1422" MSB="63" NAME="MCB6_rd_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM6_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1423" NAME="MCB6_rd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1424" NAME="MCB6_rd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="1425" MSB="6" NAME="MCB6_rd_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1426" NAME="MCB6_rd_overflow" SIGNAME="__NOC__"/>
        <PORT BUS="MCB6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1427" NAME="MCB6_rd_error" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1428" NAME="FSL7_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1429" NAME="FSL7_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1430" MSB="0" NAME="FSL7_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1431" NAME="FSL7_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1432" NAME="FSL7_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1433" NAME="FSL7_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1434" NAME="FSL7_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1435" MSB="0" NAME="FSL7_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1436" NAME="FSL7_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1437" NAME="FSL7_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1438" NAME="FSL7_B_M_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1439" NAME="FSL7_B_M_Write" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7_B" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1440" MSB="0" NAME="FSL7_B_M_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL7_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1441" NAME="FSL7_B_M_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1442" NAME="FSL7_B_M_Full" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1443" NAME="FSL7_B_S_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7_B" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1444" NAME="FSL7_B_S_Read" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7_B" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1445" MSB="0" NAME="FSL7_B_S_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="XCL7_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1446" NAME="FSL7_B_S_Control" SIGNAME="__NOC__"/>
        <PORT BUS="XCL7_B" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1447" NAME="FSL7_B_S_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1448" NAME="SPLB7_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1449" NAME="SPLB7_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1450" MSB="0" NAME="SPLB7_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1451" NAME="SPLB7_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1452" NAME="SPLB7_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1453" NAME="SPLB7_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB7_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1454" NAME="SPLB7_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="1455" MSB="0" NAME="SPLB7_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB7_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1456" MSB="0" NAME="SPLB7_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1457" NAME="SPLB7_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1458" NAME="SPLB7_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1459" NAME="SPLB7_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1460" NAME="SPLB7_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1461" MSB="0" NAME="SPLB7_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1462" MSB="0" NAME="SPLB7_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="1463" MSB="0" NAME="SPLB7_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1464" NAME="SPLB7_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1465" NAME="SPLB7_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1466" MSB="0" NAME="SPLB7_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1467" NAME="SPLB7_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1468" MSB="0" NAME="SPLB7_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1469" MSB="0" NAME="SPLB7_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="1470" MSB="0" NAME="SPLB7_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1471" NAME="SPLB7_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1472" NAME="SPLB7_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1473" MSB="0" NAME="SPLB7_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB7_DWIDTH-1)]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1474" NAME="SPLB7_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1475" MSB="0" NAME="SPLB7_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1476" NAME="SPLB7_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1477" NAME="SPLB7_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1478" NAME="SPLB7_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1479" NAME="SPLB7_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1480" NAME="SPLB7_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1481" MSB="0" NAME="SPLB7_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB7_DWIDTH-1)]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1482" MSB="0" NAME="SPLB7_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1483" NAME="SPLB7_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1484" NAME="SPLB7_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1485" NAME="SPLB7_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1486" NAME="SPLB7_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB7_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1487" NAME="SPLB7_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB7_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1488" NAME="SPLB7_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB7_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1489" NAME="SPLB7_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB7_NUM_MASTERS-1)]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1490" NAME="SDMA7_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1491" NAME="SDMA7_Rx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1492" NAME="SDMA7_Tx_IntOut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1493" NAME="SDMA7_RstOut" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1494" MSB="0" NAME="SDMA7_TX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1495" MSB="0" NAME="SDMA7_TX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1496" NAME="SDMA7_TX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1497" NAME="SDMA7_TX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1498" NAME="SDMA7_TX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1499" NAME="SDMA7_TX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1500" NAME="SDMA7_TX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1501" NAME="SDMA7_TX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1502" MSB="0" NAME="SDMA7_RX_D" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1503" MSB="0" NAME="SDMA7_RX_Rem" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1504" NAME="SDMA7_RX_SOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1505" NAME="SDMA7_RX_EOF" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1506" NAME="SDMA7_RX_SOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1507" NAME="SDMA7_RX_EOP" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1508" NAME="SDMA7_RX_Src_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_LL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1509" NAME="SDMA7_RX_Dst_Rdy" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1510" NAME="SDMA_CTRL7_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1511" NAME="SDMA_CTRL7_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1512" MSB="0" NAME="SDMA_CTRL7_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1513" NAME="SDMA_CTRL7_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1514" NAME="SDMA_CTRL7_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1515" NAME="SDMA_CTRL7_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL7_MID_WIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1516" NAME="SDMA_CTRL7_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="1517" MSB="0" NAME="SDMA_CTRL7_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_SDMA_CTRL7_DWIDTH/8)-1)]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1518" MSB="0" NAME="SDMA_CTRL7_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1519" NAME="SDMA_CTRL7_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1520" NAME="SDMA_CTRL7_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1521" NAME="SDMA_CTRL7_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1522" NAME="SDMA_CTRL7_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1523" MSB="0" NAME="SDMA_CTRL7_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1524" MSB="0" NAME="SDMA_CTRL7_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="1525" MSB="0" NAME="SDMA_CTRL7_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1526" NAME="SDMA_CTRL7_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1527" NAME="SDMA_CTRL7_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1528" MSB="0" NAME="SDMA_CTRL7_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1529" NAME="SDMA_CTRL7_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1530" MSB="0" NAME="SDMA_CTRL7_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1531" MSB="0" NAME="SDMA_CTRL7_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="1532" MSB="0" NAME="SDMA_CTRL7_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1533" NAME="SDMA_CTRL7_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1534" NAME="SDMA_CTRL7_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1535" MSB="0" NAME="SDMA_CTRL7_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL7_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1536" NAME="SDMA_CTRL7_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1537" MSB="0" NAME="SDMA_CTRL7_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1538" NAME="SDMA_CTRL7_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1539" NAME="SDMA_CTRL7_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1540" NAME="SDMA_CTRL7_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1541" NAME="SDMA_CTRL7_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1542" NAME="SDMA_CTRL7_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1543" MSB="0" NAME="SDMA_CTRL7_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL7_DWIDTH-1)]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1544" MSB="0" NAME="SDMA_CTRL7_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1545" NAME="SDMA_CTRL7_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1546" NAME="SDMA_CTRL7_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1547" NAME="SDMA_CTRL7_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1548" NAME="SDMA_CTRL7_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL7_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1549" NAME="SDMA_CTRL7_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL7_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1550" NAME="SDMA_CTRL7_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL7_NUM_MASTERS-1)]"/>
        <PORT BUS="SDMA_CTRL7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1551" NAME="SDMA_CTRL7_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SDMA_CTRL7_NUM_MASTERS-1)]"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="1552" MSB="31" NAME="PIM7_Addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1553" NAME="PIM7_AddrReq" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1554" NAME="PIM7_AddrAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1555" NAME="PIM7_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="1556" MSB="3" NAME="PIM7_Size" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1557" NAME="PIM7_RdModWr" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1558" MSB="63" NAME="PIM7_WrFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM7_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="1559" MSB="7" NAME="PIM7_WrFIFO_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM7_DATA_WIDTH/8-1):0]"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1560" NAME="PIM7_WrFIFO_Push" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1561" MSB="63" NAME="PIM7_RdFIFO_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_PIM7_DATA_WIDTH-1):0]"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1562" NAME="PIM7_RdFIFO_Pop" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="1563" MSB="3" NAME="PIM7_RdFIFO_RdWdAddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1564" NAME="PIM7_WrFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1565" NAME="PIM7_WrFIFO_AlmostFull" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1566" NAME="PIM7_WrFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1567" NAME="PIM7_RdFIFO_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1568" NAME="PIM7_RdFIFO_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="1569" MSB="1" NAME="PIM7_RdFIFO_Latency" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="MPMC_PIM7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1570" NAME="PIM7_InitDone" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1571" NAME="PPC440MC7_MIMCReadNotWrite" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="1572" MSB="0" NAME="PPC440MC7_MIMCAddress" RIGHT="35" SIGNAME="__NOC__" VECFORMULA="[0:35]"/>
        <PORT BUS="PPC440MC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1573" NAME="PPC440MC7_MIMCAddressValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="1574" MSB="0" NAME="PPC440MC7_MIMCWriteData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1575" NAME="PPC440MC7_MIMCWriteDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="1576" MSB="0" NAME="PPC440MC7_MIMCByteEnable" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="PPC440MC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1577" NAME="PPC440MC7_MIMCBankConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1578" NAME="PPC440MC7_MIMCRowConflict" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="1579" MSB="0" NAME="PPC440MC7_MCMIReadData" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1580" NAME="PPC440MC7_MCMIReadDataValid" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1581" NAME="PPC440MC7_MCMIReadDataErr" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1582" NAME="PPC440MC7_MCMIAddrReadyToAccept" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1583" NAME="VFBC7_Cmd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1584" NAME="VFBC7_Cmd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="1585" MSB="31" NAME="VFBC7_Cmd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1586" NAME="VFBC7_Cmd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1587" NAME="VFBC7_Cmd_End" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1588" NAME="VFBC7_Cmd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1589" NAME="VFBC7_Cmd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1590" NAME="VFBC7_Cmd_Idle" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1591" NAME="VFBC7_Wd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1592" NAME="VFBC7_Wd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1593" NAME="VFBC7_Wd_Write" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1594" NAME="VFBC7_Wd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1595" NAME="VFBC7_Wd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="1596" MSB="31" NAME="VFBC7_Wd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC7_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="1597" MSB="3" NAME="VFBC7_Wd_Data_BE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC7_RDWD_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1598" NAME="VFBC7_Wd_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1599" NAME="VFBC7_Wd_Almost_Full" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1600" NAME="VFBC7_Rd_Clk" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1601" NAME="VFBC7_Rd_Reset" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1602" NAME="VFBC7_Rd_Read" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1603" NAME="VFBC7_Rd_End_Burst" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1604" NAME="VFBC7_Rd_Flush" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="1605" MSB="31" NAME="VFBC7_Rd_Data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_VFBC7_RDWD_DATA_WIDTH-1:0]"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1606" NAME="VFBC7_Rd_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="VFBC7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1607" NAME="VFBC7_Rd_Almost_Empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1608" NAME="MCB7_cmd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1609" NAME="MCB7_cmd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="1610" MSB="2" NAME="MCB7_cmd_instr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="1611" MSB="5" NAME="MCB7_cmd_bl" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="29" LSB="0" MPD_INDEX="1612" MSB="29" NAME="MCB7_cmd_byte_addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[29:0]"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1613" NAME="MCB7_cmd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1614" NAME="MCB7_cmd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1615" NAME="MCB7_wr_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1616" NAME="MCB7_wr_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="1617" MSB="7" NAME="MCB7_wr_mask" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM7_DATA_WIDTH/8-1:0]"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1618" MSB="63" NAME="MCB7_wr_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM7_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1619" NAME="MCB7_wr_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1620" NAME="MCB7_wr_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="1621" MSB="6" NAME="MCB7_wr_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1622" NAME="MCB7_wr_underrun" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1623" NAME="MCB7_wr_error" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1624" NAME="MCB7_rd_clk" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1625" NAME="MCB7_rd_en" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="1626" MSB="63" NAME="MCB7_rd_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_PIM7_DATA_WIDTH-1:0]"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1627" NAME="MCB7_rd_full" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1628" NAME="MCB7_rd_empty" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="6" LSB="0" MPD_INDEX="1629" MSB="6" NAME="MCB7_rd_count" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[6:0]"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1630" NAME="MCB7_rd_overflow" SIGNAME="__NOC__"/>
        <PORT BUS="MCB7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1631" NAME="MCB7_rd_error" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1632" NAME="MPMC_CTRL_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1633" NAME="MPMC_CTRL_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1634" MSB="0" NAME="MPMC_CTRL_PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1635" NAME="MPMC_CTRL_PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1636" NAME="MPMC_CTRL_PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1637" NAME="MPMC_CTRL_PLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_MPMC_CTRL_MID_WIDTH-1)]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1638" NAME="MPMC_CTRL_PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="1639" MSB="0" NAME="MPMC_CTRL_PLB_BE" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:((C_MPMC_CTRL_DWIDTH/8)-1)]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1640" MSB="0" NAME="MPMC_CTRL_PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1641" NAME="MPMC_CTRL_PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1642" NAME="MPMC_CTRL_PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1643" NAME="MPMC_CTRL_PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1644" NAME="MPMC_CTRL_PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1645" MSB="0" NAME="MPMC_CTRL_PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1646" MSB="0" NAME="MPMC_CTRL_PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="1647" MSB="0" NAME="MPMC_CTRL_PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1648" NAME="MPMC_CTRL_PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1649" NAME="MPMC_CTRL_PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1650" MSB="0" NAME="MPMC_CTRL_PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1651" NAME="MPMC_CTRL_PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1652" MSB="0" NAME="MPMC_CTRL_PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1653" MSB="0" NAME="MPMC_CTRL_PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="1654" MSB="0" NAME="MPMC_CTRL_PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1655" NAME="MPMC_CTRL_PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1656" NAME="MPMC_CTRL_PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1657" MSB="0" NAME="MPMC_CTRL_PLB_wrDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_MPMC_CTRL_DWIDTH-1)]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1658" NAME="MPMC_CTRL_Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="1659" MSB="0" NAME="MPMC_CTRL_Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1660" NAME="MPMC_CTRL_Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1661" NAME="MPMC_CTRL_Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1662" NAME="MPMC_CTRL_Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1663" NAME="MPMC_CTRL_Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1664" NAME="MPMC_CTRL_Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="1665" MSB="0" NAME="MPMC_CTRL_Sl_rdDBus" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:(C_MPMC_CTRL_DWIDTH-1)]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="1666" MSB="0" NAME="MPMC_CTRL_Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1667" NAME="MPMC_CTRL_Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1668" NAME="MPMC_CTRL_Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1669" NAME="MPMC_CTRL_Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1670" NAME="MPMC_CTRL_Sl_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_MPMC_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1671" NAME="MPMC_CTRL_Sl_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_MPMC_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1672" NAME="MPMC_CTRL_Sl_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_MPMC_CTRL_NUM_MASTERS-1)]"/>
        <PORT BUS="MPMC_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="1673" NAME="MPMC_CTRL_Sl_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_MPMC_CTRL_NUM_MASTERS-1)]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1675" NAME="MPMC_Clk0_DIV2" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1676" NAME="MPMC_Clk90" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1680" NAME="MPMC_Clk_Mem_2x" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1681" NAME="MPMC_Clk_Mem_2x_180" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1682" NAME="MPMC_Clk_Mem_2x_CE0" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1683" NAME="MPMC_Clk_Mem_2x_CE90" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1685" NAME="MPMC_Clk_Mem_2x_bufpll_o" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1686" NAME="MPMC_Clk_Mem_2x_180_bufpll_o" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1687" NAME="MPMC_Clk_Mem_2x_CE0_bufpll_o" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1688" NAME="MPMC_Clk_Mem_2x_CE90_bufpll_o" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1689" NAME="MPMC_PLL_Lock_bufpll_o" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1690" NAME="MPMC_PLL_Lock" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="1691" NAME="MPMC_Idelayctrl_Rdy_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="1692" NAME="MPMC_Idelayctrl_Rdy_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="1693" NAME="MPMC_InitDone" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1694" NAME="MPMC_ECC_Intr" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1698" NAME="MPMC_MCB_DRP_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1699" NAME="SDRAM_Clk" SIGIS="CLK" SIGNAME="__NOC__" VECFORMULA="[C_MEM_CLK_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1700" NAME="SDRAM_CE" SIGNAME="__NOC__" VECFORMULA="[C_MEM_CE_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1701" NAME="SDRAM_CS_n" SIGNAME="__NOC__" VECFORMULA="[C_MEM_CS_N_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1702" NAME="SDRAM_RAS_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1703" NAME="SDRAM_CAS_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1704" NAME="SDRAM_WE_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="1705" MSB="2" NAME="SDRAM_BankAddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_MEM_BANKADDR_WIDTH-1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_VALID="FALSE" LEFT="14" LSB="0" MPD_INDEX="1706" MSB="14" NAME="SDRAM_Addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_MEM_ADDR_WIDTH-1:0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_THREE_STATE="FALSE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="1707" MSB="31" NAME="SDRAM_DQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_ECC_DATA_WIDTH  + C_MEM_DATA_WIDTH-1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="1708" MSB="3" NAME="SDRAM_DM" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_ECC_DM_WIDTH    + C_MEM_DM_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1709" NAME="DDR_Clk" SIGIS="CLK" SIGNAME="__NOC__" VECFORMULA="[C_MEM_CLK_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1710" NAME="DDR_Clk_n" SIGIS="CLK" SIGNAME="__NOC__" VECFORMULA="[C_MEM_CLK_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1711" NAME="DDR_CE" SIGNAME="__NOC__" VECFORMULA="[C_MEM_CE_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1712" NAME="DDR_CS_n" SIGNAME="__NOC__" VECFORMULA="[C_MEM_CS_N_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1713" NAME="DDR_RAS_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1714" NAME="DDR_CAS_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1715" NAME="DDR_WE_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="1716" MSB="2" NAME="DDR_BankAddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_MEM_BANKADDR_WIDTH-1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_VALID="FALSE" LEFT="14" LSB="0" MPD_INDEX="1717" MSB="14" NAME="DDR_Addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_MEM_ADDR_WIDTH-1:0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_THREE_STATE="FALSE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="1718" MSB="31" NAME="DDR_DQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_ECC_DATA_WIDTH  + C_MEM_DATA_WIDTH-1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="1719" MSB="3" NAME="DDR_DM" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_ECC_DM_WIDTH    + C_MEM_DM_WIDTH-1:0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_THREE_STATE="FALSE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="1720" MSB="3" NAME="DDR_DQS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_ECC_DQS_WIDTH   + C_MEM_DQS_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1721" NAME="DDR_DQS_Div_O" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1722" NAME="DDR_DQS_Div_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1723" NAME="DDR2_Clk" SIGIS="CLK" SIGNAME="__NOC__" VECFORMULA="[C_MEM_CLK_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1724" NAME="DDR2_Clk_n" SIGIS="CLK" SIGNAME="__NOC__" VECFORMULA="[C_MEM_CLK_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1725" NAME="DDR2_CE" SIGNAME="__NOC__" VECFORMULA="[C_MEM_CE_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1726" NAME="DDR2_CS_n" SIGNAME="__NOC__" VECFORMULA="[C_MEM_CS_N_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1727" NAME="DDR2_ODT" SIGNAME="__NOC__" VECFORMULA="[C_MEM_ODT_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1728" NAME="DDR2_RAS_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1729" NAME="DDR2_CAS_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1730" NAME="DDR2_WE_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="1731" MSB="2" NAME="DDR2_BankAddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_MEM_BANKADDR_WIDTH-1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_VALID="FALSE" LEFT="14" LSB="0" MPD_INDEX="1732" MSB="14" NAME="DDR2_Addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_MEM_ADDR_WIDTH-1:0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_THREE_STATE="FALSE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="1733" MSB="31" NAME="DDR2_DQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_ECC_DATA_WIDTH  + C_MEM_DATA_WIDTH-1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="1734" MSB="3" NAME="DDR2_DM" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_ECC_DM_WIDTH    + C_MEM_DM_WIDTH-1:0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_THREE_STATE="FALSE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="1735" MSB="3" NAME="DDR2_DQS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_ECC_DQS_WIDTH   + C_MEM_DQS_WIDTH-1:0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_THREE_STATE="FALSE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="1736" MSB="3" NAME="DDR2_DQS_n" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_ECC_DQS_WIDTH   + C_MEM_DQS_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1737" NAME="DDR2_DQS_Div_O" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1738" NAME="DDR2_DQS_Div_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_VALID="FALSE" LEFT="14" LSB="0" MPD_INDEX="1754" MSB="14" NAME="mcbx_dram_addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_MEM_ADDR_WIDTH-1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="1755" MSB="2" NAME="mcbx_dram_ba" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_MEM_BANKADDR_WIDTH-1:0]"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1756" NAME="mcbx_dram_ras_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1757" NAME="mcbx_dram_cas_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1758" NAME="mcbx_dram_we_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1759" NAME="mcbx_dram_cke" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1760" NAME="mcbx_dram_clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1761" NAME="mcbx_dram_clk_n" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_THREE_STATE="FALSE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="1762" MSB="31" NAME="mcbx_dram_dq" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_MEM_DATA_WIDTH-1:0]"/>
        <PORT DIR="IO" IOS="memory_0" IS_THREE_STATE="FALSE" IS_VALID="FALSE" MPD_INDEX="1763" NAME="mcbx_dram_dqs" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="memory_0" IS_THREE_STATE="FALSE" IS_VALID="FALSE" MPD_INDEX="1764" NAME="mcbx_dram_dqs_n" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="memory_0" IS_THREE_STATE="FALSE" IS_VALID="FALSE" MPD_INDEX="1765" NAME="mcbx_dram_udqs" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="memory_0" IS_THREE_STATE="FALSE" IS_VALID="FALSE" MPD_INDEX="1766" NAME="mcbx_dram_udqs_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1767" NAME="mcbx_dram_udm" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1768" NAME="mcbx_dram_ldm" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1769" NAME="mcbx_dram_odt" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" IS_VALID="FALSE" MPD_INDEX="1770" NAME="mcbx_dram_ddr3_rst" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1771" NAME="selfrefresh_enter" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1772" NAME="selfrefresh_mode" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="1773" NAME="calib_recal" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="memory_0" IS_THREE_STATE="FALSE" IS_VALID="FALSE" MPD_INDEX="1774" NAME="rzq" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="memory_0" IS_THREE_STATE="FALSE" IS_VALID="FALSE" MPD_INDEX="1775" NAME="zio" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="0" NAME="XCL0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL0_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="1" NAME="XCL0_B" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL0_B_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_B_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_B_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_B_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_B_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_B_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL0_B_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_B_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_B_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL0_B_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="SPLB0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB0_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB0_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="4" NAME="SDMA_LL0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="SDMA0_RstOut"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA0_TX_D"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA0_TX_Rem"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA0_TX_SOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA0_TX_EOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA0_TX_SOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA0_TX_EOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA0_TX_Src_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA0_TX_Dst_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA0_RX_D"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA0_RX_Rem"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA0_RX_SOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA0_RX_EOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA0_RX_SOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA0_RX_EOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA0_RX_Src_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA0_RX_Dst_Rdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="3" NAME="SDMA_CTRL0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL0_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL0_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_NPI" IS_VALID="FALSE" MPD_INDEX="5" NAME="MPMC_PIM0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PIM0_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM0_AddrReq"/>
            <PORTMAP DIR="O" PHYSICAL="PIM0_AddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PIM0_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PIM0_Size"/>
            <PORTMAP DIR="I" PHYSICAL="PIM0_RdModWr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM0_WrFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM0_WrFIFO_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PIM0_WrFIFO_Push"/>
            <PORTMAP DIR="O" PHYSICAL="PIM0_RdFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM0_RdFIFO_Pop"/>
            <PORTMAP DIR="O" PHYSICAL="PIM0_RdFIFO_RdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="PIM0_WrFIFO_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="PIM0_WrFIFO_AlmostFull"/>
            <PORTMAP DIR="I" PHYSICAL="PIM0_WrFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM0_RdFIFO_Empty"/>
            <PORTMAP DIR="I" PHYSICAL="PIM0_RdFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM0_RdFIFO_Latency"/>
            <PORTMAP DIR="O" PHYSICAL="PIM0_InitDone"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_PPC440MC" IS_VALID="FALSE" MPD_INDEX="6" NAME="PPC440MC0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC0_MIMCReadNotWrite"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC0_MIMCAddress"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC0_MIMCAddressValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC0_MIMCWriteData"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC0_MIMCWriteDataValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC0_MIMCByteEnable"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC0_MIMCBankConflict"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC0_MIMCRowConflict"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC0_MCMIReadData"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC0_MCMIReadDataValid"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC0_MCMIReadDataErr"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC0_MCMIAddrReadyToAccept"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_VFBC" IS_VALID="FALSE" MPD_INDEX="7" NAME="VFBC0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Cmd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Cmd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Cmd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Cmd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Cmd_End"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC0_Cmd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC0_Cmd_Almost_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC0_Cmd_Idle"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Wd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Wd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Wd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Wd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Wd_Flush"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Wd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Wd_Data_BE"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC0_Wd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC0_Wd_Almost_Full"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Rd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Rd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Rd_Read"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Rd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC0_Rd_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC0_Rd_Data"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC0_Rd_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC0_Rd_Almost_Empty"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MCB_PORT" IS_VALID="FALSE" MPD_INDEX="8" NAME="MCB0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCB0_cmd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB0_cmd_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB0_cmd_instr"/>
            <PORTMAP DIR="I" PHYSICAL="MCB0_cmd_bl"/>
            <PORTMAP DIR="I" PHYSICAL="MCB0_cmd_byte_addr"/>
            <PORTMAP DIR="O" PHYSICAL="MCB0_cmd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB0_cmd_full"/>
            <PORTMAP DIR="I" PHYSICAL="MCB0_wr_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB0_wr_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB0_wr_mask"/>
            <PORTMAP DIR="I" PHYSICAL="MCB0_wr_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB0_wr_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB0_wr_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB0_wr_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB0_wr_underrun"/>
            <PORTMAP DIR="O" PHYSICAL="MCB0_wr_error"/>
            <PORTMAP DIR="I" PHYSICAL="MCB0_rd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB0_rd_en"/>
            <PORTMAP DIR="O" PHYSICAL="MCB0_rd_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB0_rd_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB0_rd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB0_rd_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB0_rd_overflow"/>
            <PORTMAP DIR="O" PHYSICAL="MCB0_rd_error"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="9" NAME="XCL1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL1_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="10" NAME="XCL1_B" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL1_B_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_B_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_B_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_B_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_B_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_B_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL1_B_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_B_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_B_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL1_B_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="11" NAME="SPLB1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB1_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB1_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="13" NAME="SDMA_LL1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="SDMA1_RstOut"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA1_TX_D"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA1_TX_Rem"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA1_TX_SOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA1_TX_EOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA1_TX_SOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA1_TX_EOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA1_TX_Src_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA1_TX_Dst_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA1_RX_D"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA1_RX_Rem"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA1_RX_SOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA1_RX_EOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA1_RX_SOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA1_RX_EOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA1_RX_Src_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA1_RX_Dst_Rdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="12" NAME="SDMA_CTRL1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL1_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL1_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_NPI" IS_VALID="FALSE" MPD_INDEX="14" NAME="MPMC_PIM1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PIM1_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM1_AddrReq"/>
            <PORTMAP DIR="O" PHYSICAL="PIM1_AddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PIM1_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PIM1_Size"/>
            <PORTMAP DIR="I" PHYSICAL="PIM1_RdModWr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM1_WrFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM1_WrFIFO_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PIM1_WrFIFO_Push"/>
            <PORTMAP DIR="O" PHYSICAL="PIM1_RdFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM1_RdFIFO_Pop"/>
            <PORTMAP DIR="O" PHYSICAL="PIM1_RdFIFO_RdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="PIM1_WrFIFO_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="PIM1_WrFIFO_AlmostFull"/>
            <PORTMAP DIR="I" PHYSICAL="PIM1_WrFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM1_RdFIFO_Empty"/>
            <PORTMAP DIR="I" PHYSICAL="PIM1_RdFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM1_RdFIFO_Latency"/>
            <PORTMAP DIR="O" PHYSICAL="PIM1_InitDone"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_PPC440MC" IS_VALID="FALSE" MPD_INDEX="15" NAME="PPC440MC1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC1_MIMCReadNotWrite"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC1_MIMCAddress"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC1_MIMCAddressValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC1_MIMCWriteData"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC1_MIMCWriteDataValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC1_MIMCByteEnable"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC1_MIMCBankConflict"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC1_MIMCRowConflict"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC1_MCMIReadData"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC1_MCMIReadDataValid"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC1_MCMIReadDataErr"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC1_MCMIAddrReadyToAccept"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_VFBC" IS_VALID="FALSE" MPD_INDEX="16" NAME="VFBC1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Cmd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Cmd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Cmd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Cmd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Cmd_End"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC1_Cmd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC1_Cmd_Almost_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC1_Cmd_Idle"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Wd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Wd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Wd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Wd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Wd_Flush"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Wd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Wd_Data_BE"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC1_Wd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC1_Wd_Almost_Full"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Rd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Rd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Rd_Read"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Rd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC1_Rd_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC1_Rd_Data"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC1_Rd_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC1_Rd_Almost_Empty"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MCB_PORT" IS_VALID="FALSE" MPD_INDEX="17" NAME="MCB1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCB1_cmd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB1_cmd_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB1_cmd_instr"/>
            <PORTMAP DIR="I" PHYSICAL="MCB1_cmd_bl"/>
            <PORTMAP DIR="I" PHYSICAL="MCB1_cmd_byte_addr"/>
            <PORTMAP DIR="O" PHYSICAL="MCB1_cmd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB1_cmd_full"/>
            <PORTMAP DIR="I" PHYSICAL="MCB1_wr_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB1_wr_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB1_wr_mask"/>
            <PORTMAP DIR="I" PHYSICAL="MCB1_wr_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB1_wr_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB1_wr_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB1_wr_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB1_wr_underrun"/>
            <PORTMAP DIR="O" PHYSICAL="MCB1_wr_error"/>
            <PORTMAP DIR="I" PHYSICAL="MCB1_rd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB1_rd_en"/>
            <PORTMAP DIR="O" PHYSICAL="MCB1_rd_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB1_rd_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB1_rd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB1_rd_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB1_rd_overflow"/>
            <PORTMAP DIR="O" PHYSICAL="MCB1_rd_error"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="18" NAME="XCL2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL2_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="19" NAME="XCL2_B" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL2_B_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_B_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_B_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_B_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_B_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_B_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL2_B_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_B_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_B_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL2_B_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="20" NAME="SPLB2" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB2_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB2_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="22" NAME="SDMA_LL2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="SDMA2_RstOut"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA2_TX_D"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA2_TX_Rem"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA2_TX_SOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA2_TX_EOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA2_TX_SOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA2_TX_EOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA2_TX_Src_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA2_TX_Dst_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA2_RX_D"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA2_RX_Rem"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA2_RX_SOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA2_RX_EOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA2_RX_SOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA2_RX_EOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA2_RX_Src_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA2_RX_Dst_Rdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="21" NAME="SDMA_CTRL2" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL2_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL2_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_NPI" IS_VALID="FALSE" MPD_INDEX="23" NAME="MPMC_PIM2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PIM2_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM2_AddrReq"/>
            <PORTMAP DIR="O" PHYSICAL="PIM2_AddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PIM2_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PIM2_Size"/>
            <PORTMAP DIR="I" PHYSICAL="PIM2_RdModWr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM2_WrFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM2_WrFIFO_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PIM2_WrFIFO_Push"/>
            <PORTMAP DIR="O" PHYSICAL="PIM2_RdFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM2_RdFIFO_Pop"/>
            <PORTMAP DIR="O" PHYSICAL="PIM2_RdFIFO_RdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="PIM2_WrFIFO_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="PIM2_WrFIFO_AlmostFull"/>
            <PORTMAP DIR="I" PHYSICAL="PIM2_WrFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM2_RdFIFO_Empty"/>
            <PORTMAP DIR="I" PHYSICAL="PIM2_RdFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM2_RdFIFO_Latency"/>
            <PORTMAP DIR="O" PHYSICAL="PIM2_InitDone"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_PPC440MC" IS_VALID="FALSE" MPD_INDEX="24" NAME="PPC440MC2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC2_MIMCReadNotWrite"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC2_MIMCAddress"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC2_MIMCAddressValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC2_MIMCWriteData"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC2_MIMCWriteDataValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC2_MIMCByteEnable"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC2_MIMCBankConflict"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC2_MIMCRowConflict"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC2_MCMIReadData"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC2_MCMIReadDataValid"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC2_MCMIReadDataErr"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC2_MCMIAddrReadyToAccept"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_VFBC" IS_VALID="FALSE" MPD_INDEX="25" NAME="VFBC2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Cmd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Cmd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Cmd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Cmd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Cmd_End"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC2_Cmd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC2_Cmd_Almost_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC2_Cmd_Idle"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Wd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Wd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Wd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Wd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Wd_Flush"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Wd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Wd_Data_BE"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC2_Wd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC2_Wd_Almost_Full"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Rd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Rd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Rd_Read"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Rd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC2_Rd_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC2_Rd_Data"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC2_Rd_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC2_Rd_Almost_Empty"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MCB_PORT" IS_VALID="FALSE" MPD_INDEX="26" NAME="MCB2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCB2_cmd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB2_cmd_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB2_cmd_instr"/>
            <PORTMAP DIR="I" PHYSICAL="MCB2_cmd_bl"/>
            <PORTMAP DIR="I" PHYSICAL="MCB2_cmd_byte_addr"/>
            <PORTMAP DIR="O" PHYSICAL="MCB2_cmd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB2_cmd_full"/>
            <PORTMAP DIR="I" PHYSICAL="MCB2_wr_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB2_wr_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB2_wr_mask"/>
            <PORTMAP DIR="I" PHYSICAL="MCB2_wr_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB2_wr_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB2_wr_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB2_wr_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB2_wr_underrun"/>
            <PORTMAP DIR="O" PHYSICAL="MCB2_wr_error"/>
            <PORTMAP DIR="I" PHYSICAL="MCB2_rd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB2_rd_en"/>
            <PORTMAP DIR="O" PHYSICAL="MCB2_rd_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB2_rd_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB2_rd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB2_rd_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB2_rd_overflow"/>
            <PORTMAP DIR="O" PHYSICAL="MCB2_rd_error"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="27" NAME="XCL3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL3_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="28" NAME="XCL3_B" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL3_B_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_B_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_B_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_B_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_B_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_B_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL3_B_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_B_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_B_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL3_B_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="29" NAME="SPLB3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB3_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB3_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="31" NAME="SDMA_LL3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="SDMA3_RstOut"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA3_TX_D"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA3_TX_Rem"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA3_TX_SOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA3_TX_EOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA3_TX_SOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA3_TX_EOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA3_TX_Src_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA3_TX_Dst_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA3_RX_D"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA3_RX_Rem"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA3_RX_SOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA3_RX_EOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA3_RX_SOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA3_RX_EOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA3_RX_Src_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA3_RX_Dst_Rdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="30" NAME="SDMA_CTRL3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL3_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL3_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_NPI" IS_VALID="FALSE" MPD_INDEX="32" NAME="MPMC_PIM3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PIM3_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM3_AddrReq"/>
            <PORTMAP DIR="O" PHYSICAL="PIM3_AddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PIM3_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PIM3_Size"/>
            <PORTMAP DIR="I" PHYSICAL="PIM3_RdModWr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM3_WrFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM3_WrFIFO_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PIM3_WrFIFO_Push"/>
            <PORTMAP DIR="O" PHYSICAL="PIM3_RdFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM3_RdFIFO_Pop"/>
            <PORTMAP DIR="O" PHYSICAL="PIM3_RdFIFO_RdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="PIM3_WrFIFO_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="PIM3_WrFIFO_AlmostFull"/>
            <PORTMAP DIR="I" PHYSICAL="PIM3_WrFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM3_RdFIFO_Empty"/>
            <PORTMAP DIR="I" PHYSICAL="PIM3_RdFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM3_RdFIFO_Latency"/>
            <PORTMAP DIR="O" PHYSICAL="PIM3_InitDone"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_PPC440MC" IS_VALID="FALSE" MPD_INDEX="33" NAME="PPC440MC3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC3_MIMCReadNotWrite"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC3_MIMCAddress"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC3_MIMCAddressValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC3_MIMCWriteData"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC3_MIMCWriteDataValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC3_MIMCByteEnable"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC3_MIMCBankConflict"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC3_MIMCRowConflict"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC3_MCMIReadData"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC3_MCMIReadDataValid"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC3_MCMIReadDataErr"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC3_MCMIAddrReadyToAccept"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_VFBC" IS_VALID="FALSE" MPD_INDEX="34" NAME="VFBC3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Cmd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Cmd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Cmd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Cmd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Cmd_End"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC3_Cmd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC3_Cmd_Almost_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC3_Cmd_Idle"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Wd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Wd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Wd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Wd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Wd_Flush"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Wd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Wd_Data_BE"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC3_Wd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC3_Wd_Almost_Full"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Rd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Rd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Rd_Read"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Rd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC3_Rd_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC3_Rd_Data"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC3_Rd_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC3_Rd_Almost_Empty"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MCB_PORT" IS_VALID="FALSE" MPD_INDEX="35" NAME="MCB3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCB3_cmd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB3_cmd_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB3_cmd_instr"/>
            <PORTMAP DIR="I" PHYSICAL="MCB3_cmd_bl"/>
            <PORTMAP DIR="I" PHYSICAL="MCB3_cmd_byte_addr"/>
            <PORTMAP DIR="O" PHYSICAL="MCB3_cmd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB3_cmd_full"/>
            <PORTMAP DIR="I" PHYSICAL="MCB3_wr_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB3_wr_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB3_wr_mask"/>
            <PORTMAP DIR="I" PHYSICAL="MCB3_wr_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB3_wr_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB3_wr_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB3_wr_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB3_wr_underrun"/>
            <PORTMAP DIR="O" PHYSICAL="MCB3_wr_error"/>
            <PORTMAP DIR="I" PHYSICAL="MCB3_rd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB3_rd_en"/>
            <PORTMAP DIR="O" PHYSICAL="MCB3_rd_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB3_rd_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB3_rd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB3_rd_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB3_rd_overflow"/>
            <PORTMAP DIR="O" PHYSICAL="MCB3_rd_error"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="36" NAME="XCL4" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL4_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="37" NAME="XCL4_B" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL4_B_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_B_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_B_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_B_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_B_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_B_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL4_B_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_B_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_B_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL4_B_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="38" NAME="SPLB4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB4_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB4_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="40" NAME="SDMA_LL4" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="SDMA4_RstOut"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA4_TX_D"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA4_TX_Rem"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA4_TX_SOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA4_TX_EOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA4_TX_SOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA4_TX_EOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA4_TX_Src_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA4_TX_Dst_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA4_RX_D"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA4_RX_Rem"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA4_RX_SOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA4_RX_EOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA4_RX_SOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA4_RX_EOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA4_RX_Src_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA4_RX_Dst_Rdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="39" NAME="SDMA_CTRL4" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL4_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL4_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_NPI" IS_VALID="FALSE" MPD_INDEX="41" NAME="MPMC_PIM4" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PIM4_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM4_AddrReq"/>
            <PORTMAP DIR="O" PHYSICAL="PIM4_AddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PIM4_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PIM4_Size"/>
            <PORTMAP DIR="I" PHYSICAL="PIM4_RdModWr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM4_WrFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM4_WrFIFO_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PIM4_WrFIFO_Push"/>
            <PORTMAP DIR="O" PHYSICAL="PIM4_RdFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM4_RdFIFO_Pop"/>
            <PORTMAP DIR="O" PHYSICAL="PIM4_RdFIFO_RdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="PIM4_WrFIFO_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="PIM4_WrFIFO_AlmostFull"/>
            <PORTMAP DIR="I" PHYSICAL="PIM4_WrFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM4_RdFIFO_Empty"/>
            <PORTMAP DIR="I" PHYSICAL="PIM4_RdFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM4_RdFIFO_Latency"/>
            <PORTMAP DIR="O" PHYSICAL="PIM4_InitDone"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_PPC440MC" IS_VALID="FALSE" MPD_INDEX="42" NAME="PPC440MC4" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC4_MIMCReadNotWrite"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC4_MIMCAddress"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC4_MIMCAddressValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC4_MIMCWriteData"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC4_MIMCWriteDataValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC4_MIMCByteEnable"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC4_MIMCBankConflict"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC4_MIMCRowConflict"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC4_MCMIReadData"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC4_MCMIReadDataValid"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC4_MCMIReadDataErr"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC4_MCMIAddrReadyToAccept"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_VFBC" IS_VALID="FALSE" MPD_INDEX="43" NAME="VFBC4" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Cmd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Cmd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Cmd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Cmd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Cmd_End"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC4_Cmd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC4_Cmd_Almost_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC4_Cmd_Idle"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Wd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Wd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Wd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Wd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Wd_Flush"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Wd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Wd_Data_BE"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC4_Wd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC4_Wd_Almost_Full"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Rd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Rd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Rd_Read"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Rd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC4_Rd_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC4_Rd_Data"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC4_Rd_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC4_Rd_Almost_Empty"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MCB_PORT" IS_VALID="FALSE" MPD_INDEX="44" NAME="MCB4" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCB4_cmd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB4_cmd_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB4_cmd_instr"/>
            <PORTMAP DIR="I" PHYSICAL="MCB4_cmd_bl"/>
            <PORTMAP DIR="I" PHYSICAL="MCB4_cmd_byte_addr"/>
            <PORTMAP DIR="O" PHYSICAL="MCB4_cmd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB4_cmd_full"/>
            <PORTMAP DIR="I" PHYSICAL="MCB4_wr_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB4_wr_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB4_wr_mask"/>
            <PORTMAP DIR="I" PHYSICAL="MCB4_wr_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB4_wr_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB4_wr_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB4_wr_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB4_wr_underrun"/>
            <PORTMAP DIR="O" PHYSICAL="MCB4_wr_error"/>
            <PORTMAP DIR="I" PHYSICAL="MCB4_rd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB4_rd_en"/>
            <PORTMAP DIR="O" PHYSICAL="MCB4_rd_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB4_rd_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB4_rd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB4_rd_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB4_rd_overflow"/>
            <PORTMAP DIR="O" PHYSICAL="MCB4_rd_error"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="45" NAME="XCL5" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL5_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="46" NAME="XCL5_B" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL5_B_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_B_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_B_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_B_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_B_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_B_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL5_B_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_B_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_B_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL5_B_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="47" NAME="SPLB5" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB5_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB5_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="49" NAME="SDMA_LL5" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="SDMA5_RstOut"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA5_TX_D"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA5_TX_Rem"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA5_TX_SOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA5_TX_EOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA5_TX_SOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA5_TX_EOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA5_TX_Src_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA5_TX_Dst_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA5_RX_D"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA5_RX_Rem"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA5_RX_SOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA5_RX_EOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA5_RX_SOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA5_RX_EOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA5_RX_Src_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA5_RX_Dst_Rdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="48" NAME="SDMA_CTRL5" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL5_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL5_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_NPI" IS_VALID="FALSE" MPD_INDEX="50" NAME="MPMC_PIM5" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PIM5_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM5_AddrReq"/>
            <PORTMAP DIR="O" PHYSICAL="PIM5_AddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PIM5_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PIM5_Size"/>
            <PORTMAP DIR="I" PHYSICAL="PIM5_RdModWr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM5_WrFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM5_WrFIFO_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PIM5_WrFIFO_Push"/>
            <PORTMAP DIR="O" PHYSICAL="PIM5_RdFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM5_RdFIFO_Pop"/>
            <PORTMAP DIR="O" PHYSICAL="PIM5_RdFIFO_RdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="PIM5_WrFIFO_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="PIM5_WrFIFO_AlmostFull"/>
            <PORTMAP DIR="I" PHYSICAL="PIM5_WrFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM5_RdFIFO_Empty"/>
            <PORTMAP DIR="I" PHYSICAL="PIM5_RdFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM5_RdFIFO_Latency"/>
            <PORTMAP DIR="O" PHYSICAL="PIM5_InitDone"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_PPC440MC" IS_VALID="FALSE" MPD_INDEX="51" NAME="PPC440MC5" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC5_MIMCReadNotWrite"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC5_MIMCAddress"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC5_MIMCAddressValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC5_MIMCWriteData"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC5_MIMCWriteDataValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC5_MIMCByteEnable"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC5_MIMCBankConflict"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC5_MIMCRowConflict"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC5_MCMIReadData"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC5_MCMIReadDataValid"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC5_MCMIReadDataErr"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC5_MCMIAddrReadyToAccept"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_VFBC" IS_VALID="FALSE" MPD_INDEX="52" NAME="VFBC5" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Cmd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Cmd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Cmd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Cmd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Cmd_End"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC5_Cmd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC5_Cmd_Almost_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC5_Cmd_Idle"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Wd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Wd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Wd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Wd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Wd_Flush"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Wd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Wd_Data_BE"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC5_Wd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC5_Wd_Almost_Full"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Rd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Rd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Rd_Read"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Rd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC5_Rd_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC5_Rd_Data"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC5_Rd_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC5_Rd_Almost_Empty"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MCB_PORT" IS_VALID="FALSE" MPD_INDEX="53" NAME="MCB5" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCB5_cmd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB5_cmd_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB5_cmd_instr"/>
            <PORTMAP DIR="I" PHYSICAL="MCB5_cmd_bl"/>
            <PORTMAP DIR="I" PHYSICAL="MCB5_cmd_byte_addr"/>
            <PORTMAP DIR="O" PHYSICAL="MCB5_cmd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB5_cmd_full"/>
            <PORTMAP DIR="I" PHYSICAL="MCB5_wr_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB5_wr_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB5_wr_mask"/>
            <PORTMAP DIR="I" PHYSICAL="MCB5_wr_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB5_wr_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB5_wr_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB5_wr_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB5_wr_underrun"/>
            <PORTMAP DIR="O" PHYSICAL="MCB5_wr_error"/>
            <PORTMAP DIR="I" PHYSICAL="MCB5_rd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB5_rd_en"/>
            <PORTMAP DIR="O" PHYSICAL="MCB5_rd_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB5_rd_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB5_rd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB5_rd_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB5_rd_overflow"/>
            <PORTMAP DIR="O" PHYSICAL="MCB5_rd_error"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="54" NAME="XCL6" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL6_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="55" NAME="XCL6_B" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL6_B_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_B_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_B_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_B_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_B_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_B_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL6_B_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_B_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_B_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL6_B_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="56" NAME="SPLB6" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB6_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB6_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="58" NAME="SDMA_LL6" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="SDMA6_RstOut"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA6_TX_D"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA6_TX_Rem"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA6_TX_SOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA6_TX_EOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA6_TX_SOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA6_TX_EOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA6_TX_Src_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA6_TX_Dst_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA6_RX_D"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA6_RX_Rem"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA6_RX_SOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA6_RX_EOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA6_RX_SOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA6_RX_EOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA6_RX_Src_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA6_RX_Dst_Rdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="57" NAME="SDMA_CTRL6" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL6_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL6_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_NPI" IS_VALID="FALSE" MPD_INDEX="59" NAME="MPMC_PIM6" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PIM6_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM6_AddrReq"/>
            <PORTMAP DIR="O" PHYSICAL="PIM6_AddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PIM6_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PIM6_Size"/>
            <PORTMAP DIR="I" PHYSICAL="PIM6_RdModWr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM6_WrFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM6_WrFIFO_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PIM6_WrFIFO_Push"/>
            <PORTMAP DIR="O" PHYSICAL="PIM6_RdFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM6_RdFIFO_Pop"/>
            <PORTMAP DIR="O" PHYSICAL="PIM6_RdFIFO_RdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="PIM6_WrFIFO_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="PIM6_WrFIFO_AlmostFull"/>
            <PORTMAP DIR="I" PHYSICAL="PIM6_WrFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM6_RdFIFO_Empty"/>
            <PORTMAP DIR="I" PHYSICAL="PIM6_RdFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM6_RdFIFO_Latency"/>
            <PORTMAP DIR="O" PHYSICAL="PIM6_InitDone"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_PPC440MC" IS_VALID="FALSE" MPD_INDEX="60" NAME="PPC440MC6" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC6_MIMCReadNotWrite"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC6_MIMCAddress"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC6_MIMCAddressValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC6_MIMCWriteData"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC6_MIMCWriteDataValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC6_MIMCByteEnable"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC6_MIMCBankConflict"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC6_MIMCRowConflict"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC6_MCMIReadData"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC6_MCMIReadDataValid"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC6_MCMIReadDataErr"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC6_MCMIAddrReadyToAccept"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_VFBC" IS_VALID="FALSE" MPD_INDEX="61" NAME="VFBC6" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Cmd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Cmd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Cmd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Cmd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Cmd_End"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC6_Cmd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC6_Cmd_Almost_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC6_Cmd_Idle"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Wd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Wd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Wd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Wd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Wd_Flush"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Wd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Wd_Data_BE"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC6_Wd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC6_Wd_Almost_Full"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Rd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Rd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Rd_Read"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Rd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC6_Rd_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC6_Rd_Data"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC6_Rd_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC6_Rd_Almost_Empty"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MCB_PORT" IS_VALID="FALSE" MPD_INDEX="62" NAME="MCB6" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCB6_cmd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB6_cmd_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB6_cmd_instr"/>
            <PORTMAP DIR="I" PHYSICAL="MCB6_cmd_bl"/>
            <PORTMAP DIR="I" PHYSICAL="MCB6_cmd_byte_addr"/>
            <PORTMAP DIR="O" PHYSICAL="MCB6_cmd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB6_cmd_full"/>
            <PORTMAP DIR="I" PHYSICAL="MCB6_wr_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB6_wr_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB6_wr_mask"/>
            <PORTMAP DIR="I" PHYSICAL="MCB6_wr_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB6_wr_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB6_wr_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB6_wr_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB6_wr_underrun"/>
            <PORTMAP DIR="O" PHYSICAL="MCB6_wr_error"/>
            <PORTMAP DIR="I" PHYSICAL="MCB6_rd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB6_rd_en"/>
            <PORTMAP DIR="O" PHYSICAL="MCB6_rd_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB6_rd_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB6_rd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB6_rd_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB6_rd_overflow"/>
            <PORTMAP DIR="O" PHYSICAL="MCB6_rd_error"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="63" NAME="XCL7" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL7_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="64" NAME="XCL7_B" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FSL7_B_M_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_B_M_Write"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_B_M_Data"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_B_M_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_B_M_Full"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_B_S_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="FSL7_B_S_Read"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_B_S_Data"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_B_S_Control"/>
            <PORTMAP DIR="O" PHYSICAL="FSL7_B_S_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="65" NAME="SPLB7" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB7_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SPLB7_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="67" NAME="SDMA_LL7" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="SDMA7_RstOut"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA7_TX_D"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA7_TX_Rem"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA7_TX_SOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA7_TX_EOF"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA7_TX_SOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA7_TX_EOP"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA7_TX_Src_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA7_TX_Dst_Rdy"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA7_RX_D"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA7_RX_Rem"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA7_RX_SOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA7_RX_EOF"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA7_RX_SOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA7_RX_EOP"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA7_RX_Src_Rdy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA7_RX_Dst_Rdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="66" NAME="SDMA_CTRL7" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SDMA_CTRL7_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="SDMA_CTRL7_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_NPI" IS_VALID="FALSE" MPD_INDEX="68" NAME="MPMC_PIM7" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PIM7_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM7_AddrReq"/>
            <PORTMAP DIR="O" PHYSICAL="PIM7_AddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PIM7_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PIM7_Size"/>
            <PORTMAP DIR="I" PHYSICAL="PIM7_RdModWr"/>
            <PORTMAP DIR="I" PHYSICAL="PIM7_WrFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM7_WrFIFO_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PIM7_WrFIFO_Push"/>
            <PORTMAP DIR="O" PHYSICAL="PIM7_RdFIFO_Data"/>
            <PORTMAP DIR="I" PHYSICAL="PIM7_RdFIFO_Pop"/>
            <PORTMAP DIR="O" PHYSICAL="PIM7_RdFIFO_RdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="PIM7_WrFIFO_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="PIM7_WrFIFO_AlmostFull"/>
            <PORTMAP DIR="I" PHYSICAL="PIM7_WrFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM7_RdFIFO_Empty"/>
            <PORTMAP DIR="I" PHYSICAL="PIM7_RdFIFO_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="PIM7_RdFIFO_Latency"/>
            <PORTMAP DIR="O" PHYSICAL="PIM7_InitDone"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_PPC440MC" IS_VALID="FALSE" MPD_INDEX="69" NAME="PPC440MC7" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC7_MIMCReadNotWrite"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC7_MIMCAddress"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC7_MIMCAddressValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC7_MIMCWriteData"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC7_MIMCWriteDataValid"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC7_MIMCByteEnable"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC7_MIMCBankConflict"/>
            <PORTMAP DIR="I" PHYSICAL="PPC440MC7_MIMCRowConflict"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC7_MCMIReadData"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC7_MCMIReadDataValid"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC7_MCMIReadDataErr"/>
            <PORTMAP DIR="O" PHYSICAL="PPC440MC7_MCMIAddrReadyToAccept"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_VFBC" IS_VALID="FALSE" MPD_INDEX="70" NAME="VFBC7" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Cmd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Cmd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Cmd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Cmd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Cmd_End"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC7_Cmd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC7_Cmd_Almost_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC7_Cmd_Idle"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Wd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Wd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Wd_Write"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Wd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Wd_Flush"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Wd_Data"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Wd_Data_BE"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC7_Wd_Full"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC7_Wd_Almost_Full"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Rd_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Rd_Reset"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Rd_Read"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Rd_End_Burst"/>
            <PORTMAP DIR="I" PHYSICAL="VFBC7_Rd_Flush"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC7_Rd_Data"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC7_Rd_Empty"/>
            <PORTMAP DIR="O" PHYSICAL="VFBC7_Rd_Almost_Empty"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MCB_PORT" IS_VALID="FALSE" MPD_INDEX="71" NAME="MCB7" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCB7_cmd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB7_cmd_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB7_cmd_instr"/>
            <PORTMAP DIR="I" PHYSICAL="MCB7_cmd_bl"/>
            <PORTMAP DIR="I" PHYSICAL="MCB7_cmd_byte_addr"/>
            <PORTMAP DIR="O" PHYSICAL="MCB7_cmd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB7_cmd_full"/>
            <PORTMAP DIR="I" PHYSICAL="MCB7_wr_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB7_wr_en"/>
            <PORTMAP DIR="I" PHYSICAL="MCB7_wr_mask"/>
            <PORTMAP DIR="I" PHYSICAL="MCB7_wr_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB7_wr_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB7_wr_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB7_wr_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB7_wr_underrun"/>
            <PORTMAP DIR="O" PHYSICAL="MCB7_wr_error"/>
            <PORTMAP DIR="I" PHYSICAL="MCB7_rd_clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCB7_rd_en"/>
            <PORTMAP DIR="O" PHYSICAL="MCB7_rd_data"/>
            <PORTMAP DIR="O" PHYSICAL="MCB7_rd_full"/>
            <PORTMAP DIR="O" PHYSICAL="MCB7_rd_empty"/>
            <PORTMAP DIR="O" PHYSICAL="MCB7_rd_count"/>
            <PORTMAP DIR="O" PHYSICAL="MCB7_rd_overflow"/>
            <PORTMAP DIR="O" PHYSICAL="MCB7_rd_error"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="72" NAME="MPMC_CTRL" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="MPMC_CTRL_PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="MPMC_CTRL_Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="memory_0" TYPE="XIL_MEMORY_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="DDR3_Clk"/>
            <PORTMAP DIR="O" PHYSICAL="DDR3_Clk_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR3_CE"/>
            <PORTMAP DIR="O" PHYSICAL="DDR3_CS_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR3_ODT"/>
            <PORTMAP DIR="O" PHYSICAL="DDR3_RAS_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR3_CAS_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR3_WE_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR3_BankAddr"/>
            <PORTMAP DIR="O" PHYSICAL="DDR3_Addr"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR3_DQ"/>
            <PORTMAP DIR="O" PHYSICAL="DDR3_DM"/>
            <PORTMAP DIR="O" PHYSICAL="DDR3_Reset_n"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR3_DQS"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR3_DQS_n"/>
            <PORTMAP DIR="O" PHYSICAL="SDRAM_Clk"/>
            <PORTMAP DIR="O" PHYSICAL="SDRAM_CE"/>
            <PORTMAP DIR="O" PHYSICAL="SDRAM_CS_n"/>
            <PORTMAP DIR="O" PHYSICAL="SDRAM_RAS_n"/>
            <PORTMAP DIR="O" PHYSICAL="SDRAM_CAS_n"/>
            <PORTMAP DIR="O" PHYSICAL="SDRAM_WE_n"/>
            <PORTMAP DIR="O" PHYSICAL="SDRAM_BankAddr"/>
            <PORTMAP DIR="O" PHYSICAL="SDRAM_Addr"/>
            <PORTMAP DIR="IO" PHYSICAL="SDRAM_DQ"/>
            <PORTMAP DIR="O" PHYSICAL="SDRAM_DM"/>
            <PORTMAP DIR="O" PHYSICAL="DDR_Clk"/>
            <PORTMAP DIR="O" PHYSICAL="DDR_Clk_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR_CE"/>
            <PORTMAP DIR="O" PHYSICAL="DDR_CS_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR_RAS_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR_CAS_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR_WE_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR_BankAddr"/>
            <PORTMAP DIR="O" PHYSICAL="DDR_Addr"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_DQ"/>
            <PORTMAP DIR="O" PHYSICAL="DDR_DM"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_DQS"/>
            <PORTMAP DIR="O" PHYSICAL="DDR_DQS_Div_O"/>
            <PORTMAP DIR="I" PHYSICAL="DDR_DQS_Div_I"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_Clk"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_Clk_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_CE"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_CS_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_ODT"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_RAS_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_CAS_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_WE_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_BankAddr"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_Addr"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR2_DQ"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_DM"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR2_DQS"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR2_DQS_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_DQS_Div_O"/>
            <PORTMAP DIR="I" PHYSICAL="DDR2_DQS_Div_I"/>
            <PORTMAP DIR="O" PHYSICAL="mcbx_dram_addr"/>
            <PORTMAP DIR="O" PHYSICAL="mcbx_dram_ba"/>
            <PORTMAP DIR="O" PHYSICAL="mcbx_dram_ras_n"/>
            <PORTMAP DIR="O" PHYSICAL="mcbx_dram_cas_n"/>
            <PORTMAP DIR="O" PHYSICAL="mcbx_dram_we_n"/>
            <PORTMAP DIR="O" PHYSICAL="mcbx_dram_cke"/>
            <PORTMAP DIR="O" PHYSICAL="mcbx_dram_clk"/>
            <PORTMAP DIR="O" PHYSICAL="mcbx_dram_clk_n"/>
            <PORTMAP DIR="IO" PHYSICAL="mcbx_dram_dq"/>
            <PORTMAP DIR="IO" PHYSICAL="mcbx_dram_dqs"/>
            <PORTMAP DIR="IO" PHYSICAL="mcbx_dram_dqs_n"/>
            <PORTMAP DIR="IO" PHYSICAL="mcbx_dram_udqs"/>
            <PORTMAP DIR="IO" PHYSICAL="mcbx_dram_udqs_n"/>
            <PORTMAP DIR="O" PHYSICAL="mcbx_dram_udm"/>
            <PORTMAP DIR="O" PHYSICAL="mcbx_dram_ldm"/>
            <PORTMAP DIR="O" PHYSICAL="mcbx_dram_odt"/>
            <PORTMAP DIR="O" PHYSICAL="mcbx_dram_ddr3_rst"/>
            <PORTMAP DIR="IO" PHYSICAL="rzq"/>
            <PORTMAP DIR="IO" PHYSICAL="zio"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1073741824" BASENAME="C_MPMC_BASEADDR" BASEVALUE="0x40000000" HIGHDECIMAL="2147483647" HIGHNAME="C_MPMC_HIGHADDR" HIGHVALUE="0x7fffffff" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="1073741824" SIZEABRV="1G">
          <SLAVES>
            <SLAVE BUSINTERFACE="XCL0"/>
            <SLAVE BUSINTERFACE="XCL0_B"/>
            <SLAVE BUSINTERFACE="SPLB0"/>
            <SLAVE BUSINTERFACE="SDMA_LL0"/>
            <SLAVE BUSINTERFACE="PPC440MC0"/>
            <SLAVE BUSINTERFACE="VFBC0"/>
            <SLAVE BUSINTERFACE="XCL1"/>
            <SLAVE BUSINTERFACE="XCL1_B"/>
            <SLAVE BUSINTERFACE="SPLB1"/>
            <SLAVE BUSINTERFACE="SDMA_LL1"/>
            <SLAVE BUSINTERFACE="PPC440MC1"/>
            <SLAVE BUSINTERFACE="VFBC1"/>
            <SLAVE BUSINTERFACE="XCL2"/>
            <SLAVE BUSINTERFACE="XCL2_B"/>
            <SLAVE BUSINTERFACE="SPLB2"/>
            <SLAVE BUSINTERFACE="SDMA_LL2"/>
            <SLAVE BUSINTERFACE="PPC440MC2"/>
            <SLAVE BUSINTERFACE="VFBC2"/>
            <SLAVE BUSINTERFACE="XCL3"/>
            <SLAVE BUSINTERFACE="XCL3_B"/>
            <SLAVE BUSINTERFACE="SPLB3"/>
            <SLAVE BUSINTERFACE="SDMA_LL3"/>
            <SLAVE BUSINTERFACE="PPC440MC3"/>
            <SLAVE BUSINTERFACE="VFBC3"/>
            <SLAVE BUSINTERFACE="XCL4"/>
            <SLAVE BUSINTERFACE="XCL4_B"/>
            <SLAVE BUSINTERFACE="SPLB4"/>
            <SLAVE BUSINTERFACE="SDMA_LL4"/>
            <SLAVE BUSINTERFACE="PPC440MC4"/>
            <SLAVE BUSINTERFACE="VFBC4"/>
            <SLAVE BUSINTERFACE="XCL5"/>
            <SLAVE BUSINTERFACE="XCL5_B"/>
            <SLAVE BUSINTERFACE="SPLB5"/>
            <SLAVE BUSINTERFACE="SDMA_LL5"/>
            <SLAVE BUSINTERFACE="PPC440MC5"/>
            <SLAVE BUSINTERFACE="VFBC5"/>
            <SLAVE BUSINTERFACE="XCL6"/>
            <SLAVE BUSINTERFACE="XCL6_B"/>
            <SLAVE BUSINTERFACE="SPLB6"/>
            <SLAVE BUSINTERFACE="SDMA_LL6"/>
            <SLAVE BUSINTERFACE="PPC440MC6"/>
            <SLAVE BUSINTERFACE="VFBC6"/>
            <SLAVE BUSINTERFACE="XCL7"/>
            <SLAVE BUSINTERFACE="XCL7_B"/>
            <SLAVE BUSINTERFACE="SPLB7"/>
            <SLAVE BUSINTERFACE="SDMA_LL7"/>
            <SLAVE BUSINTERFACE="PPC440MC7"/>
            <SLAVE BUSINTERFACE="VFBC7"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_MPMC_SW_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_MPMC_SW_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U"/>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SDMA_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SDMA_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDMA_CTRL0"/>
            <SLAVE BUSINTERFACE="SDMA_CTRL1"/>
            <SLAVE BUSINTERFACE="SDMA_CTRL2"/>
            <SLAVE BUSINTERFACE="SDMA_CTRL3"/>
            <SLAVE BUSINTERFACE="SDMA_CTRL4"/>
            <SLAVE BUSINTERFACE="SDMA_CTRL5"/>
            <SLAVE BUSINTERFACE="SDMA_CTRL6"/>
            <SLAVE BUSINTERFACE="SDMA_CTRL7"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_MPMC_CTRL_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_MPMC_CTRL_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="MPMC_CTRL"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_PIM0_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_PIM0_HIGHADDR" HIGHVALUE="0x00000000" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="MEMORY" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="XCL0"/>
            <SLAVE BUSINTERFACE="XCL0_B"/>
            <SLAVE BUSINTERFACE="SPLB0"/>
            <SLAVE BUSINTERFACE="SDMA_LL0"/>
            <SLAVE BUSINTERFACE="PPC440MC0"/>
            <SLAVE BUSINTERFACE="VFBC0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SDMA_CTRL0_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SDMA_CTRL0_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDMA_CTRL0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_PIM1_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_PIM1_HIGHADDR" HIGHVALUE="0x00000000" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="MEMORY" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="XCL1"/>
            <SLAVE BUSINTERFACE="XCL1_B"/>
            <SLAVE BUSINTERFACE="SPLB1"/>
            <SLAVE BUSINTERFACE="SDMA_LL1"/>
            <SLAVE BUSINTERFACE="PPC440MC1"/>
            <SLAVE BUSINTERFACE="VFBC1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SDMA_CTRL1_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SDMA_CTRL1_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDMA_CTRL1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_PIM2_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_PIM2_HIGHADDR" HIGHVALUE="0x00000000" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="MEMORY" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="XCL2"/>
            <SLAVE BUSINTERFACE="XCL2_B"/>
            <SLAVE BUSINTERFACE="SPLB2"/>
            <SLAVE BUSINTERFACE="SDMA_LL2"/>
            <SLAVE BUSINTERFACE="PPC440MC2"/>
            <SLAVE BUSINTERFACE="VFBC2"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SDMA_CTRL2_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SDMA_CTRL2_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDMA_CTRL2"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_PIM3_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_PIM3_HIGHADDR" HIGHVALUE="0x00000000" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="MEMORY" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="XCL3"/>
            <SLAVE BUSINTERFACE="XCL3_B"/>
            <SLAVE BUSINTERFACE="SPLB3"/>
            <SLAVE BUSINTERFACE="SDMA_LL3"/>
            <SLAVE BUSINTERFACE="PPC440MC3"/>
            <SLAVE BUSINTERFACE="VFBC3"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SDMA_CTRL3_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SDMA_CTRL3_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDMA_CTRL3"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_PIM4_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_PIM4_HIGHADDR" HIGHVALUE="0x00000000" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="MEMORY" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="XCL4"/>
            <SLAVE BUSINTERFACE="XCL4_B"/>
            <SLAVE BUSINTERFACE="SPLB4"/>
            <SLAVE BUSINTERFACE="SDMA_LL4"/>
            <SLAVE BUSINTERFACE="PPC440MC4"/>
            <SLAVE BUSINTERFACE="VFBC4"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SDMA_CTRL4_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SDMA_CTRL4_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDMA_CTRL4"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_PIM5_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_PIM5_HIGHADDR" HIGHVALUE="0x00000000" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="MEMORY" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="XCL5"/>
            <SLAVE BUSINTERFACE="XCL5_B"/>
            <SLAVE BUSINTERFACE="SPLB5"/>
            <SLAVE BUSINTERFACE="SDMA_LL5"/>
            <SLAVE BUSINTERFACE="PPC440MC5"/>
            <SLAVE BUSINTERFACE="VFBC5"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SDMA_CTRL5_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SDMA_CTRL5_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDMA_CTRL5"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_PIM6_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_PIM6_HIGHADDR" HIGHVALUE="0x00000000" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="MEMORY" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="XCL6"/>
            <SLAVE BUSINTERFACE="XCL6_B"/>
            <SLAVE BUSINTERFACE="SPLB6"/>
            <SLAVE BUSINTERFACE="SDMA_LL6"/>
            <SLAVE BUSINTERFACE="PPC440MC6"/>
            <SLAVE BUSINTERFACE="VFBC6"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SDMA_CTRL6_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SDMA_CTRL6_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDMA_CTRL6"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_PIM7_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_PIM7_HIGHADDR" HIGHVALUE="0x00000000" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="MEMORY" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="XCL7"/>
            <SLAVE BUSINTERFACE="XCL7_B"/>
            <SLAVE BUSINTERFACE="SPLB7"/>
            <SLAVE BUSINTERFACE="SDMA_LL7"/>
            <SLAVE BUSINTERFACE="PPC440MC7"/>
            <SLAVE BUSINTERFACE="VFBC7"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SDMA_CTRL7_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_SDMA_CTRL7_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDMA_CTRL7"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.02.a" INSTANCE="ETH_A_fifo" IPTYPE="PERIPHERAL" MHS_INDEX="13" MODCLASS="PERIPHERAL" MODTYPE="xps_ll_fifo">
      <DESCRIPTION TYPE="SHORT">XPS LocalLink FIFO</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_fifo_v1_02_a/doc/xps_ll_fifo.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="5" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x81a20000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x81a2ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="7" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="9" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="42" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_RST_ACK" DIR="O" MPD_INDEX="43" NAME="llink_rst" SIGIS="RST" SIGNAME="ETH_A_llink0_LL_RST_ACK">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="LlinkTemac0_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Tx_Data" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="44" MSB="0" NAME="tx_llink_din" RIGHT="31" SIGNAME="ETH_A_llink0_LL_Tx_Data" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="LlinkTemac0_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Tx_SrcRdy_n" DIR="O" MPD_INDEX="45" NAME="tx_llink_src_rdy_n" SIGNAME="ETH_A_llink0_LL_Tx_SrcRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="LlinkTemac0_SRC_RDY_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Tx_DstRdy_n" DIR="I" MPD_INDEX="46" NAME="tx_llink_dest_rdy_n" SIGNAME="ETH_A_llink0_LL_Tx_DstRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="Temac0Llink_DST_RDY_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Tx_SOF_n" DIR="O" MPD_INDEX="47" NAME="tx_llink_sof_n" SIGNAME="ETH_A_llink0_LL_Tx_SOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="LlinkTemac0_SOF_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Tx_SOP_n" DIR="O" MPD_INDEX="48" NAME="tx_llink_sop_n" SIGNAME="ETH_A_llink0_LL_Tx_SOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="LlinkTemac0_SOP_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Tx_EOF_n" DIR="O" MPD_INDEX="49" NAME="tx_llink_eof_n" SIGNAME="ETH_A_llink0_LL_Tx_EOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="LlinkTemac0_EOF_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Tx_EOP_n" DIR="O" MPD_INDEX="50" NAME="tx_llink_eop_n" SIGNAME="ETH_A_llink0_LL_Tx_EOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="LlinkTemac0_EOP_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Tx_Rem" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="51" MSB="0" NAME="tx_llink_rem_n" RIGHT="3" SIGNAME="ETH_A_llink0_LL_Tx_Rem" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="LlinkTemac0_REM"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Rx_Data" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="52" MSB="0" NAME="rx_llink_din" RIGHT="31" SIGNAME="ETH_A_llink0_LL_Rx_Data" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="Temac0Llink_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Rx_SrcRdy_n" DIR="I" MPD_INDEX="53" NAME="rx_llink_src_rdy_n" SIGNAME="ETH_A_llink0_LL_Rx_SrcRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="Temac0Llink_SRC_RDY_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Rx_DstRdy_n" DIR="O" MPD_INDEX="54" NAME="rx_llink_dest_rdy_n" SIGNAME="ETH_A_llink0_LL_Rx_DstRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="LlinkTemac0_DST_RDY_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Rx_SOF_n" DIR="I" MPD_INDEX="55" NAME="rx_llink_sof_n" SIGNAME="ETH_A_llink0_LL_Rx_SOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="Temac0Llink_SOF_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Rx_SOP_n" DIR="I" MPD_INDEX="56" NAME="rx_llink_sop_n" SIGNAME="ETH_A_llink0_LL_Rx_SOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="Temac0Llink_SOP_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Rx_EOF_n" DIR="I" MPD_INDEX="57" NAME="rx_llink_eof_n" SIGNAME="ETH_A_llink0_LL_Rx_EOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="Temac0Llink_EOF_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Rx_EOP_n" DIR="I" MPD_INDEX="58" NAME="rx_llink_eop_n" SIGNAME="ETH_A_llink0_LL_Rx_EOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="Temac0Llink_EOP_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_A_llink0_LL_Rx_Rem" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="59" MSB="0" NAME="rx_llink_rem_n" RIGHT="3" SIGNAME="ETH_A_llink0_LL_Rx_Rem" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_A" PORT="Temac0Llink_REM"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_A_llink0" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="LLINK" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="llink_rst"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_din"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_src_rdy_n"/>
            <PORTMAP DIR="I" PHYSICAL="tx_llink_dest_rdy_n"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_sof_n"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_sop_n"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_eof_n"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_eop_n"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_rem_n"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_din"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_src_rdy_n"/>
            <PORTMAP DIR="O" PHYSICAL="rx_llink_dest_rdy_n"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_sof_n"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_sop_n"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_eof_n"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_eop_n"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_rem_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2174877696" BASENAME="C_BASEADDR" BASEVALUE="0x81a20000" HIGHDECIMAL="2174943231" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x81a2ffff" MEMTYPE="REGISTER" MINSIZE="0x4000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.02.a" INSTANCE="ETH_B_fifo" IPTYPE="PERIPHERAL" MHS_INDEX="14" MODCLASS="PERIPHERAL" MODTYPE="xps_ll_fifo">
      <DESCRIPTION TYPE="SHORT">XPS LocalLink FIFO</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_fifo_v1_02_a/doc/xps_ll_fifo.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="5" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x81a00000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x81a0ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="7" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="9" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="42" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_RST_ACK" DIR="O" MPD_INDEX="43" NAME="llink_rst" SIGIS="RST" SIGNAME="ETH_B_llink0_LL_RST_ACK">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="LlinkTemac0_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Tx_Data" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="44" MSB="0" NAME="tx_llink_din" RIGHT="31" SIGNAME="ETH_B_llink0_LL_Tx_Data" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="LlinkTemac0_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Tx_SrcRdy_n" DIR="O" MPD_INDEX="45" NAME="tx_llink_src_rdy_n" SIGNAME="ETH_B_llink0_LL_Tx_SrcRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="LlinkTemac0_SRC_RDY_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Tx_DstRdy_n" DIR="I" MPD_INDEX="46" NAME="tx_llink_dest_rdy_n" SIGNAME="ETH_B_llink0_LL_Tx_DstRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="Temac0Llink_DST_RDY_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Tx_SOF_n" DIR="O" MPD_INDEX="47" NAME="tx_llink_sof_n" SIGNAME="ETH_B_llink0_LL_Tx_SOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="LlinkTemac0_SOF_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Tx_SOP_n" DIR="O" MPD_INDEX="48" NAME="tx_llink_sop_n" SIGNAME="ETH_B_llink0_LL_Tx_SOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="LlinkTemac0_SOP_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Tx_EOF_n" DIR="O" MPD_INDEX="49" NAME="tx_llink_eof_n" SIGNAME="ETH_B_llink0_LL_Tx_EOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="LlinkTemac0_EOF_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Tx_EOP_n" DIR="O" MPD_INDEX="50" NAME="tx_llink_eop_n" SIGNAME="ETH_B_llink0_LL_Tx_EOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="LlinkTemac0_EOP_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Tx_Rem" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="51" MSB="0" NAME="tx_llink_rem_n" RIGHT="3" SIGNAME="ETH_B_llink0_LL_Tx_Rem" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="LlinkTemac0_REM"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Rx_Data" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="52" MSB="0" NAME="rx_llink_din" RIGHT="31" SIGNAME="ETH_B_llink0_LL_Rx_Data" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="Temac0Llink_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Rx_SrcRdy_n" DIR="I" MPD_INDEX="53" NAME="rx_llink_src_rdy_n" SIGNAME="ETH_B_llink0_LL_Rx_SrcRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="Temac0Llink_SRC_RDY_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Rx_DstRdy_n" DIR="O" MPD_INDEX="54" NAME="rx_llink_dest_rdy_n" SIGNAME="ETH_B_llink0_LL_Rx_DstRdy_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="LlinkTemac0_DST_RDY_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Rx_SOF_n" DIR="I" MPD_INDEX="55" NAME="rx_llink_sof_n" SIGNAME="ETH_B_llink0_LL_Rx_SOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="Temac0Llink_SOF_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Rx_SOP_n" DIR="I" MPD_INDEX="56" NAME="rx_llink_sop_n" SIGNAME="ETH_B_llink0_LL_Rx_SOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="Temac0Llink_SOP_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Rx_EOF_n" DIR="I" MPD_INDEX="57" NAME="rx_llink_eof_n" SIGNAME="ETH_B_llink0_LL_Rx_EOF_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="Temac0Llink_EOF_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Rx_EOP_n" DIR="I" MPD_INDEX="58" NAME="rx_llink_eop_n" SIGNAME="ETH_B_llink0_LL_Rx_EOP_n">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="Temac0Llink_EOP_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="LLINK" DEF_SIGNAME="ETH_B_llink0_LL_Rx_Rem" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="59" MSB="0" NAME="rx_llink_rem_n" RIGHT="3" SIGNAME="ETH_B_llink0_LL_Rx_Rem" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[LLINK0]" INSTANCE="ETH_B" PORT="Temac0Llink_REM"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ETH_B_llink0" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="LLINK" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="llink_rst"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_din"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_src_rdy_n"/>
            <PORTMAP DIR="I" PHYSICAL="tx_llink_dest_rdy_n"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_sof_n"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_sop_n"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_eof_n"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_eop_n"/>
            <PORTMAP DIR="O" PHYSICAL="tx_llink_rem_n"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_din"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_src_rdy_n"/>
            <PORTMAP DIR="O" PHYSICAL="rx_llink_dest_rdy_n"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_sof_n"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_sop_n"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_eof_n"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_eop_n"/>
            <PORTMAP DIR="I" PHYSICAL="rx_llink_rem_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2174746624" BASENAME="C_BASEADDR" BASEVALUE="0x81a00000" HIGHDECIMAL="2174812159" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x81a0ffff" MEMTYPE="REGISTER" MINSIZE="0x4000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="4.03.a" INSTANCE="clock_generator_ProcBusSamp_Clocks" IPTYPE="PERIPHERAL" MHS_INDEX="15" MODCLASS="IP" MODTYPE="clock_generator">
      <DESCRIPTION TYPE="SHORT">Clock Generator</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Clock generator for processor system.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/doc/clock_generator.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_DEVICE" TYPE="STRING" VALUE="6vlx240t">
          <DESCRIPTION>Device</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_PACKAGE" TYPE="STRING" VALUE="ff1156">
          <DESCRIPTION>Package</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPEEDGRADE" TYPE="STRING" VALUE="-2">
          <DESCRIPTION>Speed Grade</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="4" NAME="C_CLKIN_FREQ" TYPE="INTEGER" VALUE="80000000">
          <DESCRIPTION>Input Clock Frequency (Hz) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="5" NAME="C_CLKOUT0_FREQ" TYPE="INTEGER" VALUE="80000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="6" NAME="C_CLKOUT0_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="7" NAME="C_CLKOUT0_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="8" NAME="C_CLKOUT0_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_CLKOUT0_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="C_CLKOUT1_FREQ" TYPE="INTEGER" VALUE="160000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="11" NAME="C_CLKOUT1_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="12" NAME="C_CLKOUT1_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="13" NAME="C_CLKOUT1_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_CLKOUT1_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="15" NAME="C_CLKOUT2_FREQ" TYPE="INTEGER" VALUE="40000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="16" NAME="C_CLKOUT2_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="17" NAME="C_CLKOUT2_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="18" NAME="C_CLKOUT2_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_CLKOUT2_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="20" NAME="C_CLKOUT3_FREQ" TYPE="INTEGER" VALUE="40000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="21" NAME="C_CLKOUT3_PHASE" TYPE="REAL" VALUE="90">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="22" NAME="C_CLKOUT3_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="23" NAME="C_CLKOUT3_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_CLKOUT3_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="25" NAME="C_CLKOUT4_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="26" NAME="C_CLKOUT4_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="27" NAME="C_CLKOUT4_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="28" NAME="C_CLKOUT4_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="29" NAME="C_CLKOUT4_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="30" NAME="C_CLKOUT5_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="31" NAME="C_CLKOUT5_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="32" NAME="C_CLKOUT5_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="33" NAME="C_CLKOUT5_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="34" NAME="C_CLKOUT5_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="35" NAME="C_CLKOUT6_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="36" NAME="C_CLKOUT6_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="37" NAME="C_CLKOUT6_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="38" NAME="C_CLKOUT6_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="39" NAME="C_CLKOUT6_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="40" NAME="C_CLKOUT7_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="41" NAME="C_CLKOUT7_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="42" NAME="C_CLKOUT7_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="43" NAME="C_CLKOUT7_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="44" NAME="C_CLKOUT7_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="45" NAME="C_CLKOUT8_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="46" NAME="C_CLKOUT8_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="47" NAME="C_CLKOUT8_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="48" NAME="C_CLKOUT8_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="49" NAME="C_CLKOUT8_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="50" NAME="C_CLKOUT9_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="51" NAME="C_CLKOUT9_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="52" NAME="C_CLKOUT9_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="53" NAME="C_CLKOUT9_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="54" NAME="C_CLKOUT9_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="55" NAME="C_CLKOUT10_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="56" NAME="C_CLKOUT10_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="57" NAME="C_CLKOUT10_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="58" NAME="C_CLKOUT10_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="59" NAME="C_CLKOUT10_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="60" NAME="C_CLKOUT11_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="61" NAME="C_CLKOUT11_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="62" NAME="C_CLKOUT11_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="63" NAME="C_CLKOUT11_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="64" NAME="C_CLKOUT11_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="65" NAME="C_CLKOUT12_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="66" NAME="C_CLKOUT12_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="67" NAME="C_CLKOUT12_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="68" NAME="C_CLKOUT12_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="69" NAME="C_CLKOUT12_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="70" NAME="C_CLKOUT13_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="71" NAME="C_CLKOUT13_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="72" NAME="C_CLKOUT13_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="73" NAME="C_CLKOUT13_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="74" NAME="C_CLKOUT13_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="75" NAME="C_CLKOUT14_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="76" NAME="C_CLKOUT14_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="77" NAME="C_CLKOUT14_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="78" NAME="C_CLKOUT14_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="79" NAME="C_CLKOUT14_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="80" NAME="C_CLKOUT15_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="81" NAME="C_CLKOUT15_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="82" NAME="C_CLKOUT15_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="83" NAME="C_CLKOUT15_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="84" NAME="C_CLKOUT15_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="85" NAME="C_CLKFBIN_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="86" NAME="C_CLKFBIN_DESKEW" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Clock Deskew</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="87" NAME="C_CLKFBOUT_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="88" NAME="C_CLKFBOUT_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="89" NAME="C_CLKFBOUT_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="90" NAME="C_CLKFBOUT_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="91" NAME="C_PSDONE_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Variable Phase Shift</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="92" NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER MPD_INDEX="93" NAME="C_CLK_PRIMITIVE_FEEDBACK_BUF" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Clock Primitive Feedback Buffer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="94" NAME="C_CLKOUT0_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="95" NAME="C_CLKOUT1_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="96" NAME="C_CLKOUT2_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="97" NAME="C_CLKOUT3_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="98" NAME="C_CLKOUT4_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="99" NAME="C_CLKOUT5_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="100" NAME="C_CLKOUT6_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="101" NAME="C_CLKOUT7_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="102" NAME="C_CLKOUT8_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="103" NAME="C_CLKOUT9_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="104" NAME="C_CLKOUT10_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="105" NAME="C_CLKOUT11_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="106" NAME="C_CLKOUT12_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="107" NAME="C_CLKOUT13_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="108" NAME="C_CLKOUT14_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="109" NAME="C_CLKOUT15_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="110" NAME="C_CLK_GEN" VALUE="UPDATE"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="80000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="CLKIN" SIGIS="CLK" SIGNAME="ad_refclk_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="samp_clk_p_pin"/>
            <CONNECTION INSTANCE="External Ports" PORT="samp_clk_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="80000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="CLKOUT0" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_MPMC_Clocks" PORT="CLKIN"/>
            <CONNECTION INSTANCE="clock_generator_MPMC_Clocks" PORT="PSCLK"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="MPLB_Clk"/>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_Clk"/>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="sysgen_clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="rate_change_filters_plbw_0" PORT="splb_clk"/>
            <CONNECTION INSTANCE="warp_timer_plbw_0" PORT="sysgen_clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="warp_timer_plbw_0" PORT="splb_clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="SPLB_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="160000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="CLKOUT1" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DPLB:IPLB:DLMB:ILMB]" INSTANCE="microblaze_0" PORT="CLK"/>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_Clk"/>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_CLK"/>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_CLK"/>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="dlmb_cntlr" PORT="LMB_Clk"/>
            <CONNECTION BUSINTERFACE="[SLMB]" INSTANCE="ilmb_cntlr" PORT="LMB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_userio_0" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_iic_eeprom_0" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="UART_USB" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A" PORT="SPLB_Clk"/>
            <CONNECTION INSTANCE="ETH_A" PORT="LlinkTemac0_CLK"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B" PORT="SPLB_Clk"/>
            <CONNECTION INSTANCE="ETH_B" PORT="LlinkTemac0_CLK"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="DDR3_2GB_SODIMM" PORT="SPLB0_Clk"/>
            <CONNECTION INSTANCE="DDR3_2GB_SODIMM" PORT="MPMC_Clk0"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_A_fifo" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ETH_B_fifo" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="mdm_0" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_0" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_1" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_clock_controller_0" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="w3_ad_controller_0" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="radio_controller_0" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_sysmon_adc_0" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_central_dma_0" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="xps_central_dma_0" PORT="MPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_bram_if_cntlr_2" PORT="SPLB_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="40000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="3" NAME="CLKOUT2" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="w3_userio_0" PORT="DNA_Port_Clk"/>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Slowest_sync_clk"/>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_0" PORT="sys_samp_clk_Tx"/>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_0" PORT="sys_samp_clk_Rx"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="MPLB_Clk"/>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_Clk"/>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="sysgen_clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="splb_clk"/>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="sysgen_clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_agc_mimo_plbw_0" PORT="splb_clk"/>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="bram_block_packet_buffers" PORT="BRAM_Clk_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="40000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="4" NAME="CLKOUT3" SIGIS="CLK" SIGNAME="clk_40MHz_90degphase">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_0" PORT="sys_samp_clk_Tx_90"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="23" NAME="RST" SIGIS="RST" SIGNAME="sys_rst_s">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="rst_1_sys_rst_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="24" NAME="LOCKED" SIGNAME="clk_gen_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_gen_locked_AND" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="5" NAME="CLKOUT4" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="6" NAME="CLKOUT5" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="7" NAME="CLKOUT6" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="8" NAME="CLKOUT7" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="9" NAME="CLKOUT8" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="10" NAME="CLKOUT9" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="11" NAME="CLKOUT10" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="12" NAME="CLKOUT11" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="13" NAME="CLKOUT12" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="14" NAME="CLKOUT13" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="15" NAME="CLKOUT14" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="16" NAME="CLKOUT15" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="17" NAME="CLKFBIN" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="18" NAME="CLKFBOUT" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="19" NAME="PSCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="20" NAME="PSEN" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="21" NAME="PSINCDEC" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="22" NAME="PSDONE" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="4.03.a" INSTANCE="clock_generator_asyncClks" IPTYPE="PERIPHERAL" MHS_INDEX="16" MODCLASS="IP" MODTYPE="clock_generator">
      <DESCRIPTION TYPE="SHORT">Clock Generator</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Clock generator for processor system.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/doc/clock_generator.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_DEVICE" TYPE="STRING" VALUE="6vlx240t">
          <DESCRIPTION>Device</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_PACKAGE" TYPE="STRING" VALUE="ff1156">
          <DESCRIPTION>Package</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPEEDGRADE" TYPE="STRING" VALUE="-2">
          <DESCRIPTION>Speed Grade</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="4" NAME="C_CLKIN_FREQ" TYPE="INTEGER" VALUE="200000000">
          <DESCRIPTION>Input Clock Frequency (Hz) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="5" NAME="C_CLKOUT0_FREQ" TYPE="INTEGER" VALUE="125000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="6" NAME="C_CLKOUT0_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="7" NAME="C_CLKOUT0_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="8" NAME="C_CLKOUT0_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_CLKOUT0_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="C_CLKOUT1_FREQ" TYPE="INTEGER" VALUE="200000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="11" NAME="C_CLKOUT1_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="12" NAME="C_CLKOUT1_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="13" NAME="C_CLKOUT1_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_CLKOUT1_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_CLKOUT2_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_CLKOUT2_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="17" NAME="C_CLKOUT2_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_CLKOUT2_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_CLKOUT2_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="20" NAME="C_CLKOUT3_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="21" NAME="C_CLKOUT3_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="22" NAME="C_CLKOUT3_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="23" NAME="C_CLKOUT3_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_CLKOUT3_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="25" NAME="C_CLKOUT4_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="26" NAME="C_CLKOUT4_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="27" NAME="C_CLKOUT4_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="28" NAME="C_CLKOUT4_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="29" NAME="C_CLKOUT4_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="30" NAME="C_CLKOUT5_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="31" NAME="C_CLKOUT5_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="32" NAME="C_CLKOUT5_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="33" NAME="C_CLKOUT5_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="34" NAME="C_CLKOUT5_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="35" NAME="C_CLKOUT6_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="36" NAME="C_CLKOUT6_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="37" NAME="C_CLKOUT6_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="38" NAME="C_CLKOUT6_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="39" NAME="C_CLKOUT6_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="40" NAME="C_CLKOUT7_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="41" NAME="C_CLKOUT7_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="42" NAME="C_CLKOUT7_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="43" NAME="C_CLKOUT7_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="44" NAME="C_CLKOUT7_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="45" NAME="C_CLKOUT8_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="46" NAME="C_CLKOUT8_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="47" NAME="C_CLKOUT8_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="48" NAME="C_CLKOUT8_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="49" NAME="C_CLKOUT8_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="50" NAME="C_CLKOUT9_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="51" NAME="C_CLKOUT9_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="52" NAME="C_CLKOUT9_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="53" NAME="C_CLKOUT9_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="54" NAME="C_CLKOUT9_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="55" NAME="C_CLKOUT10_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="56" NAME="C_CLKOUT10_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="57" NAME="C_CLKOUT10_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="58" NAME="C_CLKOUT10_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="59" NAME="C_CLKOUT10_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="60" NAME="C_CLKOUT11_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="61" NAME="C_CLKOUT11_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="62" NAME="C_CLKOUT11_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="63" NAME="C_CLKOUT11_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="64" NAME="C_CLKOUT11_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="65" NAME="C_CLKOUT12_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="66" NAME="C_CLKOUT12_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="67" NAME="C_CLKOUT12_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="68" NAME="C_CLKOUT12_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="69" NAME="C_CLKOUT12_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="70" NAME="C_CLKOUT13_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="71" NAME="C_CLKOUT13_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="72" NAME="C_CLKOUT13_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="73" NAME="C_CLKOUT13_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="74" NAME="C_CLKOUT13_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="75" NAME="C_CLKOUT14_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="76" NAME="C_CLKOUT14_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="77" NAME="C_CLKOUT14_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="78" NAME="C_CLKOUT14_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="79" NAME="C_CLKOUT14_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="80" NAME="C_CLKOUT15_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="81" NAME="C_CLKOUT15_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="82" NAME="C_CLKOUT15_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="83" NAME="C_CLKOUT15_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="84" NAME="C_CLKOUT15_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="85" NAME="C_CLKFBIN_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="86" NAME="C_CLKFBIN_DESKEW" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Clock Deskew</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="87" NAME="C_CLKFBOUT_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="88" NAME="C_CLKFBOUT_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="89" NAME="C_CLKFBOUT_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="90" NAME="C_CLKFBOUT_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="91" NAME="C_PSDONE_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Variable Phase Shift</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="92" NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER MPD_INDEX="93" NAME="C_CLK_PRIMITIVE_FEEDBACK_BUF" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Clock Primitive Feedback Buffer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="94" NAME="C_CLKOUT0_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="95" NAME="C_CLKOUT1_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="96" NAME="C_CLKOUT2_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="97" NAME="C_CLKOUT3_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="98" NAME="C_CLKOUT4_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="99" NAME="C_CLKOUT5_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="100" NAME="C_CLKOUT6_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="101" NAME="C_CLKOUT7_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="102" NAME="C_CLKOUT8_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="103" NAME="C_CLKOUT9_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="104" NAME="C_CLKOUT10_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="105" NAME="C_CLKOUT11_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="106" NAME="C_CLKOUT12_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="107" NAME="C_CLKOUT13_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="108" NAME="C_CLKOUT14_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="109" NAME="C_CLKOUT15_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="110" NAME="C_CLK_GEN" VALUE="UPDATE"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="CLKIN" SIGIS="CLK" SIGNAME="osc200_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="osc200_p_pin"/>
            <CONNECTION INSTANCE="External Ports" PORT="osc200_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="CLKOUT0" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_A" PORT="GTX_CLK_0"/>
            <CONNECTION BUSINTERFACE="[temacif_0]" INSTANCE="ETH_B" PORT="GTX_CLK_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="CLKOUT1" SIGIS="CLK" SIGNAME="clk_200MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ETH_A" PORT="REFCLK"/>
            <CONNECTION INSTANCE="ETH_B" PORT="REFCLK"/>
            <CONNECTION INSTANCE="DDR3_2GB_SODIMM" PORT="MPMC_Clk_200MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="23" NAME="RST" SIGIS="RST" SIGNAME="sys_rst_s">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="rst_1_sys_rst_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="24" NAME="LOCKED" SIGNAME="clk_gen_1_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_gen_locked_AND" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="3" NAME="CLKOUT2" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="CLKOUT3" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="5" NAME="CLKOUT4" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="6" NAME="CLKOUT5" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="7" NAME="CLKOUT6" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="8" NAME="CLKOUT7" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="9" NAME="CLKOUT8" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="10" NAME="CLKOUT9" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="11" NAME="CLKOUT10" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="12" NAME="CLKOUT11" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="13" NAME="CLKOUT12" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="14" NAME="CLKOUT13" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="15" NAME="CLKOUT14" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="16" NAME="CLKOUT15" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="17" NAME="CLKFBIN" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="18" NAME="CLKFBOUT" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="19" NAME="PSCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="20" NAME="PSEN" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="21" NAME="PSINCDEC" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="22" NAME="PSDONE" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="4.03.a" INSTANCE="clock_generator_MPMC_Clocks" IPTYPE="PERIPHERAL" MHS_INDEX="17" MODCLASS="IP" MODTYPE="clock_generator">
      <DESCRIPTION TYPE="SHORT">Clock Generator</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Clock generator for processor system.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/doc/clock_generator.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_DEVICE" TYPE="STRING" VALUE="6vlx240t">
          <DESCRIPTION>Device</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_PACKAGE" TYPE="STRING" VALUE="ff1156">
          <DESCRIPTION>Package</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPEEDGRADE" TYPE="STRING" VALUE="-2">
          <DESCRIPTION>Speed Grade</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="4" NAME="C_CLKIN_FREQ" TYPE="INTEGER" VALUE="80000000">
          <DESCRIPTION>Input Clock Frequency (Hz) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="5" NAME="C_CLKOUT0_FREQ" TYPE="INTEGER" VALUE="320000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="6" NAME="C_CLKOUT0_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="7" NAME="C_CLKOUT0_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="8" NAME="C_CLKOUT0_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_CLKOUT0_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="C_CLKOUT1_FREQ" TYPE="INTEGER" VALUE="320000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="11" NAME="C_CLKOUT1_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="12" NAME="C_CLKOUT1_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="13" NAME="C_CLKOUT1_BUF" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="14" NAME="C_CLKOUT1_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_CLKOUT2_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_CLKOUT2_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="17" NAME="C_CLKOUT2_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_CLKOUT2_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_CLKOUT2_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="20" NAME="C_CLKOUT3_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="21" NAME="C_CLKOUT3_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="22" NAME="C_CLKOUT3_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="23" NAME="C_CLKOUT3_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_CLKOUT3_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="25" NAME="C_CLKOUT4_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="26" NAME="C_CLKOUT4_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="27" NAME="C_CLKOUT4_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="28" NAME="C_CLKOUT4_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="29" NAME="C_CLKOUT4_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="30" NAME="C_CLKOUT5_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="31" NAME="C_CLKOUT5_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="32" NAME="C_CLKOUT5_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="33" NAME="C_CLKOUT5_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="34" NAME="C_CLKOUT5_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="35" NAME="C_CLKOUT6_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="36" NAME="C_CLKOUT6_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="37" NAME="C_CLKOUT6_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="38" NAME="C_CLKOUT6_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="39" NAME="C_CLKOUT6_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="40" NAME="C_CLKOUT7_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="41" NAME="C_CLKOUT7_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="42" NAME="C_CLKOUT7_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="43" NAME="C_CLKOUT7_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="44" NAME="C_CLKOUT7_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="45" NAME="C_CLKOUT8_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="46" NAME="C_CLKOUT8_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="47" NAME="C_CLKOUT8_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="48" NAME="C_CLKOUT8_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="49" NAME="C_CLKOUT8_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="50" NAME="C_CLKOUT9_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="51" NAME="C_CLKOUT9_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="52" NAME="C_CLKOUT9_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="53" NAME="C_CLKOUT9_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="54" NAME="C_CLKOUT9_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="55" NAME="C_CLKOUT10_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="56" NAME="C_CLKOUT10_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="57" NAME="C_CLKOUT10_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="58" NAME="C_CLKOUT10_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="59" NAME="C_CLKOUT10_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="60" NAME="C_CLKOUT11_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="61" NAME="C_CLKOUT11_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="62" NAME="C_CLKOUT11_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="63" NAME="C_CLKOUT11_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="64" NAME="C_CLKOUT11_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="65" NAME="C_CLKOUT12_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="66" NAME="C_CLKOUT12_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="67" NAME="C_CLKOUT12_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="68" NAME="C_CLKOUT12_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="69" NAME="C_CLKOUT12_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="70" NAME="C_CLKOUT13_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="71" NAME="C_CLKOUT13_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="72" NAME="C_CLKOUT13_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="73" NAME="C_CLKOUT13_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="74" NAME="C_CLKOUT13_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="75" NAME="C_CLKOUT14_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="76" NAME="C_CLKOUT14_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="77" NAME="C_CLKOUT14_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="78" NAME="C_CLKOUT14_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="79" NAME="C_CLKOUT14_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="80" NAME="C_CLKOUT15_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="81" NAME="C_CLKOUT15_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="82" NAME="C_CLKOUT15_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="83" NAME="C_CLKOUT15_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="84" NAME="C_CLKOUT15_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="85" NAME="C_CLKFBIN_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="86" NAME="C_CLKFBIN_DESKEW" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Clock Deskew</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="87" NAME="C_CLKFBOUT_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="88" NAME="C_CLKFBOUT_PHASE" TYPE="REAL" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="89" NAME="C_CLKFBOUT_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="90" NAME="C_CLKFBOUT_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="91" NAME="C_PSDONE_GROUP" TYPE="STRING" VALUE="MMCM0">
          <DESCRIPTION>Variable Phase Shift</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="92" NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER MPD_INDEX="93" NAME="C_CLK_PRIMITIVE_FEEDBACK_BUF" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Clock Primitive Feedback Buffer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="94" NAME="C_CLKOUT0_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="95" NAME="C_CLKOUT1_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="96" NAME="C_CLKOUT2_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="97" NAME="C_CLKOUT3_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="98" NAME="C_CLKOUT4_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="99" NAME="C_CLKOUT5_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="100" NAME="C_CLKOUT6_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="101" NAME="C_CLKOUT7_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="102" NAME="C_CLKOUT8_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="103" NAME="C_CLKOUT9_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="104" NAME="C_CLKOUT10_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="105" NAME="C_CLKOUT11_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="106" NAME="C_CLKOUT12_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="107" NAME="C_CLKOUT13_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="108" NAME="C_CLKOUT14_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="109" NAME="C_CLKOUT15_DUTY_CYCLE" TYPE="REAL" VALUE="0.500000"/>
        <PARAMETER MPD_INDEX="110" NAME="C_CLK_GEN" VALUE="UPDATE"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="80000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="CLKIN" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="CLKOUT0" SIGIS="CLK" SIGNAME="clk_320MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_2GB_SODIMM" PORT="MPMC_Clk_Mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="320000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="CLKOUT1" SIGIS="CLK" SIGNAME="clk_320MHz_nobuf_varphase">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_2GB_SODIMM" PORT="MPMC_Clk_Rd_Base"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="80000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="19" NAME="PSCLK" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="20" NAME="PSEN" SIGNAME="MPMC_DCM_PSEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_2GB_SODIMM" PORT="MPMC_DCM_PSEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="21" NAME="PSINCDEC" SIGNAME="MPMC_DCM_PSINCDEC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_2GB_SODIMM" PORT="MPMC_DCM_PSINCDEC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="22" NAME="PSDONE" SIGNAME="MPMC_DCM_PSDONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_2GB_SODIMM" PORT="MPMC_DCM_PSDONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="23" NAME="RST" SIGIS="RST" SIGNAME="sys_rst_s">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="rst_1_sys_rst_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="24" NAME="LOCKED" SIGNAME="clk_gen_2_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_gen_locked_AND" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="3" NAME="CLKOUT2" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="CLKOUT3" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="5" NAME="CLKOUT4" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="6" NAME="CLKOUT5" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="7" NAME="CLKOUT6" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="8" NAME="CLKOUT7" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="9" NAME="CLKOUT8" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="10" NAME="CLKOUT9" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="11" NAME="CLKOUT10" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="12" NAME="CLKOUT11" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="13" NAME="CLKOUT12" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="14" NAME="CLKOUT13" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="15" NAME="CLKOUT14" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="16" NAME="CLKOUT15" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="17" NAME="CLKFBIN" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="18" NAME="CLKFBOUT" SIGIS="CLK" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.b" INSTANCE="mdm_0" IPTYPE="PERIPHERAL" MHS_INDEX="18" MODCLASS="DEBUG" MODTYPE="mdm">
      <DESCRIPTION TYPE="SHORT">MicroBlaze Debug Module (MDM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Debug module for MicroBlaze Soft Processor.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/doc/mdm.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="1" NAME="C_JTAG_CHAIN" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Specifies the JTAG user-defined register used </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_INTERCONNECT" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Specifies the Bus Interface for the JTAG UART </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="3" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x84400000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x8440ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="9" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="11" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="12" NAME="C_MB_DBG_PORTS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of MicroBlaze debug ports </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="C_USE_UART" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable JTAG UART </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Address Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>AXI Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE">
          <DESCRIPTION>AXI4LITE protocal</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="Debug_SYS_Rst" SIGIS="RST" SIGNAME="Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="MB_Debug_Sys_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="0" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="Ext_BRK" DIR="O" MPD_INDEX="2" NAME="Ext_BRK" SIGNAME="Ext_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="EXT_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="Ext_NM_BRK" DIR="O" MPD_INDEX="3" NAME="Ext_NM_BRK" SIGNAME="Ext_NM_BRK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="EXT_NM_BRK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="4" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="5" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="6" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="S_AXI_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="8" NAME="S_AXI_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="9" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8-1):0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="11" NAME="S_AXI_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="12" NAME="S_AXI_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="13" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="14" NAME="S_AXI_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="15" NAME="S_AXI_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="16" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="17" NAME="S_AXI_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="18" NAME="S_AXI_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="21" NAME="S_AXI_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="22" NAME="S_AXI_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="23" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="24" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="25" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="26" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="27" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="28" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="29" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="30" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="31" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="32" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="33" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="34" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="35" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="36" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="37" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="39" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="40" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="41" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="42" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="43" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="44" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="45" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="46" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="47" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="48" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="49" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="50" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="51" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="52" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="53" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="54" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="55" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="56" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="57" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="58" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="59" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="60" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="61" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="62" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="63" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="64" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_Clk" DIR="O" MPD_INDEX="65" NAME="Dbg_Clk_0" SIGIS="CLK" SIGNAME="microblaze_0_mdm_bus_Dbg_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_TDI" DIR="O" MPD_INDEX="66" NAME="Dbg_TDI_0" SIGNAME="microblaze_0_mdm_bus_Dbg_TDI">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_TDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_TDO" DIR="I" MPD_INDEX="67" NAME="Dbg_TDO_0" SIGNAME="microblaze_0_mdm_bus_Dbg_TDO">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_TDO"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_Reg_En" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="68" MSB="0" NAME="Dbg_Reg_En_0" RIGHT="7" SIGNAME="microblaze_0_mdm_bus_Dbg_Reg_En" VECFORMULA="[0:7]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_REG_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_Capture" DIR="O" MPD_INDEX="69" NAME="Dbg_Capture_0" SIGNAME="microblaze_0_mdm_bus_Dbg_Capture">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_CAPTURE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_Shift" DIR="O" MPD_INDEX="70" NAME="Dbg_Shift_0" SIGNAME="microblaze_0_mdm_bus_Dbg_Shift">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_SHIFT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_mdm_bus_Dbg_Update" DIR="O" MPD_INDEX="71" NAME="Dbg_Update_0" SIGNAME="microblaze_0_mdm_bus_Dbg_Update">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DBG_UPDATE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="microblaze_0_mdm_bus_Debug_Rst" DIR="O" MPD_INDEX="72" NAME="Dbg_Rst_0" SIGIS="RST" SIGNAME="microblaze_0_mdm_bus_Debug_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[DEBUG]" INSTANCE="microblaze_0" PORT="DEBUG_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="73" NAME="Dbg_Clk_1" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="74" NAME="Dbg_TDI_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="75" NAME="Dbg_TDO_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="76" MSB="0" NAME="Dbg_Reg_En_1" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="77" NAME="Dbg_Capture_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="78" NAME="Dbg_Shift_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="79" NAME="Dbg_Update_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="80" NAME="Dbg_Rst_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="81" NAME="Dbg_Clk_2" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="82" NAME="Dbg_TDI_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="83" NAME="Dbg_TDO_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="84" MSB="0" NAME="Dbg_Reg_En_2" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="85" NAME="Dbg_Capture_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="86" NAME="Dbg_Shift_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="87" NAME="Dbg_Update_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="88" NAME="Dbg_Rst_2" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="89" NAME="Dbg_Clk_3" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="90" NAME="Dbg_TDI_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="91" NAME="Dbg_TDO_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="92" MSB="0" NAME="Dbg_Reg_En_3" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="93" NAME="Dbg_Capture_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="94" NAME="Dbg_Shift_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="95" NAME="Dbg_Update_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="96" NAME="Dbg_Rst_3" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="Dbg_Clk_4" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="98" NAME="Dbg_TDI_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="Dbg_TDO_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="100" MSB="0" NAME="Dbg_Reg_En_4" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="101" NAME="Dbg_Capture_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="Dbg_Shift_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="103" NAME="Dbg_Update_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="104" NAME="Dbg_Rst_4" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="105" NAME="Dbg_Clk_5" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="Dbg_TDI_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="107" NAME="Dbg_TDO_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="108" MSB="0" NAME="Dbg_Reg_En_5" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="Dbg_Capture_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="110" NAME="Dbg_Shift_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="111" NAME="Dbg_Update_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="112" NAME="Dbg_Rst_5" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="113" NAME="Dbg_Clk_6" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="114" NAME="Dbg_TDI_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="115" NAME="Dbg_TDO_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="116" MSB="0" NAME="Dbg_Reg_En_6" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="117" NAME="Dbg_Capture_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="118" NAME="Dbg_Shift_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="119" NAME="Dbg_Update_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="120" NAME="Dbg_Rst_6" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="121" NAME="Dbg_Clk_7" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="122" NAME="Dbg_TDI_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="123" NAME="Dbg_TDO_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="124" MSB="0" NAME="Dbg_Reg_En_7" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="125" NAME="Dbg_Capture_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="126" NAME="Dbg_Shift_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="127" NAME="Dbg_Update_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="128" NAME="Dbg_Rst_7" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="bscan_tdi" DIR="O" MPD_INDEX="129" NAME="bscan_tdi" SIGNAME="bscan_tdi">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_reset" DIR="O" MPD_INDEX="130" NAME="bscan_reset" SIGIS="RST" SIGNAME="bscan_reset">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_shift" DIR="O" MPD_INDEX="131" NAME="bscan_shift" SIGNAME="bscan_shift">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_update" DIR="O" MPD_INDEX="132" NAME="bscan_update" SIGNAME="bscan_update">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_capture" DIR="O" MPD_INDEX="133" NAME="bscan_capture" SIGNAME="bscan_capture">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_sel1" DIR="O" MPD_INDEX="134" NAME="bscan_sel1" SIGNAME="bscan_sel1">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_drck1" DIR="O" MPD_INDEX="135" NAME="bscan_drck1" SIGIS="CLK" SIGNAME="bscan_drck1">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_tdo1" DIR="I" MPD_INDEX="136" NAME="bscan_tdo1" SIGNAME="bscan_tdo1">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="137" NAME="Ext_JTAG_DRCK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="138" NAME="Ext_JTAG_RESET" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="139" NAME="Ext_JTAG_SEL" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="140" NAME="Ext_JTAG_CAPTURE" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="141" NAME="Ext_JTAG_SHIFT" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="142" NAME="Ext_JTAG_UPDATE" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="143" NAME="Ext_JTAG_TDI" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="144" NAME="Ext_JTAG_TDO" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_mdm_bus" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="MBDEBUG_0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_0"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="3" NAME="MBDEBUG_1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_1"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="4" NAME="MBDEBUG_2" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_2"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="5" NAME="MBDEBUG_3" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_3"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="6" NAME="MBDEBUG_4" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_4"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_4"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="7" NAME="MBDEBUG_5" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_5"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_5"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="8" NAME="MBDEBUG_6" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_6"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_6"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="9" NAME="MBDEBUG_7" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_7"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_7"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BSCAN" MPD_INDEX="10" NAME="XMTC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_DRCK"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_RESET"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_SEL"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_CAPTURE"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_SHIFT"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_UPDATE"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_TDI"/>
            <PORTMAP DIR="I" PHYSICAL="Ext_JTAG_TDO"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2218786816" BASENAME="C_BASEADDR" BASEVALUE="0x84400000" HIGHDECIMAL="2218852351" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8440ffff" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.00.a" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" MHS_INDEX="19" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset">
      <DESCRIPTION TYPE="SHORT">Processor System Reset Module</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Reset management module</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/doc/proc_sys_reset.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_SUBFAMILY" TYPE="string" VALUE="lx">
          <DESCRIPTION>Device Subfamily</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="1" NAME="C_EXT_RST_WIDTH" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The External Reset Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_AUX_RST_WIDTH" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The Auxiliary Reset Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>External Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_AUX_RESET_HIGH" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>Auxiliary Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_NUM_BUS_RST" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Bus Structure Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="6" NAME="C_NUM_PERP_RST" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Peripheral Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_NUM_INTERCONNECT_ARESETN" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Active Low Interconnect Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_NUM_PERP_ARESETN" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Active Low Peripheral Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="9" NAME="C_FAMILY" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="40000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="Slowest_sync_clk" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="Ext_Reset_In" SIGIS="RST" SIGNAME="sys_rst_s">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="rst_1_sys_rst_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="MB_Debug_Sys_Rst" SIGIS="RST" SIGNAME="Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_0" PORT="Debug_SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="10" NAME="Dcm_locked" SIGNAME="clk_gen_all_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_gen_locked_AND" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="17" NAME="MB_Reset" SIGIS="RST" SIGNAME="mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="MB_RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="18" NAME="Bus_Struct_Reset" SIGIS="RST" SIGNAME="sys_bus_reset" VECFORMULA="[0:C_NUM_BUS_RST-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="ilmb" PORT="SYS_RST"/>
            <CONNECTION INSTANCE="dlmb" PORT="SYS_RST"/>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="19" NAME="Peripheral_Reset" SIGIS="RST" SIGNAME="sys_periph_reset" VECFORMULA="[0:C_NUM_PERP_RST-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_2GB_SODIMM" PORT="MPMC_Rst"/>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rx_reset"/>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="2" NAME="Aux_Reset_In" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="4" NAME="Core_Reset_Req_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="5" NAME="Chip_Reset_Req_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="6" NAME="System_Reset_Req_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="Core_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="8" NAME="Chip_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="System_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="11" NAME="RstcPPCresetcore_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="12" NAME="RstcPPCresetchip_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="13" NAME="RstcPPCresetsys_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="14" NAME="RstcPPCresetcore_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="15" NAME="RstcPPCresetchip_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="16" NAME="RstcPPCresetsys_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="20" NAME="Interconnect_aresetn" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_INTERCONNECT_ARESETN-1]"/>
        <PORT DIR="O" MPD_INDEX="21" NAME="Peripheral_aresetn" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_PERP_ARESETN-1]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" IS_VALID="FALSE" MPD_INDEX="0" NAME="RESETPPC0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="Core_Reset_Req_0"/>
            <PORTMAP DIR="I" PHYSICAL="Chip_Reset_Req_0"/>
            <PORTMAP DIR="I" PHYSICAL="System_Reset_Req_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetcore_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetchip_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetsys_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" IS_VALID="FALSE" MPD_INDEX="1" NAME="RESETPPC1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="Core_Reset_Req_1"/>
            <PORTMAP DIR="I" PHYSICAL="Chip_Reset_Req_1"/>
            <PORTMAP DIR="I" PHYSICAL="System_Reset_Req_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetcore_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetchip_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetsys_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="reset_0"/>
      </IOINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="clk_gen_locked_AND" IPTYPE="PERIPHERAL" MHS_INDEX="20" MODCLASS="IP" MODTYPE="util_reduced_logic">
      <DESCRIPTION TYPE="SHORT">Utility Reduced Logic</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Get 1 bit result from 2 input bits</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/util_reduced_logic_v1_00_a/doc/util_reduced_logic.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_OPERATION" TYPE="string" VALUE="AND">
          <DESCRIPTION>The Vector Operation To Perform </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_SIZE" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Size of The Vector </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="2" MHS_INDEX="0" MPD_INDEX="0" MSB="0" NAME="Op1" RIGHT="2" SIGNAME="clk_gen_0_locked &amp; clk_gen_1_locked &amp; clk_gen_2_locked" VECFORMULA="[0:C_SIZE-1]">
          <SIGNALS>
            <SIGNAL NAME="clk_gen_0_locked"/>
            <SIGNAL NAME="clk_gen_1_locked"/>
            <SIGNAL NAME="clk_gen_2_locked"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_gen_0_locked &amp; clk_gen_1_locked &amp; clk_gen_2_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="Res" SIGNAME="clk_gen_all_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="bram_block_0" IPTYPE="PERIPHERAL" MHS_INDEX="21" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x20000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_0" PORT="BRAM_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_0" PORT="BRAM_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_0" PORT="BRAM_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="3" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_0" PORT="BRAM_WEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_0" PORT="BRAM_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="31" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_0" PORT="BRAM_Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="31" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_0" PORT="BRAM_Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_WE-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_AWIDTH-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_DWIDTH-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_DWIDTH-1]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="xps_bram_if_cntlr_0_PORTA" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.b" INSTANCE="xps_bram_if_cntlr_0" IPTYPE="PERIPHERAL" MHS_INDEX="22" MODCLASS="MEMORY_CNTLR" MODTYPE="xps_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">XPS BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the PLBV46</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b/doc/xps_bram_if_cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x20060000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x2007ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_DWIDTH" TYPE="integer" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_NUM_MASTERS" TYPE="integer" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_MID_WIDTH" TYPE="integer" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="integer" VALUE="1">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="integer" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:C_SPLB_MID_WIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:(C_SPLB_DWIDTH/8)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:C_SPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:C_SPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Rst" DIR="O" MPD_INDEX="42" NAME="BRAM_Rst" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_0" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Clk" DIR="O" MPD_INDEX="43" NAME="BRAM_Clk" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_0" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_EN" DIR="O" MPD_INDEX="44" NAME="BRAM_EN" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_0" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="45" MSB="0" NAME="BRAM_WEN" RIGHT="3" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_WEN" VECFORMULA="[0:(C_SPLB_NATIVE_DWIDTH/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_0" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="BRAM_Addr" RIGHT="31" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Addr" VECFORMULA="[0:C_SPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_0" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="47" MSB="0" NAME="BRAM_Din" RIGHT="31" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Din" VECFORMULA="[0:C_SPLB_NATIVE_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_0" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="48" MSB="0" NAME="BRAM_Dout" RIGHT="31" SIGNAME="xps_bram_if_cntlr_0_PORTA_BRAM_Dout" VECFORMULA="[0:C_SPLB_NATIVE_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_0" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="xps_bram_if_cntlr_0_PORTA" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_EN"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WEN"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Din"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Dout"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="537264128" BASENAME="C_BASEADDR" BASEVALUE="0x20060000" HIGHDECIMAL="537395199" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2007ffff" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="131072" SIZEABRV="128K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="bram_block_1" IPTYPE="PERIPHERAL" MHS_INDEX="23" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x10000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_1" PORT="BRAM_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_1" PORT="BRAM_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_1" PORT="BRAM_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="3" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_1" PORT="BRAM_WEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_1" PORT="BRAM_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="31" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_1" PORT="BRAM_Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="31" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_1" PORT="BRAM_Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_WE-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_AWIDTH-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_DWIDTH-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_DWIDTH-1]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="xps_bram_if_cntlr_1_PORTA" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.b" INSTANCE="xps_bram_if_cntlr_1" IPTYPE="PERIPHERAL" MHS_INDEX="24" MODCLASS="MEMORY_CNTLR" MODTYPE="xps_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">XPS BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the PLBV46</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b/doc/xps_bram_if_cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x20040000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x2004ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_DWIDTH" TYPE="integer" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_NUM_MASTERS" TYPE="integer" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_MID_WIDTH" TYPE="integer" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="integer" VALUE="1">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="integer" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:C_SPLB_MID_WIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:(C_SPLB_DWIDTH/8)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:C_SPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:C_SPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Rst" DIR="O" MPD_INDEX="42" NAME="BRAM_Rst" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_1" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Clk" DIR="O" MPD_INDEX="43" NAME="BRAM_Clk" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_1" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_EN" DIR="O" MPD_INDEX="44" NAME="BRAM_EN" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_1" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="45" MSB="0" NAME="BRAM_WEN" RIGHT="3" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_WEN" VECFORMULA="[0:(C_SPLB_NATIVE_DWIDTH/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_1" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="BRAM_Addr" RIGHT="31" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Addr" VECFORMULA="[0:C_SPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_1" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="47" MSB="0" NAME="BRAM_Din" RIGHT="31" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Din" VECFORMULA="[0:C_SPLB_NATIVE_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_1" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="48" MSB="0" NAME="BRAM_Dout" RIGHT="31" SIGNAME="xps_bram_if_cntlr_1_PORTA_BRAM_Dout" VECFORMULA="[0:C_SPLB_NATIVE_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_1" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="xps_bram_if_cntlr_1_PORTA" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_EN"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WEN"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Din"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Dout"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="537133056" BASENAME="C_BASEADDR" BASEVALUE="0x20040000" HIGHDECIMAL="537198591" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2004ffff" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.02.a" INSTANCE="xps_timer_0" IPTYPE="PERIPHERAL" MHS_INDEX="25" MODCLASS="PERIPHERAL" MODTYPE="xps_timer">
      <DESCRIPTION TYPE="SHORT">XPS Timer/Counter</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Timer counter with PLBV46 interface</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/doc/xps_timer.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="1" NAME="C_COUNT_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>The Width of Counter in Timer</DESCRIPTION>
          <DESCRIPTION>Count Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_ONE_TIMER_ONLY" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Only One Timer is present</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_TRIG0_ASSERT" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>TRIG0 Active Level</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_TRIG1_ASSERT" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>TRIG1 Active Level</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_GEN0_ASSERT" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>GEN0 Active Level</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="6" NAME="C_GEN1_ASSERT" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>GEN1 Active Level</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="7" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x83c00000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x83c0ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" MPD_INDEX="0" NAME="CaptureTrig0" SIGNAME="__NOC__">
          <DESCRIPTION>Capture Trig 0</DESCRIPTION>
        </PORT>
        <PORT DIR="I" MPD_INDEX="1" NAME="CaptureTrig1" SIGNAME="__NOC__">
          <DESCRIPTION>Capture Trig 1</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="2" NAME="GenerateOut0" SIGNAME="__NOC__">
          <DESCRIPTION>Generate Out 0</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="3" NAME="GenerateOut1" SIGNAME="__NOC__">
          <DESCRIPTION>Generate Out 1</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="4" NAME="PWM0" SIGNAME="__NOC__">
          <DESCRIPTION>Pulse Width Modulation 0</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="5" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="6" NAME="Freeze" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" CLKFREQUENCY="80000000" DEF_SIGNAME="clk_80MHz" DIR="I" MPD_INDEX="7" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_SPLB_Rst" DIR="I" MPD_INDEX="8" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_secondary_80MHz_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="9" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_secondary_80MHz_PLB_ABus" VECFORMULA="[0:C_SPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_PAValid" DIR="I" MPD_INDEX="10" NAME="PLB_PAValid" SIGNAME="plb_secondary_80MHz_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_masterID" DIR="I" MPD_INDEX="11" NAME="PLB_masterID" SIGNAME="plb_secondary_80MHz_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_RNW" DIR="I" MPD_INDEX="12" NAME="PLB_RNW" SIGNAME="plb_secondary_80MHz_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="13" MSB="0" NAME="PLB_BE" RIGHT="3" SIGNAME="plb_secondary_80MHz_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_secondary_80MHz_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_secondary_80MHz_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="16" MSB="0" NAME="PLB_wrDBus" RIGHT="31" SIGNAME="plb_secondary_80MHz_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_addrAck" DIR="O" MPD_INDEX="17" NAME="Sl_addrAck" SIGNAME="plb_secondary_80MHz_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="18" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_secondary_80MHz_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_wait" DIR="O" MPD_INDEX="19" NAME="Sl_wait" SIGNAME="plb_secondary_80MHz_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_rearbitrate" DIR="O" MPD_INDEX="20" NAME="Sl_rearbitrate" SIGNAME="plb_secondary_80MHz_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_wrDAck" DIR="O" MPD_INDEX="21" NAME="Sl_wrDAck" SIGNAME="plb_secondary_80MHz_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_wrComp" DIR="O" MPD_INDEX="22" NAME="Sl_wrComp" SIGNAME="plb_secondary_80MHz_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="23" MSB="0" NAME="Sl_rdDBus" RIGHT="31" SIGNAME="plb_secondary_80MHz_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_rdDAck" DIR="O" MPD_INDEX="24" NAME="Sl_rdDAck" SIGNAME="plb_secondary_80MHz_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_rdComp" DIR="O" MPD_INDEX="25" NAME="Sl_rdComp" SIGNAME="plb_secondary_80MHz_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_MBusy" DIR="O" MPD_INDEX="26" NAME="Sl_MBusy" SIGNAME="plb_secondary_80MHz_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_MWrErr" DIR="O" MPD_INDEX="27" NAME="Sl_MWrErr" SIGNAME="plb_secondary_80MHz_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_MRdErr" DIR="O" MPD_INDEX="28" NAME="Sl_MRdErr" SIGNAME="plb_secondary_80MHz_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="29" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_secondary_80MHz_PLB_UABus" VECFORMULA="[0:C_SPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_SAValid" DIR="I" MPD_INDEX="30" NAME="PLB_SAValid" SIGNAME="plb_secondary_80MHz_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_rdPrim" DIR="I" MPD_INDEX="31" NAME="PLB_rdPrim" SIGNAME="plb_secondary_80MHz_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_wrPrim" DIR="I" MPD_INDEX="32" NAME="PLB_wrPrim" SIGNAME="plb_secondary_80MHz_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_abort" DIR="I" MPD_INDEX="33" NAME="PLB_abort" SIGNAME="plb_secondary_80MHz_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_busLock" DIR="I" MPD_INDEX="34" NAME="PLB_busLock" SIGNAME="plb_secondary_80MHz_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="35" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_secondary_80MHz_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_lockErr" DIR="I" MPD_INDEX="36" NAME="PLB_lockErr" SIGNAME="plb_secondary_80MHz_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_wrBurst" DIR="I" MPD_INDEX="37" NAME="PLB_wrBurst" SIGNAME="plb_secondary_80MHz_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_rdBurst" DIR="I" MPD_INDEX="38" NAME="PLB_rdBurst" SIGNAME="plb_secondary_80MHz_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_wrPendReq" DIR="I" MPD_INDEX="39" NAME="PLB_wrPendReq" SIGNAME="plb_secondary_80MHz_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_rdPendReq" DIR="I" MPD_INDEX="40" NAME="PLB_rdPendReq" SIGNAME="plb_secondary_80MHz_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_secondary_80MHz_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="42" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_secondary_80MHz_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="43" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_secondary_80MHz_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="44" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_secondary_80MHz_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_wrBTerm" DIR="O" MPD_INDEX="45" NAME="Sl_wrBTerm" SIGNAME="plb_secondary_80MHz_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="46" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_secondary_80MHz_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_rdBTerm" DIR="O" MPD_INDEX="47" NAME="Sl_rdBTerm" SIGNAME="plb_secondary_80MHz_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_MIRQ" DIR="O" MPD_INDEX="48" NAME="Sl_MIRQ" SIGNAME="plb_secondary_80MHz_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_secondary_80MHz" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2210398208" BASENAME="C_BASEADDR" BASEVALUE="0x83c00000" HIGHDECIMAL="2210463743" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83c0ffff" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.00.b" INSTANCE="w3_clock_controller_0" IPTYPE="PERIPHERAL" MHS_INDEX="26" MODCLASS="PERIPHERAL" MODTYPE="w3_clock_controller">
      <DESCRIPTION TYPE="SHORT">WARP v3 Clock Buffer Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Implements SPI master and other logic for configuring the AD9512 clock buffers on the WARP v3 board</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0xc0400000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0xc040ffff"/>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="6250"/>
        <PARAMETER MPD_INDEX="11" NAME="C_INCLUDE_DPHASE_TIMER" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="12" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="50" NAME="rfref_spi_cs_n" SIGNAME="clk_rfref_spi_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_rfref_spi_cs_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="45" NAME="samp_spi_cs_n" SIGNAME="clk_samp_spi_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_samp_spi_cs_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="43" NAME="samp_spi_mosi" SIGNAME="clk_samp_spi_mosi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_samp_spi_mosi_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="48" NAME="rfref_spi_mosi" SIGNAME="clk_rfref_spi_mosi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_rfref_spi_mosi_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="42" NAME="samp_spi_sclk" SIGNAME="clk_samp_spi_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_samp_spi_sclk_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="47" NAME="rfref_spi_sclk" SIGNAME="clk_rfref_spi_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_rfref_spi_sclk_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="44" NAME="samp_spi_miso" SIGNAME="clk_samp_spi_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_samp_spi_miso_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="clk_buffer_SPI" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="49" NAME="rfref_spi_miso" SIGNAME="clk_rfref_spi_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="clk_rfref_spi_miso_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="usr_gpio" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="56" MSB="0" NAME="usr_status" RIGHT="31" SIGNAME="net_gnd" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_gnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="clk_buffer_SPI" MPD_INDEX="46" NAME="samp_func" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="clk_buffer_SPI" MPD_INDEX="51" NAME="rfref_func" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="usr_gpio" MPD_INDEX="52" NAME="usr_reset0" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="usr_gpio" MPD_INDEX="53" NAME="usr_reset1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="usr_gpio" MPD_INDEX="54" NAME="usr_reset2" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="usr_gpio" MPD_INDEX="55" NAME="usr_reset3" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="clk_buffer_SPI" TYPE="W3_CLKCONFIG_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="rfref_spi_cs_n"/>
            <PORTMAP DIR="O" PHYSICAL="samp_spi_cs_n"/>
            <PORTMAP DIR="O" PHYSICAL="samp_spi_mosi"/>
            <PORTMAP DIR="O" PHYSICAL="rfref_spi_mosi"/>
            <PORTMAP DIR="O" PHYSICAL="samp_spi_sclk"/>
            <PORTMAP DIR="O" PHYSICAL="rfref_spi_sclk"/>
            <PORTMAP DIR="I" PHYSICAL="samp_spi_miso"/>
            <PORTMAP DIR="I" PHYSICAL="rfref_spi_miso"/>
            <PORTMAP DIR="O" PHYSICAL="samp_func"/>
            <PORTMAP DIR="O" PHYSICAL="rfref_func"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="usr_gpio" TYPE="W3_CLKCONFIG_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="usr_status"/>
            <PORTMAP DIR="O" PHYSICAL="usr_reset0"/>
            <PORTMAP DIR="O" PHYSICAL="usr_reset1"/>
            <PORTMAP DIR="O" PHYSICAL="usr_reset2"/>
            <PORTMAP DIR="O" PHYSICAL="usr_reset3"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3225419776" BASENAME="C_BASEADDR" BASEVALUE="0xc0400000" HIGHDECIMAL="3225485311" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xc040ffff" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.00.b" INSTANCE="w3_ad_controller_0" IPTYPE="PERIPHERAL" MHS_INDEX="27" MODCLASS="PERIPHERAL" MODTYPE="w3_ad_controller">
      <DESCRIPTION TYPE="SHORT">WARP_AD_CONTROLLER</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0xc6000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0xc600ffff"/>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="6250"/>
        <PARAMETER MPD_INDEX="11" NAME="C_INCLUDE_DPHASE_TIMER" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="12" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="43" NAME="RFA_AD_spi_cs_n" SIGNAME="RFA_AD_spi_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_spi_cs_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="48" NAME="RFB_AD_reset_n" SIGNAME="RFB_AD_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_reset_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" MHS_INDEX="2" MPD_INDEX="49" NAME="RFB_AD_spi_sdio" SIGNAME="RFB_AD_spi_sdio">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_spi_sdio"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" MHS_INDEX="3" MPD_INDEX="45" NAME="RFA_AD_spi_sdio" SIGNAME="RFA_AD_spi_sdio">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_spi_sdio"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="42" NAME="RFA_AD_spi_sclk" SIGNAME="RFA_AD_spi_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_spi_sclk_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="44" NAME="RFA_AD_reset_n" SIGNAME="RFA_AD_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_reset_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="46" NAME="RFB_AD_spi_sclk" SIGNAME="RFB_AD_spi_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_spi_sclk_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="47" NAME="RFB_AD_spi_cs_n" SIGNAME="RFB_AD_spi_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_spi_cs_n_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3321888768" BASENAME="C_BASEADDR" BASEVALUE="0xc6000000" HIGHDECIMAL="3321954303" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xc600ffff" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.00.b" INSTANCE="radio_controller_0" IPTYPE="PERIPHERAL" MHS_INDEX="28" MODCLASS="PERIPHERAL" MODTYPE="radio_controller">
      <DESCRIPTION TYPE="SHORT">RADIO_CONTROLLER</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0xcac00000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0xcac0ffff"/>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="6250"/>
        <PARAMETER MPD_INDEX="11" NAME="C_INCLUDE_DPHASE_TIMER" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="12" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="42" NAME="RFA_TxEn" SIGNAME="RFA_TxEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_TxEn_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="46" NAME="RFA_RxEn" SIGNAME="RFA_RxEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_RxEn_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="50" NAME="RFA_RxHP" SIGNAME="RFA_RxHP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_RxHP_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="54" NAME="RFA_SHDN" SIGNAME="RFA_SHDN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_SHDN_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="58" NAME="RFA_SPI_SCLK" SIGNAME="RFA_SPI_SCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_SPI_SCLK_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="62" NAME="RFA_SPI_MOSI" SIGNAME="RFA_SPI_MOSI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_SPI_MOSI_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="66" NAME="RFA_SPI_CSn" SIGNAME="RFA_SPI_CSn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_SPI_CSn_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" LEFT="0" LSB="6" MHS_INDEX="7" MPD_INDEX="70" MSB="0" NAME="RFA_B" RIGHT="6" SIGNAME="RFA_B" VECFORMULA="[0:6]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_B_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="74" NAME="RFA_LD" SIGNAME="RFA_LD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_LD_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="78" NAME="RFA_PAEn_24" SIGNAME="RFA_PAEn_24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_PAEn_24_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="82" NAME="RFA_PAEn_5" SIGNAME="RFA_PAEn_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_PAEn_5_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="HW_Ports_RFA" IS_INSTANTIATED="TRUE" LEFT="0" LSB="1" MHS_INDEX="11" MPD_INDEX="86" MSB="0" NAME="RFA_AntSw" RIGHT="1" SIGNAME="RFA_AntSw" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AntSw_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="43" NAME="RFB_TxEn" SIGNAME="RFB_TxEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_TxEn_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="47" NAME="RFB_RxEn" SIGNAME="RFB_RxEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_RxEn_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="51" NAME="RFB_RxHP" SIGNAME="RFB_RxHP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_RxHP_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="55" NAME="RFB_SHDN" SIGNAME="RFB_SHDN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_SHDN_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="59" NAME="RFB_SPI_SCLK" SIGNAME="RFB_SPI_SCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_SPI_SCLK_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="63" NAME="RFB_SPI_MOSI" SIGNAME="RFB_SPI_MOSI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_SPI_MOSI_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="67" NAME="RFB_SPI_CSn" SIGNAME="RFB_SPI_CSn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_SPI_CSn_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" LEFT="0" LSB="6" MHS_INDEX="19" MPD_INDEX="71" MSB="0" NAME="RFB_B" RIGHT="6" SIGNAME="RFB_B" VECFORMULA="[0:6]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_B_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="20" MPD_INDEX="75" NAME="RFB_LD" SIGNAME="RFB_LD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_LD_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="21" MPD_INDEX="79" NAME="RFB_PAEn_24" SIGNAME="RFB_PAEn_24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_PAEn_24_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="22" MPD_INDEX="83" NAME="RFB_PAEn_5" SIGNAME="RFB_PAEn_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_PAEn_5_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="HW_Ports_RFB" IS_INSTANTIATED="TRUE" LEFT="0" LSB="1" MHS_INDEX="23" MPD_INDEX="87" MSB="0" NAME="RFB_AntSw" RIGHT="1" SIGNAME="RFB_AntSw" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AntSw_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="User_Ports_Misc" IS_INSTANTIATED="TRUE" MHS_INDEX="24" MPD_INDEX="129" NAME="usr_RFA_statLED_Tx" SIGNAME="RFA_statLED_Tx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_userio_0" PORT="usr_rfa_led_green"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="User_Ports_Misc" IS_INSTANTIATED="TRUE" MHS_INDEX="25" MPD_INDEX="130" NAME="usr_RFA_statLED_Rx" SIGNAME="RFA_statLED_Rx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_userio_0" PORT="usr_rfa_led_red"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="User_Ports_Misc" IS_INSTANTIATED="TRUE" MHS_INDEX="26" MPD_INDEX="131" NAME="usr_RFB_statLED_Tx" SIGNAME="RFB_statLED_Tx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_userio_0" PORT="usr_rfb_led_green"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="User_Ports_Misc" IS_INSTANTIATED="TRUE" MHS_INDEX="27" MPD_INDEX="132" NAME="usr_RFB_statLED_Rx" SIGNAME="RFB_statLED_Rx">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_userio_0" PORT="usr_rfb_led_red"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="User_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="28" MPD_INDEX="90" NAME="usr_RFA_TxEn" SIGNAME="ofdm_txen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="radio_txen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="User_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="29" MPD_INDEX="91" NAME="usr_RFB_TxEn" SIGNAME="ofdm_txen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="radio_txen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="User_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="30" MPD_INDEX="94" NAME="usr_RFA_RxEn" SIGNAME="ofdm_rxen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="radio_rxen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="User_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="31" MPD_INDEX="95" NAME="usr_RFB_RxEn" SIGNAME="ofdm_rxen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="radio_rxen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="User_Ports_RFA" IS_INSTANTIATED="TRUE" MHS_INDEX="32" MPD_INDEX="98" NAME="usr_RFA_RxHP" SIGNAME="agc_rxhp_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="rxhp_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="User_Ports_RFB" IS_INSTANTIATED="TRUE" MHS_INDEX="33" MPD_INDEX="99" NAME="usr_RFB_RxHP" SIGNAME="agc_rxhp_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="rxhp_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_RFA" IS_INSTANTIATED="TRUE" LEFT="0" LSB="4" MHS_INDEX="34" MPD_INDEX="110" MSB="0" NAME="usr_RFA_RxGainBB" RIGHT="4" SIGNAME="agc_g_bb_a" VECFORMULA="[0:4]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="g_bb_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_RFA" IS_INSTANTIATED="TRUE" LEFT="0" LSB="1" MHS_INDEX="35" MPD_INDEX="106" MSB="0" NAME="usr_RFA_RxGainRF" RIGHT="1" SIGNAME="agc_g_rf_a" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="g_rf_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_RFB" IS_INSTANTIATED="TRUE" LEFT="0" LSB="4" MHS_INDEX="36" MPD_INDEX="111" MSB="0" NAME="usr_RFB_RxGainBB" RIGHT="4" SIGNAME="agc_g_bb_b" VECFORMULA="[0:4]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="g_bb_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_RFB" IS_INSTANTIATED="TRUE" LEFT="0" LSB="1" MHS_INDEX="37" MPD_INDEX="107" MSB="0" NAME="usr_RFB_RxGainRF" RIGHT="1" SIGNAME="agc_g_rf_b" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="g_rf_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="User_Ports_Misc" IS_INSTANTIATED="TRUE" MHS_INDEX="38" MPD_INDEX="128" NAME="usr_any_PHYStart" SIGNAME="txPHYStart">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_starttransmit"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="44" NAME="RFC_TxEn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="45" NAME="RFD_TxEn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="48" NAME="RFC_RxEn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="49" NAME="RFD_RxEn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="52" NAME="RFC_RxHP" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="53" NAME="RFD_RxHP" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="56" NAME="RFC_SHDN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="57" NAME="RFD_SHDN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="60" NAME="RFC_SPI_SCLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="61" NAME="RFD_SPI_SCLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="64" NAME="RFC_SPI_MOSI" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="65" NAME="RFD_SPI_MOSI" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="68" NAME="RFC_SPI_CSn" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="69" NAME="RFD_SPI_CSn" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="HW_Ports_RFC" LEFT="0" LSB="6" MPD_INDEX="72" MSB="0" NAME="RFC_B" RIGHT="6" SIGNAME="__NOC__" VECFORMULA="[0:6]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="HW_Ports_RFD" LEFT="0" LSB="6" MPD_INDEX="73" MSB="0" NAME="RFD_B" RIGHT="6" SIGNAME="__NOC__" VECFORMULA="[0:6]"/>
        <PORT DIR="I" IOS="HW_Ports_RFC" MPD_INDEX="76" NAME="RFC_LD" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="HW_Ports_RFD" MPD_INDEX="77" NAME="RFD_LD" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="80" NAME="RFC_PAEn_24" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="81" NAME="RFD_PAEn_24" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFC" MPD_INDEX="84" NAME="RFC_PAEn_5" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="HW_Ports_RFD" MPD_INDEX="85" NAME="RFD_PAEn_5" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="HW_Ports_RFC" LEFT="0" LSB="1" MPD_INDEX="88" MSB="0" NAME="RFC_AntSw" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="HW_Ports_RFD" LEFT="0" LSB="1" MPD_INDEX="89" MSB="0" NAME="RFD_AntSw" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT DIR="I" IOS="User_Ports_RFC" MPD_INDEX="92" NAME="usr_RFC_TxEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFD" MPD_INDEX="93" NAME="usr_RFD_TxEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFC" MPD_INDEX="96" NAME="usr_RFC_RxEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFD" MPD_INDEX="97" NAME="usr_RFD_RxEn" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFC" MPD_INDEX="100" NAME="usr_RFC_RxHP" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFD" MPD_INDEX="101" NAME="usr_RFD_RxHP" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFA" MPD_INDEX="102" NAME="usr_RFA_SHDN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFB" MPD_INDEX="103" NAME="usr_RFB_SHDN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFC" MPD_INDEX="104" NAME="usr_RFC_SHDN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_RFD" MPD_INDEX="105" NAME="usr_RFD_SHDN" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_RFC" LEFT="0" LSB="1" MPD_INDEX="108" MSB="0" NAME="usr_RFC_RxGainRF" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_RFD" LEFT="0" LSB="1" MPD_INDEX="109" MSB="0" NAME="usr_RFD_RxGainRF" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_RFC" LEFT="0" LSB="4" MPD_INDEX="112" MSB="0" NAME="usr_RFC_RxGainBB" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:4]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_RFD" LEFT="0" LSB="4" MPD_INDEX="113" MSB="0" NAME="usr_RFD_RxGainBB" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:4]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_RFA" LEFT="0" LSB="5" MPD_INDEX="114" MSB="0" NAME="usr_RFA_TxGain" RIGHT="5" SIGNAME="__NOC__" VECFORMULA="[0:5]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_RFB" LEFT="0" LSB="5" MPD_INDEX="115" MSB="0" NAME="usr_RFB_TxGain" RIGHT="5" SIGNAME="__NOC__" VECFORMULA="[0:5]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_RFC" LEFT="0" LSB="5" MPD_INDEX="116" MSB="0" NAME="usr_RFC_TxGain" RIGHT="5" SIGNAME="__NOC__" VECFORMULA="[0:5]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_RFD" LEFT="0" LSB="5" MPD_INDEX="117" MSB="0" NAME="usr_RFD_TxGain" RIGHT="5" SIGNAME="__NOC__" VECFORMULA="[0:5]"/>
        <PORT DIR="O" IOS="User_Ports_RFA" MPD_INDEX="118" NAME="usr_RFA_PHYStart" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_RFB" MPD_INDEX="119" NAME="usr_RFB_PHYStart" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_RFC" MPD_INDEX="120" NAME="usr_RFC_PHYStart" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_RFD" MPD_INDEX="121" NAME="usr_RFD_PHYStart" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_Misc" MPD_INDEX="122" NAME="usr_SPI_ctrlSrc" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="User_Ports_Misc" MPD_INDEX="123" NAME="usr_SPI_go" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_Misc" MPD_INDEX="124" NAME="usr_SPI_active" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_Misc" LEFT="0" LSB="3" MPD_INDEX="125" MSB="0" NAME="usr_SPI_rfsel" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_Misc" LEFT="0" LSB="3" MPD_INDEX="126" MSB="0" NAME="usr_SPI_regaddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="User_Ports_Misc" LEFT="0" LSB="13" MPD_INDEX="127" MSB="0" NAME="usr_SPI_regdata" RIGHT="13" SIGNAME="__NOC__" VECFORMULA="[0:13]"/>
        <PORT DIR="O" IOS="User_Ports_Misc" MPD_INDEX="133" NAME="usr_RFC_statLED_Tx" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_Misc" MPD_INDEX="134" NAME="usr_RFC_statLED_Rx" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_Misc" MPD_INDEX="135" NAME="usr_RFD_statLED_Tx" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="User_Ports_Misc" MPD_INDEX="136" NAME="usr_RFD_statLED_Rx" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="HW_Ports_RFA" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="RFA_TxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_RxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_RxHP"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_SHDN"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_SPI_SCLK"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_SPI_MOSI"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_SPI_CSn"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_B"/>
            <PORTMAP DIR="I" PHYSICAL="RFA_LD"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_PAEn_24"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_PAEn_5"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_AntSw"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="HW_Ports_RFB" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="RFB_TxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_RxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_RxHP"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_SHDN"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_SPI_SCLK"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_SPI_MOSI"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_SPI_CSn"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_B"/>
            <PORTMAP DIR="I" PHYSICAL="RFB_LD"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_PAEn_24"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_PAEn_5"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_AntSw"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="8" NAME="User_Ports_Misc" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="usr_RFA_statLED_Tx"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFA_statLED_Rx"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFB_statLED_Tx"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFB_statLED_Rx"/>
            <PORTMAP DIR="O" PHYSICAL="usr_any_PHYStart"/>
            <PORTMAP DIR="I" PHYSICAL="usr_SPI_ctrlSrc"/>
            <PORTMAP DIR="I" PHYSICAL="usr_SPI_go"/>
            <PORTMAP DIR="O" PHYSICAL="usr_SPI_active"/>
            <PORTMAP DIR="I" PHYSICAL="usr_SPI_rfsel"/>
            <PORTMAP DIR="I" PHYSICAL="usr_SPI_regaddr"/>
            <PORTMAP DIR="I" PHYSICAL="usr_SPI_regdata"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFC_statLED_Tx"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFC_statLED_Rx"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFD_statLED_Tx"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFD_statLED_Rx"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="4" NAME="User_Ports_RFA" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_TxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_RxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_RxHP"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_RxGainBB"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_RxGainRF"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_SHDN"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFA_TxGain"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFA_PHYStart"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="5" NAME="User_Ports_RFB" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_TxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_RxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_RxHP"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_RxGainBB"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_RxGainRF"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_SHDN"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFB_TxGain"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFB_PHYStart"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="2" NAME="HW_Ports_RFC" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="RFC_TxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_RxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_RxHP"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_SHDN"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_SPI_SCLK"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_SPI_MOSI"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_SPI_CSn"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_B"/>
            <PORTMAP DIR="I" PHYSICAL="RFC_LD"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_PAEn_24"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_PAEn_5"/>
            <PORTMAP DIR="O" PHYSICAL="RFC_AntSw"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="3" NAME="HW_Ports_RFD" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="RFD_TxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_RxEn"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_RxHP"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_SHDN"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_SPI_SCLK"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_SPI_MOSI"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_SPI_CSn"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_B"/>
            <PORTMAP DIR="I" PHYSICAL="RFD_LD"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_PAEn_24"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_PAEn_5"/>
            <PORTMAP DIR="O" PHYSICAL="RFD_AntSw"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="6" NAME="User_Ports_RFC" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_TxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_RxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_RxHP"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_SHDN"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_RxGainRF"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_RxGainBB"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFC_TxGain"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFC_PHYStart"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="7" NAME="User_Ports_RFD" TYPE="W3_RADIOCONTROLLER_V3">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_TxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_RxEn"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_RxHP"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_SHDN"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_RxGainRF"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_RxGainBB"/>
            <PORTMAP DIR="I" PHYSICAL="usr_RFD_TxGain"/>
            <PORTMAP DIR="O" PHYSICAL="usr_RFD_PHYStart"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3401580544" BASENAME="C_BASEADDR" BASEVALUE="0xcac00000" HIGHDECIMAL="3401646079" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xcac0ffff" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.00.g" INSTANCE="w3_ad_bridge_0" IPTYPE="PERIPHERAL" MHS_INDEX="29" MODCLASS="IP" MODTYPE="w3_ad_bridge">
      <DESCRIPTION TYPE="SHORT">WARP v3 AD interface</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="INCLUDE_IDELAYCTRL" TYPE="INTEGER" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="3" NAME="clk200" SIGIS="CLK" SIGNAME="net_gnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_gnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="40000000" DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="sys_samp_clk_Tx" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="40000000" DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="sys_samp_clk_Tx_90" SIGIS="CLK" SIGNAME="clk_40MHz_90degphase">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="40000000" DIR="I" IOS="user_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="sys_samp_clk_Rx" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="4" MPD_INDEX="14" MSB="11" NAME="ad_RFA_TXD" RIGHT="0" SIGNAME="rfa_txd" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="16" NAME="ad_RFA_TXCLK" SIGNAME="rfa_txclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_TXCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="15" NAME="ad_RFA_TXIQ" SIGNAME="rfa_txiq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_TXIQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="7" MPD_INDEX="17" MSB="11" NAME="ad_RFA_TRXD" RIGHT="0" SIGNAME="rfa_trxd" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_TRXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="19" NAME="ad_RFA_TRXCLK" SIGNAME="rfa_trxclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_TRXCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="18" NAME="ad_RFA_TRXIQ" SIGNAME="rfa_trxiq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_AD_TRXIQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="10" MPD_INDEX="20" MSB="11" NAME="ad_RFB_TXD" RIGHT="0" SIGNAME="rfb_txd" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="22" NAME="ad_RFB_TXCLK" SIGNAME="rfb_txclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_TXCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="21" NAME="ad_RFB_TXIQ" SIGNAME="rfb_txiq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_TXIQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="13" MPD_INDEX="23" MSB="11" NAME="ad_RFB_TRXD" RIGHT="0" SIGNAME="rfb_trxd" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_TRXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="25" NAME="ad_RFB_TRXCLK" SIGNAME="rfb_trxclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_TRXCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="ext_ad_ports" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="24" NAME="ad_RFB_TRXIQ" SIGNAME="rfb_trxiq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_AD_TRXIQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="16" MPD_INDEX="6" MSB="0" NAME="user_RFA_TXD_I" RIGHT="11" SIGNAME="RFA_DAC_I_12b" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv3_12_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFA_TXD_I_12b_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="17" MPD_INDEX="7" MSB="0" NAME="user_RFA_TXD_Q" RIGHT="11" SIGNAME="RFA_DAC_Q_12b" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv3_12_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFA_TXD_Q_12b_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="18" MPD_INDEX="4" MSB="0" NAME="user_RFA_RXD_I" RIGHT="11" SIGNAME="RFA_ADC_I_12b" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv3_12_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFA_RXD_I_12b_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="19" MPD_INDEX="5" MSB="0" NAME="user_RFA_RXD_Q" RIGHT="11" SIGNAME="RFA_ADC_Q_12b" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv3_12_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFA_RXD_Q_12b_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="20" MPD_INDEX="11" MSB="0" NAME="user_RFB_TXD_I" RIGHT="11" SIGNAME="RFB_DAC_I_12b" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv3_12_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFB_TXD_I_12b_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="21" MPD_INDEX="12" MSB="0" NAME="user_RFB_TXD_Q" RIGHT="11" SIGNAME="RFB_DAC_Q_12b" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv3_12_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFB_TXD_Q_12b_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="22" MPD_INDEX="9" MSB="0" NAME="user_RFB_RXD_I" RIGHT="11" SIGNAME="RFB_ADC_I_12b" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv3_12_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFB_RXD_I_12b_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="user_ports" IS_INSTANTIATED="TRUE" LEFT="0" LSB="11" MHS_INDEX="23" MPD_INDEX="10" MSB="0" NAME="user_RFB_RXD_Q" RIGHT="11" SIGNAME="RFB_ADC_Q_12b" VECFORMULA="[0:11]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv3_12_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFB_RXD_Q_12b_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="user_ports" MPD_INDEX="8" NAME="user_RFA_TXIQ" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="user_ports" MPD_INDEX="13" NAME="user_RFB_TXIQ" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES/>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="1" NAME="user_ports" TYPE="W3_ADBRIDGE_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="clk200"/>
            <PORTMAP DIR="I" PHYSICAL="sys_samp_clk_Tx"/>
            <PORTMAP DIR="I" PHYSICAL="sys_samp_clk_Tx_90"/>
            <PORTMAP DIR="I" PHYSICAL="sys_samp_clk_Rx"/>
            <PORTMAP DIR="I" PHYSICAL="user_RFA_TXD_I"/>
            <PORTMAP DIR="I" PHYSICAL="user_RFA_TXD_Q"/>
            <PORTMAP DIR="O" PHYSICAL="user_RFA_RXD_I"/>
            <PORTMAP DIR="O" PHYSICAL="user_RFA_RXD_Q"/>
            <PORTMAP DIR="I" PHYSICAL="user_RFB_TXD_I"/>
            <PORTMAP DIR="I" PHYSICAL="user_RFB_TXD_Q"/>
            <PORTMAP DIR="O" PHYSICAL="user_RFB_RXD_I"/>
            <PORTMAP DIR="O" PHYSICAL="user_RFB_RXD_Q"/>
            <PORTMAP DIR="I" PHYSICAL="user_RFA_TXIQ"/>
            <PORTMAP DIR="I" PHYSICAL="user_RFB_TXIQ"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="0" NAME="ext_ad_ports" TYPE="W3_ADBRIDGE_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="ad_RFA_TXD"/>
            <PORTMAP DIR="O" PHYSICAL="ad_RFA_TXCLK"/>
            <PORTMAP DIR="O" PHYSICAL="ad_RFA_TXIQ"/>
            <PORTMAP DIR="I" PHYSICAL="ad_RFA_TRXD"/>
            <PORTMAP DIR="I" PHYSICAL="ad_RFA_TRXCLK"/>
            <PORTMAP DIR="I" PHYSICAL="ad_RFA_TRXIQ"/>
            <PORTMAP DIR="O" PHYSICAL="ad_RFB_TXD"/>
            <PORTMAP DIR="O" PHYSICAL="ad_RFB_TXCLK"/>
            <PORTMAP DIR="O" PHYSICAL="ad_RFB_TXIQ"/>
            <PORTMAP DIR="I" PHYSICAL="ad_RFB_TRXD"/>
            <PORTMAP DIR="I" PHYSICAL="ad_RFB_TRXCLK"/>
            <PORTMAP DIR="I" PHYSICAL="ad_RFB_TRXIQ"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.04.a" INSTANCE="plb_primary_secondary80_bridge" IPTYPE="PERIPHERAL" MHS_INDEX="30" MODCLASS="BUS_BRIDGE" MODTYPE="plbv46_plbv46_bridge">
      <DESCRIPTION TYPE="SHORT">PLBV46 to PLBV46 Bridge</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">PLBV46 to PLBV46 bridge.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_04_a/doc/plbv46_plbv46_bridge.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_NUM_ADDR_RNG" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Number of PLB Address Ranges </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_BRIDGE_BASEADDR" TYPE="std_logic_vector" VALUE="0x86200000">
          <DESCRIPTION>Bridge Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="2" NAME="C_BRIDGE_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8620ffff">
          <DESCRIPTION>Bridge High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="3" NAME="C_RNG0_BASEADDR" TYPE="std_logic_vector" VALUE="0x81400000">
          <DESCRIPTION>Range 0 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="C_RNG0_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8140ffff">
          <DESCRIPTION>Range 0 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="5" NAME="C_RNG1_BASEADDR" TYPE="std_logic_vector" VALUE="0x83c00000">
          <DESCRIPTION>Range 1 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="C_RNG1_HIGHADDR" TYPE="std_logic_vector" VALUE="0x83c0ffff">
          <DESCRIPTION>Range 1 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="7" NAME="C_RNG2_BASEADDR" TYPE="std_logic_vector" VALUE="0xc5200000">
          <DESCRIPTION>Range 2 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="8" NAME="C_RNG2_HIGHADDR" TYPE="std_logic_vector" VALUE="0xc520ffff">
          <DESCRIPTION>Range 2 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="9" NAME="C_RNG3_BASEADDR" TYPE="std_logic_vector" VALUE="0xcd400000">
          <DESCRIPTION>Range 3 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="10" NAME="C_RNG3_HIGHADDR" TYPE="std_logic_vector" VALUE="0xcd40ffff">
          <DESCRIPTION>Range 3 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_SPLB_BIGGEST_MASTER" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Largest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_MPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Master Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_MPLB_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="20" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="21" NAME="C_MPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Master</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="22" NAME="C_MPLB_SMALLEST_SLAVE" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="23" NAME="C_BUS_CLOCK_RATIO" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Bus Clock Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_PREFETCH_TIMEOUT" TYPE="INTEGER" VALUE="10">
          <DESCRIPTION>Prefetch Timeout</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="25" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="2" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:C_SPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:C_SPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="5" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="6" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="7" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="8" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="9" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="10" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="11" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="12" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="13" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="14" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="15" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="16" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="17" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="18" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="19" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="20" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="22" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="25" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="26" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="27" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="28" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="29" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="30" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="31" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="32" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="33" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="34" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="35" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="36" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="37" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="38" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="42" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" CLKFREQUENCY="80000000" DEF_SIGNAME="clk_80MHz" DIR="I" MPD_INDEX="43" NAME="MPLB_Clk" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_MPLB_Rst" DIR="I" MPD_INDEX="44" NAME="MPLB_Rst" SIGIS="RST" SIGNAME="plb_secondary_80MHz_MPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="MPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_request" DIR="O" MPD_INDEX="45" NAME="M_request" SIGNAME="plb_secondary_80MHz_M_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_priority" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="46" MSB="0" NAME="M_priority" RIGHT="1" SIGNAME="plb_secondary_80MHz_M_priority" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_priority"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_busLock" DIR="O" MPD_INDEX="47" NAME="M_busLock" SIGNAME="plb_secondary_80MHz_M_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_RNW" DIR="O" MPD_INDEX="48" NAME="M_RNW" SIGNAME="plb_secondary_80MHz_M_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="49" MSB="0" NAME="M_BE" RIGHT="3" SIGNAME="plb_secondary_80MHz_M_BE" VECFORMULA="[0:((C_MPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="50" MSB="0" NAME="M_MSize" RIGHT="1" SIGNAME="plb_secondary_80MHz_M_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="51" MSB="0" NAME="M_size" RIGHT="3" SIGNAME="plb_secondary_80MHz_M_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="52" MSB="0" NAME="M_type" RIGHT="2" SIGNAME="plb_secondary_80MHz_M_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="53" MSB="0" NAME="M_ABus" RIGHT="31" SIGNAME="plb_secondary_80MHz_M_ABus" VECFORMULA="[0:C_MPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_wrBurst" DIR="O" MPD_INDEX="54" NAME="M_wrBurst" SIGNAME="plb_secondary_80MHz_M_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_rdBurst" DIR="O" MPD_INDEX="55" NAME="M_rdBurst" SIGNAME="plb_secondary_80MHz_M_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="56" MSB="0" NAME="M_wrDBus" RIGHT="31" SIGNAME="plb_secondary_80MHz_M_wrDBus" VECFORMULA="[0:(C_MPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MAddrAck" DIR="I" MPD_INDEX="57" NAME="PLB_MAddrAck" SIGNAME="plb_secondary_80MHz_PLB_MAddrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MAddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MSSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="58" MSB="0" NAME="PLB_MSSize" RIGHT="1" SIGNAME="plb_secondary_80MHz_PLB_MSSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MSSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MRearbitrate" DIR="I" MPD_INDEX="59" NAME="PLB_MRearbitrate" SIGNAME="plb_secondary_80MHz_PLB_MRearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MRearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MTimeout" DIR="I" MPD_INDEX="60" NAME="PLB_MTimeout" SIGNAME="plb_secondary_80MHz_PLB_MTimeout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MTimeout"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MRdErr" DIR="I" MPD_INDEX="61" NAME="PLB_MRdErr" SIGNAME="plb_secondary_80MHz_PLB_MRdErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MWrErr" DIR="I" MPD_INDEX="62" NAME="PLB_MWrErr" SIGNAME="plb_secondary_80MHz_PLB_MWrErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MRdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="63" MSB="0" NAME="PLB_MRdDBus" RIGHT="31" SIGNAME="plb_secondary_80MHz_PLB_MRdDBus" VECFORMULA="[0:(C_MPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MRdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MRdDAck" DIR="I" MPD_INDEX="64" NAME="PLB_MRdDAck" SIGNAME="plb_secondary_80MHz_PLB_MRdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MRdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MRdBTerm" DIR="I" MPD_INDEX="65" NAME="PLB_MRdBTerm" SIGNAME="plb_secondary_80MHz_PLB_MRdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MRdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MWrDAck" DIR="I" MPD_INDEX="66" NAME="PLB_MWrDAck" SIGNAME="plb_secondary_80MHz_PLB_MWrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MWrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MWrBTerm" DIR="I" MPD_INDEX="67" NAME="PLB_MWrBTerm" SIGNAME="plb_secondary_80MHz_PLB_MWrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MWrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="68" MSB="0" NAME="M_TAttribute" RIGHT="15" SIGNAME="plb_secondary_80MHz_M_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_lockErr" DIR="O" MPD_INDEX="69" NAME="M_lockErr" SIGNAME="plb_secondary_80MHz_M_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_abort" DIR="O" MPD_INDEX="70" NAME="M_abort" SIGNAME="plb_secondary_80MHz_M_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_M_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="71" MSB="0" NAME="M_UABus" RIGHT="31" SIGNAME="plb_secondary_80MHz_M_UABus" VECFORMULA="[0:C_MPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="M_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MBusy" DIR="I" MPD_INDEX="72" NAME="PLB_MBusy" SIGNAME="plb_secondary_80MHz_PLB_MBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MIRQ" DIR="I" MPD_INDEX="73" NAME="PLB_MIRQ" SIGNAME="plb_secondary_80MHz_PLB_MIRQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MRdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="74" MSB="0" NAME="PLB_MRdWdAddr" RIGHT="3" SIGNAME="plb_secondary_80MHz_PLB_MRdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MRdWdAddr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="plb_secondary_80MHz" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="MPLB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_Rst"/>
            <PORTMAP DIR="O" PHYSICAL="M_request"/>
            <PORTMAP DIR="O" PHYSICAL="M_priority"/>
            <PORTMAP DIR="O" PHYSICAL="M_busLock"/>
            <PORTMAP DIR="O" PHYSICAL="M_RNW"/>
            <PORTMAP DIR="O" PHYSICAL="M_BE"/>
            <PORTMAP DIR="O" PHYSICAL="M_MSize"/>
            <PORTMAP DIR="O" PHYSICAL="M_size"/>
            <PORTMAP DIR="O" PHYSICAL="M_type"/>
            <PORTMAP DIR="O" PHYSICAL="M_ABus"/>
            <PORTMAP DIR="O" PHYSICAL="M_wrBurst"/>
            <PORTMAP DIR="O" PHYSICAL="M_rdBurst"/>
            <PORTMAP DIR="O" PHYSICAL="M_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MTimeout"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="M_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="M_lockErr"/>
            <PORTMAP DIR="O" PHYSICAL="M_abort"/>
            <PORTMAP DIR="O" PHYSICAL="M_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdWdAddr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2250244096" BASENAME="C_BRIDGE_BASEADDR" BASEVALUE="0x86200000" HIGHDECIMAL="2250309631" HIGHNAME="C_BRIDGE_HIGHADDR" HIGHVALUE="0x8620ffff" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2168455168" BASENAME="C_RNG0_BASEADDR" BASEVALUE="0x81400000" BRIDGE_TO="MPLB" HIGHDECIMAL="2168520703" HIGHNAME="C_RNG0_HIGHADDR" HIGHVALUE="0x8140ffff" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2210398208" BASENAME="C_RNG1_BASEADDR" BASEVALUE="0x83c00000" BRIDGE_TO="MPLB" HIGHDECIMAL="2210463743" HIGHNAME="C_RNG1_HIGHADDR" HIGHVALUE="0x83c0ffff" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3307208704" BASENAME="C_RNG2_BASEADDR" BASEVALUE="0xc5200000" BRIDGE_TO="MPLB" HIGHDECIMAL="3307274239" HIGHNAME="C_RNG2_HIGHADDR" HIGHVALUE="0xc520ffff" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3443523584" BASENAME="C_RNG3_BASEADDR" BASEVALUE="0xcd400000" BRIDGE_TO="MPLB" HIGHDECIMAL="3443589119" HIGHNAME="C_RNG3_HIGHADDR" HIGHVALUE="0xcd40ffff" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.04.a" INSTANCE="plb_primary_secondary40_bridge" IPTYPE="PERIPHERAL" MHS_INDEX="31" MODCLASS="BUS_BRIDGE" MODTYPE="plbv46_plbv46_bridge">
      <DESCRIPTION TYPE="SHORT">PLBV46 to PLBV46 Bridge</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">PLBV46 to PLBV46 bridge.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_bridge_v1_04_a/doc/plbv46_plbv46_bridge.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="0" NAME="C_NUM_ADDR_RNG" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Number of PLB Address Ranges </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_BRIDGE_BASEADDR" TYPE="std_logic_vector" VALUE="0x86220000">
          <DESCRIPTION>Bridge Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="2" NAME="C_BRIDGE_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8622ffff">
          <DESCRIPTION>Bridge High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="3" NAME="C_RNG0_BASEADDR" TYPE="std_logic_vector" VALUE="0xc4000000">
          <DESCRIPTION>Range 0 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="C_RNG0_HIGHADDR" TYPE="std_logic_vector" VALUE="0xc400ffff">
          <DESCRIPTION>Range 0 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="5" NAME="C_RNG1_BASEADDR" TYPE="std_logic_vector" VALUE="0xcda00000">
          <DESCRIPTION>Range 1 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="C_RNG1_HIGHADDR" TYPE="std_logic_vector" VALUE="0xcda0ffff">
          <DESCRIPTION>Range 1 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" MPD_INDEX="7" NAME="C_RNG2_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Range 2 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" MPD_INDEX="8" NAME="C_RNG2_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Range 2 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" MPD_INDEX="9" NAME="C_RNG3_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Range 3 Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" MPD_INDEX="10" NAME="C_RNG3_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Range 3 High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_SPLB_BIGGEST_MASTER" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Largest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="17" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_MPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Master Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_MPLB_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="20" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="21" NAME="C_MPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Master</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="22" NAME="C_MPLB_SMALLEST_SLAVE" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="23" NAME="C_BUS_CLOCK_RATIO" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Bus Clock Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_PREFETCH_TIMEOUT" TYPE="INTEGER" VALUE="10">
          <DESCRIPTION>Prefetch Timeout</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="25" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="2" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:C_SPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:C_SPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="5" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="6" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="7" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="8" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="9" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="10" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="11" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="12" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="13" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="14" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="15" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="16" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="17" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="18" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="19" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="20" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="22" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="25" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="26" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="27" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="28" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="29" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="30" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="31" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="32" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="33" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="34" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="35" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="36" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="37" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="38" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="42" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" CLKFREQUENCY="40000000" DEF_SIGNAME="clk_40MHz" DIR="I" MPD_INDEX="43" NAME="MPLB_Clk" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_MPLB_Rst" DIR="I" MPD_INDEX="44" NAME="MPLB_Rst" SIGIS="RST" SIGNAME="plb_secondary_40MHz_MPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="MPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_request" DIR="O" MPD_INDEX="45" NAME="M_request" SIGNAME="plb_secondary_40MHz_M_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_priority" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="46" MSB="0" NAME="M_priority" RIGHT="1" SIGNAME="plb_secondary_40MHz_M_priority" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_priority"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_busLock" DIR="O" MPD_INDEX="47" NAME="M_busLock" SIGNAME="plb_secondary_40MHz_M_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_RNW" DIR="O" MPD_INDEX="48" NAME="M_RNW" SIGNAME="plb_secondary_40MHz_M_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="49" MSB="0" NAME="M_BE" RIGHT="3" SIGNAME="plb_secondary_40MHz_M_BE" VECFORMULA="[0:((C_MPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="50" MSB="0" NAME="M_MSize" RIGHT="1" SIGNAME="plb_secondary_40MHz_M_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="51" MSB="0" NAME="M_size" RIGHT="3" SIGNAME="plb_secondary_40MHz_M_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="52" MSB="0" NAME="M_type" RIGHT="2" SIGNAME="plb_secondary_40MHz_M_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="53" MSB="0" NAME="M_ABus" RIGHT="31" SIGNAME="plb_secondary_40MHz_M_ABus" VECFORMULA="[0:C_MPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_wrBurst" DIR="O" MPD_INDEX="54" NAME="M_wrBurst" SIGNAME="plb_secondary_40MHz_M_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_rdBurst" DIR="O" MPD_INDEX="55" NAME="M_rdBurst" SIGNAME="plb_secondary_40MHz_M_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="56" MSB="0" NAME="M_wrDBus" RIGHT="31" SIGNAME="plb_secondary_40MHz_M_wrDBus" VECFORMULA="[0:(C_MPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MAddrAck" DIR="I" MPD_INDEX="57" NAME="PLB_MAddrAck" SIGNAME="plb_secondary_40MHz_PLB_MAddrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MAddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MSSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="58" MSB="0" NAME="PLB_MSSize" RIGHT="1" SIGNAME="plb_secondary_40MHz_PLB_MSSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MSSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MRearbitrate" DIR="I" MPD_INDEX="59" NAME="PLB_MRearbitrate" SIGNAME="plb_secondary_40MHz_PLB_MRearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MRearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MTimeout" DIR="I" MPD_INDEX="60" NAME="PLB_MTimeout" SIGNAME="plb_secondary_40MHz_PLB_MTimeout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MTimeout"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MRdErr" DIR="I" MPD_INDEX="61" NAME="PLB_MRdErr" SIGNAME="plb_secondary_40MHz_PLB_MRdErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MWrErr" DIR="I" MPD_INDEX="62" NAME="PLB_MWrErr" SIGNAME="plb_secondary_40MHz_PLB_MWrErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MRdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="63" MSB="0" NAME="PLB_MRdDBus" RIGHT="31" SIGNAME="plb_secondary_40MHz_PLB_MRdDBus" VECFORMULA="[0:(C_MPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MRdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MRdDAck" DIR="I" MPD_INDEX="64" NAME="PLB_MRdDAck" SIGNAME="plb_secondary_40MHz_PLB_MRdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MRdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MRdBTerm" DIR="I" MPD_INDEX="65" NAME="PLB_MRdBTerm" SIGNAME="plb_secondary_40MHz_PLB_MRdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MRdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MWrDAck" DIR="I" MPD_INDEX="66" NAME="PLB_MWrDAck" SIGNAME="plb_secondary_40MHz_PLB_MWrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MWrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MWrBTerm" DIR="I" MPD_INDEX="67" NAME="PLB_MWrBTerm" SIGNAME="plb_secondary_40MHz_PLB_MWrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MWrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="68" MSB="0" NAME="M_TAttribute" RIGHT="15" SIGNAME="plb_secondary_40MHz_M_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_lockErr" DIR="O" MPD_INDEX="69" NAME="M_lockErr" SIGNAME="plb_secondary_40MHz_M_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_abort" DIR="O" MPD_INDEX="70" NAME="M_abort" SIGNAME="plb_secondary_40MHz_M_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_M_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="71" MSB="0" NAME="M_UABus" RIGHT="31" SIGNAME="plb_secondary_40MHz_M_UABus" VECFORMULA="[0:C_MPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="M_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MBusy" DIR="I" MPD_INDEX="72" NAME="PLB_MBusy" SIGNAME="plb_secondary_40MHz_PLB_MBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MIRQ" DIR="I" MPD_INDEX="73" NAME="PLB_MIRQ" SIGNAME="plb_secondary_40MHz_PLB_MIRQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_secondary_40MHz_PLB_MRdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="74" MSB="0" NAME="PLB_MRdWdAddr" RIGHT="3" SIGNAME="plb_secondary_40MHz_PLB_MRdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_MRdWdAddr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="plb_secondary_40MHz" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="MPLB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_Rst"/>
            <PORTMAP DIR="O" PHYSICAL="M_request"/>
            <PORTMAP DIR="O" PHYSICAL="M_priority"/>
            <PORTMAP DIR="O" PHYSICAL="M_busLock"/>
            <PORTMAP DIR="O" PHYSICAL="M_RNW"/>
            <PORTMAP DIR="O" PHYSICAL="M_BE"/>
            <PORTMAP DIR="O" PHYSICAL="M_MSize"/>
            <PORTMAP DIR="O" PHYSICAL="M_size"/>
            <PORTMAP DIR="O" PHYSICAL="M_type"/>
            <PORTMAP DIR="O" PHYSICAL="M_ABus"/>
            <PORTMAP DIR="O" PHYSICAL="M_wrBurst"/>
            <PORTMAP DIR="O" PHYSICAL="M_rdBurst"/>
            <PORTMAP DIR="O" PHYSICAL="M_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MTimeout"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="M_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="M_lockErr"/>
            <PORTMAP DIR="O" PHYSICAL="M_abort"/>
            <PORTMAP DIR="O" PHYSICAL="M_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdWdAddr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2250375168" BASENAME="C_BRIDGE_BASEADDR" BASEVALUE="0x86220000" HIGHDECIMAL="2250440703" HIGHNAME="C_BRIDGE_HIGHADDR" HIGHVALUE="0x8622ffff" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3288334336" BASENAME="C_RNG0_BASEADDR" BASEVALUE="0xc4000000" BRIDGE_TO="MPLB" HIGHDECIMAL="3288399871" HIGHNAME="C_RNG0_HIGHADDR" HIGHVALUE="0xc400ffff" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3449815040" BASENAME="C_RNG1_BASEADDR" BASEVALUE="0xcda00000" BRIDGE_TO="MPLB" HIGHDECIMAL="3449880575" HIGHNAME="C_RNG1_HIGHADDR" HIGHVALUE="0xcda0ffff" MEMTYPE="BRIDGE" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_RNG2_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_RNG2_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_RNG3_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_RNG3_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="BRIDGE" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" HWVERSION="1.05.a" INSTANCE="plb_secondary_80MHz" IPTYPE="BUS" MHS_INDEX="32" MODCLASS="BUS" MODTYPE="plb_v46">
      <DESCRIPTION TYPE="SHORT">Processor Local Bus (PLB) 4.6</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Xilinx 64-bit Processor Local Bus (PLB) consists of a bus control unit, a watchdog timer, and separate address, write, and read data path units with a a three-cycle only arbitration feature'</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/doc/plb_v46.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_PLBV46_NUM_MASTERS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PLBV46_NUM_SLAVES" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of PLB Slaves</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_PLBV46_MID_WIDTH" TYPE="integer" VALUE="1">
          <DESCRIPTION>PLB Master ID Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_PLBV46_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_PLBV46_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_DCR_INTFCE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Include DCR Interface and Error Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="6" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0b1111111111">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="7" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0b0000000000">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_DCR_AWIDTH" TYPE="integer" VALUE="10">
          <DESCRIPTION>DCR Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_DCR_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>DCR Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_EXT_RESET_HIGH" TYPE="integer" VALUE="1">
          <DESCRIPTION>External Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_IRQ_ACTIVE" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>IRQ Active State </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_NUM_CLK_PLB2OPB_REARB" TYPE="integer" VALUE="5">
          <DESCRIPTION>&lt;qt&gt;Number of PLB Clock Periods a PLB Master that Received a Rearbitrate from an OPB2PLB Bridge on a Read Operation is Denied Grant on the PLB Bus&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_ADDR_PIPELINING_TYPE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Address Pipelining Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>Optimize PLB for Point-to-point Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_ARB_TYPE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Selects the Arbitration Scheme</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="80000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="SYS_Rst" SIGIS="RST" SIGNAME="sys_bus_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Bus_Struct_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_Rst" DIR="O" MPD_INDEX="2" NAME="PLB_Rst" SIGIS="RST" SIGNAME="plb_secondary_80mhz_PLB_Rst">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_SPLB_Rst" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="3" MSB="0" NAME="SPLB_Rst" RIGHT="3" SIGIS="RST" SIGNAME="plb_secondary_80mhz_SPLB_Rst" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="rate_change_filters_plbw_0" PORT="splb_rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="warp_timer_plbw_0" PORT="splb_rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_MPLB_Rst" DIR="O" MPD_INDEX="4" NAME="MPLB_Rst" SIGIS="RST" SIGNAME="plb_secondary_80mhz_MPLB_Rst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="MPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="5" NAME="PLB_dcrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="6" MSB="0" NAME="PLB_dcrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_DWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="7" MSB="0" NAME="DCR_ABus" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_AWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="8" MSB="0" NAME="DCR_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_DWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="DCR_Read" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="10" NAME="DCR_Write" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="M_ABus" RIGHT="31" SIGNAME="plb_secondary_80mhz_M_ABus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*32)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="12" MSB="0" NAME="M_UABus" RIGHT="31" SIGNAME="plb_secondary_80mhz_M_UABus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*32)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="13" MSB="0" NAME="M_BE" RIGHT="3" SIGNAME="plb_secondary_80mhz_M_BE" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*(C_PLBV46_DWIDTH/8))-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_RNW" DIR="I" MPD_INDEX="14" NAME="M_RNW" SIGNAME="plb_secondary_80mhz_M_RNW" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_abort" DIR="I" MPD_INDEX="15" NAME="M_abort" SIGNAME="plb_secondary_80mhz_M_abort" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_busLock" DIR="I" MPD_INDEX="16" NAME="M_busLock" SIGNAME="plb_secondary_80mhz_M_busLock" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="17" MSB="0" NAME="M_TAttribute" RIGHT="15" SIGNAME="plb_secondary_80mhz_M_TAttribute" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*16)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_lockErr" DIR="I" MPD_INDEX="18" NAME="M_lockErr" SIGNAME="plb_secondary_80mhz_M_lockErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="19" MSB="0" NAME="M_MSize" RIGHT="1" SIGNAME="plb_secondary_80mhz_M_MSize" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_priority" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="20" MSB="0" NAME="M_priority" RIGHT="1" SIGNAME="plb_secondary_80mhz_M_priority" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_priority"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_rdBurst" DIR="I" MPD_INDEX="21" NAME="M_rdBurst" SIGNAME="plb_secondary_80mhz_M_rdBurst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_request" DIR="I" MPD_INDEX="22" NAME="M_request" SIGNAME="plb_secondary_80mhz_M_request" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="23" MSB="0" NAME="M_size" RIGHT="3" SIGNAME="plb_secondary_80mhz_M_size" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*4)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="24" MSB="0" NAME="M_type" RIGHT="2" SIGNAME="plb_secondary_80mhz_M_type" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*3)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_wrBurst" DIR="I" MPD_INDEX="25" NAME="M_wrBurst" SIGNAME="plb_secondary_80mhz_M_wrBurst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_M_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="26" MSB="0" NAME="M_wrDBus" RIGHT="31" SIGNAME="plb_secondary_80mhz_M_wrDBus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*C_PLBV46_DWIDTH)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="M_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_addrAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="27" MSB="0" NAME="Sl_addrAck" RIGHT="3" SIGNAME="plb_secondary_80mhz_Sl_addrAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="rate_change_filters_plbw_0" PORT="sl_addrack"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="warp_timer_plbw_0" PORT="sl_addrack"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_MRdErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="28" MSB="0" NAME="Sl_MRdErr" RIGHT="3" SIGNAME="plb_secondary_80mhz_Sl_MRdErr" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_MWrErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="29" MSB="0" NAME="Sl_MWrErr" RIGHT="3" SIGNAME="plb_secondary_80mhz_Sl_MWrErr" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_MBusy" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="30" MSB="0" NAME="Sl_MBusy" RIGHT="3" SIGNAME="plb_secondary_80mhz_Sl_MBusy" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS - 1 ]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_rdBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="31" MSB="0" NAME="Sl_rdBTerm" RIGHT="3" SIGNAME="plb_secondary_80mhz_Sl_rdBTerm" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_rdComp" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="32" MSB="0" NAME="Sl_rdComp" RIGHT="3" SIGNAME="plb_secondary_80mhz_Sl_rdComp" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="rate_change_filters_plbw_0" PORT="sl_rdcomp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="warp_timer_plbw_0" PORT="sl_rdcomp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_rdDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="33" MSB="0" NAME="Sl_rdDAck" RIGHT="3" SIGNAME="plb_secondary_80mhz_Sl_rdDAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="rate_change_filters_plbw_0" PORT="sl_rddack"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="warp_timer_plbw_0" PORT="sl_rddack"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_rdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="34" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_secondary_80mhz_Sl_rdDBus" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="rate_change_filters_plbw_0" PORT="sl_rddbus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="warp_timer_plbw_0" PORT="sl_rddbus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_rdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="35" MSB="0" NAME="Sl_rdWdAddr" RIGHT="15" SIGNAME="plb_secondary_80mhz_Sl_rdWdAddr" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*4-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_rearbitrate" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="36" MSB="0" NAME="Sl_rearbitrate" RIGHT="3" SIGNAME="plb_secondary_80mhz_Sl_rearbitrate" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_SSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="37" MSB="0" NAME="Sl_SSize" RIGHT="7" SIGNAME="plb_secondary_80mhz_Sl_SSize" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*2-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_wait" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="38" MSB="0" NAME="Sl_wait" RIGHT="3" SIGNAME="plb_secondary_80mhz_Sl_wait" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="rate_change_filters_plbw_0" PORT="sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="warp_timer_plbw_0" PORT="sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_wrBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="39" MSB="0" NAME="Sl_wrBTerm" RIGHT="3" SIGNAME="plb_secondary_80mhz_Sl_wrBTerm" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_wrComp" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="40" MSB="0" NAME="Sl_wrComp" RIGHT="3" SIGNAME="plb_secondary_80mhz_Sl_wrComp" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="rate_change_filters_plbw_0" PORT="sl_wrcomp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="warp_timer_plbw_0" PORT="sl_wrcomp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_wrDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="41" MSB="0" NAME="Sl_wrDAck" RIGHT="3" SIGNAME="plb_secondary_80mhz_Sl_wrDAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="rate_change_filters_plbw_0" PORT="sl_wrdack"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="warp_timer_plbw_0" PORT="sl_wrdack"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_Sl_MIRQ" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="42" MSB="0" NAME="Sl_MIRQ" RIGHT="3" SIGNAME="plb_secondary_80mhz_Sl_MIRQ" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MIRQ" DIR="O" MPD_INDEX="43" NAME="PLB_MIRQ" SIGNAME="plb_secondary_80mhz_PLB_MIRQ" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="44" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_secondary_80mhz_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="rate_change_filters_plbw_0" PORT="plb_abus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="warp_timer_plbw_0" PORT="plb_abus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="45" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_secondary_80mhz_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="46" MSB="0" NAME="PLB_BE" RIGHT="3" SIGNAME="plb_secondary_80mhz_PLB_BE" VECFORMULA="[0:(C_PLBV46_DWIDTH/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MAddrAck" DIR="O" MPD_INDEX="47" NAME="PLB_MAddrAck" SIGNAME="plb_secondary_80mhz_PLB_MAddrAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MAddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MTimeout" DIR="O" MPD_INDEX="48" NAME="PLB_MTimeout" SIGNAME="plb_secondary_80mhz_PLB_MTimeout" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MTimeout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MBusy" DIR="O" MPD_INDEX="49" NAME="PLB_MBusy" SIGNAME="plb_secondary_80mhz_PLB_MBusy" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MRdErr" DIR="O" MPD_INDEX="50" NAME="PLB_MRdErr" SIGNAME="plb_secondary_80mhz_PLB_MRdErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MWrErr" DIR="O" MPD_INDEX="51" NAME="PLB_MWrErr" SIGNAME="plb_secondary_80mhz_PLB_MWrErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MRdBTerm" DIR="O" MPD_INDEX="52" NAME="PLB_MRdBTerm" SIGNAME="plb_secondary_80mhz_PLB_MRdBTerm" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MRdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MRdDAck" DIR="O" MPD_INDEX="53" NAME="PLB_MRdDAck" SIGNAME="plb_secondary_80mhz_PLB_MRdDAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MRdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MRdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="54" MSB="0" NAME="PLB_MRdDBus" RIGHT="31" SIGNAME="plb_secondary_80mhz_PLB_MRdDBus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*C_PLBV46_DWIDTH)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MRdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MRdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="55" MSB="0" NAME="PLB_MRdWdAddr" RIGHT="3" SIGNAME="plb_secondary_80mhz_PLB_MRdWdAddr" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*4)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MRdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MRearbitrate" DIR="O" MPD_INDEX="56" NAME="PLB_MRearbitrate" SIGNAME="plb_secondary_80mhz_PLB_MRearbitrate" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MRearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MWrBTerm" DIR="O" MPD_INDEX="57" NAME="PLB_MWrBTerm" SIGNAME="plb_secondary_80mhz_PLB_MWrBTerm" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MWrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MWrDAck" DIR="O" MPD_INDEX="58" NAME="PLB_MWrDAck" SIGNAME="plb_secondary_80mhz_PLB_MWrDAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MWrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MSSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="59" MSB="0" NAME="PLB_MSSize" RIGHT="1" SIGNAME="plb_secondary_80mhz_PLB_MSSize" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary80_bridge" PORT="PLB_MSSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_PAValid" DIR="O" MPD_INDEX="60" NAME="PLB_PAValid" SIGNAME="plb_secondary_80mhz_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="rate_change_filters_plbw_0" PORT="plb_pavalid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="warp_timer_plbw_0" PORT="plb_pavalid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_RNW" DIR="O" MPD_INDEX="61" NAME="PLB_RNW" SIGNAME="plb_secondary_80mhz_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="rate_change_filters_plbw_0" PORT="plb_rnw"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="warp_timer_plbw_0" PORT="plb_rnw"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_SAValid" DIR="O" MPD_INDEX="62" NAME="PLB_SAValid" SIGNAME="plb_secondary_80mhz_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_abort" DIR="O" MPD_INDEX="63" NAME="PLB_abort" SIGNAME="plb_secondary_80mhz_PLB_abort">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_busLock" DIR="O" MPD_INDEX="64" NAME="PLB_busLock" SIGNAME="plb_secondary_80mhz_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="65" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_secondary_80mhz_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_lockErr" DIR="O" MPD_INDEX="66" NAME="PLB_lockErr" SIGNAME="plb_secondary_80mhz_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_masterID" DIR="O" MPD_INDEX="67" NAME="PLB_masterID" SIGNAME="plb_secondary_80mhz_PLB_masterID" VECFORMULA="[0:C_PLBV46_MID_WIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="68" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_secondary_80mhz_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_rdPendPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="69" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_secondary_80mhz_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_wrPendPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="70" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_secondary_80mhz_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_rdPendReq" DIR="O" MPD_INDEX="71" NAME="PLB_rdPendReq" SIGNAME="plb_secondary_80mhz_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_wrPendReq" DIR="O" MPD_INDEX="72" NAME="PLB_wrPendReq" SIGNAME="plb_secondary_80mhz_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_rdBurst" DIR="O" MPD_INDEX="73" NAME="PLB_rdBurst" SIGNAME="plb_secondary_80mhz_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_rdPrim" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="74" MSB="0" NAME="PLB_rdPrim" RIGHT="3" SIGNAME="plb_secondary_80mhz_PLB_rdPrim" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_reqPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="75" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_secondary_80mhz_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="76" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_secondary_80mhz_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="77" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_secondary_80mhz_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_wrBurst" DIR="O" MPD_INDEX="78" NAME="PLB_wrBurst" SIGNAME="plb_secondary_80mhz_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="79" MSB="0" NAME="PLB_wrDBus" RIGHT="31" SIGNAME="plb_secondary_80mhz_PLB_wrDBus" VECFORMULA="[0:C_PLBV46_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="rate_change_filters_plbw_0" PORT="plb_wrdbus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="warp_timer_plbw_0" PORT="plb_wrdbus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_wrPrim" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="80" MSB="0" NAME="PLB_wrPrim" RIGHT="3" SIGNAME="plb_secondary_80mhz_PLB_wrPrim" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="xps_timer_0" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="debugOutputs" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_SaddrAck" DIR="O" MPD_INDEX="81" NAME="PLB_SaddrAck" SIGNAME="plb_secondary_80mhz_PLB_SaddrAck">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_SMRdErr" DIR="O" MPD_INDEX="82" NAME="PLB_SMRdErr" SIGNAME="plb_secondary_80mhz_PLB_SMRdErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_SMWrErr" DIR="O" MPD_INDEX="83" NAME="PLB_SMWrErr" SIGNAME="plb_secondary_80mhz_PLB_SMWrErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_SMBusy" DIR="O" MPD_INDEX="84" NAME="PLB_SMBusy" SIGNAME="plb_secondary_80mhz_PLB_SMBusy" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_SrdBTerm" DIR="O" MPD_INDEX="85" NAME="PLB_SrdBTerm" SIGNAME="plb_secondary_80mhz_PLB_SrdBTerm">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_SrdComp" DIR="O" MPD_INDEX="86" NAME="PLB_SrdComp" SIGNAME="plb_secondary_80mhz_PLB_SrdComp">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_SrdDAck" DIR="O" MPD_INDEX="87" NAME="PLB_SrdDAck" SIGNAME="plb_secondary_80mhz_PLB_SrdDAck">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_SrdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="88" MSB="0" NAME="PLB_SrdDBus" RIGHT="31" SIGNAME="plb_secondary_80mhz_PLB_SrdDBus" VECFORMULA="[0:C_PLBV46_DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_SrdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="89" MSB="0" NAME="PLB_SrdWdAddr" RIGHT="3" SIGNAME="plb_secondary_80mhz_PLB_SrdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_Srearbitrate" DIR="O" MPD_INDEX="90" NAME="PLB_Srearbitrate" SIGNAME="plb_secondary_80mhz_PLB_Srearbitrate">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_Sssize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="91" MSB="0" NAME="PLB_Sssize" RIGHT="1" SIGNAME="plb_secondary_80mhz_PLB_Sssize" VECFORMULA="[0:1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_Swait" DIR="O" MPD_INDEX="92" NAME="PLB_Swait" SIGNAME="plb_secondary_80mhz_PLB_Swait">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_SwrBTerm" DIR="O" MPD_INDEX="93" NAME="PLB_SwrBTerm" SIGNAME="plb_secondary_80mhz_PLB_SwrBTerm">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_SwrComp" DIR="O" MPD_INDEX="94" NAME="PLB_SwrComp" SIGNAME="plb_secondary_80mhz_PLB_SwrComp">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_80mhz_PLB_SwrDAck" DIR="O" MPD_INDEX="95" NAME="PLB_SwrDAck" SIGNAME="plb_secondary_80mhz_PLB_SwrDAck">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" MPD_INDEX="96" NAME="Bus_Error_Det" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="DCR" BUSSTD_PSF="DCR" IS_VALID="FALSE" MPD_INDEX="0" NAME="SDCR" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="PLB_dcrAck"/>
            <PORTMAP DIR="O" PHYSICAL="PLB_dcrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_DBus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_Read"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_Write"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1023" BASENAME="C_BASEADDR" BASEVALUE="0b1111111111" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0b0000000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x08" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDCR"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" HWVERSION="1.05.a" INSTANCE="plb_secondary_40MHz" IPTYPE="BUS" MHS_INDEX="33" MODCLASS="BUS" MODTYPE="plb_v46">
      <DESCRIPTION TYPE="SHORT">Processor Local Bus (PLB) 4.6</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Xilinx 64-bit Processor Local Bus (PLB) consists of a bus control unit, a watchdog timer, and separate address, write, and read data path units with a a three-cycle only arbitration feature'</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/doc/plb_v46.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_PLBV46_NUM_MASTERS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PLBV46_NUM_SLAVES" TYPE="integer" VALUE="2">
          <DESCRIPTION>Number of PLB Slaves</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_PLBV46_MID_WIDTH" TYPE="integer" VALUE="1">
          <DESCRIPTION>PLB Master ID Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_PLBV46_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_PLBV46_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_DCR_INTFCE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Include DCR Interface and Error Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="6" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0b1111111111">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="7" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0b0000000000">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_DCR_AWIDTH" TYPE="integer" VALUE="10">
          <DESCRIPTION>DCR Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_DCR_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>DCR Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_EXT_RESET_HIGH" TYPE="integer" VALUE="1">
          <DESCRIPTION>External Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_IRQ_ACTIVE" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>IRQ Active State </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_NUM_CLK_PLB2OPB_REARB" TYPE="integer" VALUE="5">
          <DESCRIPTION>&lt;qt&gt;Number of PLB Clock Periods a PLB Master that Received a Rearbitrate from an OPB2PLB Bridge on a Read Operation is Denied Grant on the PLB Bus&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_ADDR_PIPELINING_TYPE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Address Pipelining Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>Optimize PLB for Point-to-point Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_ARB_TYPE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Selects the Arbitration Scheme</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="40000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="SYS_Rst" SIGIS="RST" SIGNAME="sys_bus_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Bus_Struct_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_Rst" DIR="O" MPD_INDEX="2" NAME="PLB_Rst" SIGIS="RST" SIGNAME="plb_secondary_40mhz_PLB_Rst">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_SPLB_Rst" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="3" MSB="0" NAME="SPLB_Rst" RIGHT="1" SIGIS="RST" SIGNAME="plb_secondary_40mhz_SPLB_Rst" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="splb_rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_agc_mimo_plbw_0" PORT="splb_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_MPLB_Rst" DIR="O" MPD_INDEX="4" NAME="MPLB_Rst" SIGIS="RST" SIGNAME="plb_secondary_40mhz_MPLB_Rst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="MPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="5" NAME="PLB_dcrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="6" MSB="0" NAME="PLB_dcrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_DWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="7" MSB="0" NAME="DCR_ABus" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_AWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="8" MSB="0" NAME="DCR_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_DWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="DCR_Read" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="10" NAME="DCR_Write" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="M_ABus" RIGHT="31" SIGNAME="plb_secondary_40mhz_M_ABus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*32)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="12" MSB="0" NAME="M_UABus" RIGHT="31" SIGNAME="plb_secondary_40mhz_M_UABus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*32)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="13" MSB="0" NAME="M_BE" RIGHT="3" SIGNAME="plb_secondary_40mhz_M_BE" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*(C_PLBV46_DWIDTH/8))-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_RNW" DIR="I" MPD_INDEX="14" NAME="M_RNW" SIGNAME="plb_secondary_40mhz_M_RNW" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_abort" DIR="I" MPD_INDEX="15" NAME="M_abort" SIGNAME="plb_secondary_40mhz_M_abort" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_busLock" DIR="I" MPD_INDEX="16" NAME="M_busLock" SIGNAME="plb_secondary_40mhz_M_busLock" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="17" MSB="0" NAME="M_TAttribute" RIGHT="15" SIGNAME="plb_secondary_40mhz_M_TAttribute" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*16)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_lockErr" DIR="I" MPD_INDEX="18" NAME="M_lockErr" SIGNAME="plb_secondary_40mhz_M_lockErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="19" MSB="0" NAME="M_MSize" RIGHT="1" SIGNAME="plb_secondary_40mhz_M_MSize" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_priority" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="20" MSB="0" NAME="M_priority" RIGHT="1" SIGNAME="plb_secondary_40mhz_M_priority" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_priority"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_rdBurst" DIR="I" MPD_INDEX="21" NAME="M_rdBurst" SIGNAME="plb_secondary_40mhz_M_rdBurst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_request" DIR="I" MPD_INDEX="22" NAME="M_request" SIGNAME="plb_secondary_40mhz_M_request" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="23" MSB="0" NAME="M_size" RIGHT="3" SIGNAME="plb_secondary_40mhz_M_size" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*4)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="24" MSB="0" NAME="M_type" RIGHT="2" SIGNAME="plb_secondary_40mhz_M_type" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*3)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_wrBurst" DIR="I" MPD_INDEX="25" NAME="M_wrBurst" SIGNAME="plb_secondary_40mhz_M_wrBurst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_M_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="26" MSB="0" NAME="M_wrDBus" RIGHT="31" SIGNAME="plb_secondary_40mhz_M_wrDBus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*C_PLBV46_DWIDTH)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="M_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_addrAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_addrAck" RIGHT="1" SIGNAME="plb_secondary_40mhz_Sl_addrAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="sl_addrack"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_agc_mimo_plbw_0" PORT="sl_addrack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_MRdErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="28" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_secondary_40mhz_Sl_MRdErr" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_MWrErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="29" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_secondary_40mhz_Sl_MWrErr" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_MBusy" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="30" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_secondary_40mhz_Sl_MBusy" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS - 1 ]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_rdBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="31" MSB="0" NAME="Sl_rdBTerm" RIGHT="1" SIGNAME="plb_secondary_40mhz_Sl_rdBTerm" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_rdComp" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="32" MSB="0" NAME="Sl_rdComp" RIGHT="1" SIGNAME="plb_secondary_40mhz_Sl_rdComp" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="sl_rdcomp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_agc_mimo_plbw_0" PORT="sl_rdcomp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_rdDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="33" MSB="0" NAME="Sl_rdDAck" RIGHT="1" SIGNAME="plb_secondary_40mhz_Sl_rdDAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="sl_rddack"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_agc_mimo_plbw_0" PORT="sl_rddack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_rdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="34" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_secondary_40mhz_Sl_rdDBus" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="sl_rddbus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_agc_mimo_plbw_0" PORT="sl_rddbus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_rdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="35" MSB="0" NAME="Sl_rdWdAddr" RIGHT="7" SIGNAME="plb_secondary_40mhz_Sl_rdWdAddr" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*4-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_rearbitrate" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="36" MSB="0" NAME="Sl_rearbitrate" RIGHT="1" SIGNAME="plb_secondary_40mhz_Sl_rearbitrate" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_SSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="37" MSB="0" NAME="Sl_SSize" RIGHT="3" SIGNAME="plb_secondary_40mhz_Sl_SSize" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*2-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_wait" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="Sl_wait" RIGHT="1" SIGNAME="plb_secondary_40mhz_Sl_wait" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_agc_mimo_plbw_0" PORT="sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_wrBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="39" MSB="0" NAME="Sl_wrBTerm" RIGHT="1" SIGNAME="plb_secondary_40mhz_Sl_wrBTerm" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_wrComp" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="Sl_wrComp" RIGHT="1" SIGNAME="plb_secondary_40mhz_Sl_wrComp" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="sl_wrcomp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_agc_mimo_plbw_0" PORT="sl_wrcomp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_wrDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_wrDAck" RIGHT="1" SIGNAME="plb_secondary_40mhz_Sl_wrDAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="sl_wrdack"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_agc_mimo_plbw_0" PORT="sl_wrdack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_Sl_MIRQ" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="42" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_secondary_40mhz_Sl_MIRQ" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MIRQ" DIR="O" MPD_INDEX="43" NAME="PLB_MIRQ" SIGNAME="plb_secondary_40mhz_PLB_MIRQ" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="44" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_secondary_40mhz_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="plb_abus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_agc_mimo_plbw_0" PORT="plb_abus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="45" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_secondary_40mhz_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="46" MSB="0" NAME="PLB_BE" RIGHT="3" SIGNAME="plb_secondary_40mhz_PLB_BE" VECFORMULA="[0:(C_PLBV46_DWIDTH/8)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MAddrAck" DIR="O" MPD_INDEX="47" NAME="PLB_MAddrAck" SIGNAME="plb_secondary_40mhz_PLB_MAddrAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MAddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MTimeout" DIR="O" MPD_INDEX="48" NAME="PLB_MTimeout" SIGNAME="plb_secondary_40mhz_PLB_MTimeout" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MTimeout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MBusy" DIR="O" MPD_INDEX="49" NAME="PLB_MBusy" SIGNAME="plb_secondary_40mhz_PLB_MBusy" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MRdErr" DIR="O" MPD_INDEX="50" NAME="PLB_MRdErr" SIGNAME="plb_secondary_40mhz_PLB_MRdErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MWrErr" DIR="O" MPD_INDEX="51" NAME="PLB_MWrErr" SIGNAME="plb_secondary_40mhz_PLB_MWrErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MRdBTerm" DIR="O" MPD_INDEX="52" NAME="PLB_MRdBTerm" SIGNAME="plb_secondary_40mhz_PLB_MRdBTerm" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MRdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MRdDAck" DIR="O" MPD_INDEX="53" NAME="PLB_MRdDAck" SIGNAME="plb_secondary_40mhz_PLB_MRdDAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MRdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MRdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="54" MSB="0" NAME="PLB_MRdDBus" RIGHT="31" SIGNAME="plb_secondary_40mhz_PLB_MRdDBus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*C_PLBV46_DWIDTH)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MRdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MRdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="55" MSB="0" NAME="PLB_MRdWdAddr" RIGHT="3" SIGNAME="plb_secondary_40mhz_PLB_MRdWdAddr" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*4)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MRdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MRearbitrate" DIR="O" MPD_INDEX="56" NAME="PLB_MRearbitrate" SIGNAME="plb_secondary_40mhz_PLB_MRearbitrate" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MRearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MWrBTerm" DIR="O" MPD_INDEX="57" NAME="PLB_MWrBTerm" SIGNAME="plb_secondary_40mhz_PLB_MWrBTerm" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MWrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MWrDAck" DIR="O" MPD_INDEX="58" NAME="PLB_MWrDAck" SIGNAME="plb_secondary_40mhz_PLB_MWrDAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MWrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MSSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="59" MSB="0" NAME="PLB_MSSize" RIGHT="1" SIGNAME="plb_secondary_40mhz_PLB_MSSize" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="plb_primary_secondary40_bridge" PORT="PLB_MSSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_PAValid" DIR="O" MPD_INDEX="60" NAME="PLB_PAValid" SIGNAME="plb_secondary_40mhz_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="plb_pavalid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_agc_mimo_plbw_0" PORT="plb_pavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_RNW" DIR="O" MPD_INDEX="61" NAME="PLB_RNW" SIGNAME="plb_secondary_40mhz_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="plb_rnw"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_agc_mimo_plbw_0" PORT="plb_rnw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_SAValid" DIR="O" MPD_INDEX="62" NAME="PLB_SAValid" SIGNAME="plb_secondary_40mhz_PLB_SAValid">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_abort" DIR="O" MPD_INDEX="63" NAME="PLB_abort" SIGNAME="plb_secondary_40mhz_PLB_abort">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_busLock" DIR="O" MPD_INDEX="64" NAME="PLB_busLock" SIGNAME="plb_secondary_40mhz_PLB_busLock">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="65" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_secondary_40mhz_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_lockErr" DIR="O" MPD_INDEX="66" NAME="PLB_lockErr" SIGNAME="plb_secondary_40mhz_PLB_lockErr">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_masterID" DIR="O" MPD_INDEX="67" NAME="PLB_masterID" SIGNAME="plb_secondary_40mhz_PLB_masterID" VECFORMULA="[0:C_PLBV46_MID_WIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="68" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_secondary_40mhz_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_rdPendPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="69" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_secondary_40mhz_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_wrPendPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="70" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_secondary_40mhz_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_rdPendReq" DIR="O" MPD_INDEX="71" NAME="PLB_rdPendReq" SIGNAME="plb_secondary_40mhz_PLB_rdPendReq">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_wrPendReq" DIR="O" MPD_INDEX="72" NAME="PLB_wrPendReq" SIGNAME="plb_secondary_40mhz_PLB_wrPendReq">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_rdBurst" DIR="O" MPD_INDEX="73" NAME="PLB_rdBurst" SIGNAME="plb_secondary_40mhz_PLB_rdBurst">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_rdPrim" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="74" MSB="0" NAME="PLB_rdPrim" RIGHT="1" SIGNAME="plb_secondary_40mhz_PLB_rdPrim" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_reqPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="75" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_secondary_40mhz_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="76" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_secondary_40mhz_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="77" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_secondary_40mhz_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_wrBurst" DIR="O" MPD_INDEX="78" NAME="PLB_wrBurst" SIGNAME="plb_secondary_40mhz_PLB_wrBurst">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="79" MSB="0" NAME="PLB_wrDBus" RIGHT="31" SIGNAME="plb_secondary_40mhz_PLB_wrDBus" VECFORMULA="[0:C_PLBV46_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="plb_wrdbus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ofdm_agc_mimo_plbw_0" PORT="plb_wrdbus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_wrPrim" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="80" MSB="0" NAME="PLB_wrPrim" RIGHT="1" SIGNAME="plb_secondary_40mhz_PLB_wrPrim" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_SaddrAck" DIR="O" MPD_INDEX="81" NAME="PLB_SaddrAck" SIGNAME="plb_secondary_40mhz_PLB_SaddrAck">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_SMRdErr" DIR="O" MPD_INDEX="82" NAME="PLB_SMRdErr" SIGNAME="plb_secondary_40mhz_PLB_SMRdErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_SMWrErr" DIR="O" MPD_INDEX="83" NAME="PLB_SMWrErr" SIGNAME="plb_secondary_40mhz_PLB_SMWrErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_SMBusy" DIR="O" MPD_INDEX="84" NAME="PLB_SMBusy" SIGNAME="plb_secondary_40mhz_PLB_SMBusy" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_SrdBTerm" DIR="O" MPD_INDEX="85" NAME="PLB_SrdBTerm" SIGNAME="plb_secondary_40mhz_PLB_SrdBTerm">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_SrdComp" DIR="O" MPD_INDEX="86" NAME="PLB_SrdComp" SIGNAME="plb_secondary_40mhz_PLB_SrdComp">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_SrdDAck" DIR="O" MPD_INDEX="87" NAME="PLB_SrdDAck" SIGNAME="plb_secondary_40mhz_PLB_SrdDAck">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_SrdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="88" MSB="0" NAME="PLB_SrdDBus" RIGHT="31" SIGNAME="plb_secondary_40mhz_PLB_SrdDBus" VECFORMULA="[0:C_PLBV46_DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_SrdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="89" MSB="0" NAME="PLB_SrdWdAddr" RIGHT="3" SIGNAME="plb_secondary_40mhz_PLB_SrdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_Srearbitrate" DIR="O" MPD_INDEX="90" NAME="PLB_Srearbitrate" SIGNAME="plb_secondary_40mhz_PLB_Srearbitrate">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_Sssize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="91" MSB="0" NAME="PLB_Sssize" RIGHT="1" SIGNAME="plb_secondary_40mhz_PLB_Sssize" VECFORMULA="[0:1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_Swait" DIR="O" MPD_INDEX="92" NAME="PLB_Swait" SIGNAME="plb_secondary_40mhz_PLB_Swait">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_SwrBTerm" DIR="O" MPD_INDEX="93" NAME="PLB_SwrBTerm" SIGNAME="plb_secondary_40mhz_PLB_SwrBTerm">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_SwrComp" DIR="O" MPD_INDEX="94" NAME="PLB_SwrComp" SIGNAME="plb_secondary_40mhz_PLB_SwrComp">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_secondary_40mhz_PLB_SwrDAck" DIR="O" MPD_INDEX="95" NAME="PLB_SwrDAck" SIGNAME="plb_secondary_40mhz_PLB_SwrDAck">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" MPD_INDEX="96" NAME="Bus_Error_Det" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="DCR" BUSSTD_PSF="DCR" IS_VALID="FALSE" MPD_INDEX="0" NAME="SDCR" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="PLB_dcrAck"/>
            <PORTMAP DIR="O" PHYSICAL="PLB_dcrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_DBus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_Read"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_Write"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1023" BASENAME="C_BASEADDR" BASEVALUE="0b1111111111" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0b0000000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x08" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDCR"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="3.00.b" INSTANCE="xps_sysmon_adc_0" IPTYPE="PERIPHERAL" MHS_INDEX="34" MODCLASS="PERIPHERAL" MODTYPE="xps_sysmon_adc">
      <DESCRIPTION TYPE="SHORT">XPS System Monitor/Analog Digital Converter</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">System Monitor/Analog-Digital Converter (ADC) for the PLBV46 bus</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysmon_adc_v3_00_b/doc/xps_sysmon_adc.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x83800000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8380ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="7" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="10" NAME="C_DCLK_RATIO" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>DCLK Ratio</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_INCLUDE_INTR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include Interrupt</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_SIM_MONITOR_FILE" TYPE="STRING" VALUE="Sysmon_Design.txt">
          <DESCRIPTION>Simulation Monitor File</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="3" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="4" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="5" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="6" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="7" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="8" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="9" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="10" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="11" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="12" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="13" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="14" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="15" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="16" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="17" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="18" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="19" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="20" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="21" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="22" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="23" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="24" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="25" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="26" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="27" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="28" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="29" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="30" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="31" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="32" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="33" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="34" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="35" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="36" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="37" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="38" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="39" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="40" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="42" MSB="15" NAME="VAUXP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[15:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="43" MSB="15" NAME="VAUXN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[15:0]"/>
        <PORT DIR="I" MPD_INDEX="44" NAME="CONVST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="45" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="46" MSB="2" NAME="ALARM" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2206203904" BASENAME="C_BASEADDR" BASEVALUE="0x83800000" HIGHDECIMAL="2206269439" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8380ffff" MEMTYPE="REGISTER" MINSIZE="0x3FF" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="util_reduced_logic_2" IPTYPE="PERIPHERAL" MHS_INDEX="35" MODCLASS="IP" MODTYPE="util_reduced_logic">
      <DESCRIPTION TYPE="SHORT">Utility Reduced Logic</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Get 1 bit result from 2 input bits</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/util_reduced_logic_v1_00_a/doc/util_reduced_logic.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_OPERATION" TYPE="string" VALUE="or">
          <DESCRIPTION>The Vector Operation To Perform </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_SIZE" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Size of The Vector </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="1" MHS_INDEX="0" MPD_INDEX="0" MSB="0" NAME="Op1" RIGHT="1" SIGNAME="debug_pktDetRSSI &amp; debug_pktDetAutoCorr" VECFORMULA="[0:C_SIZE-1]">
          <SIGNALS>
            <SIGNAL NAME="debug_pktDetRSSI"/>
            <SIGNAL NAME="debug_pktDetAutoCorr"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_pktDetRSSI &amp; debug_pktDetAutoCorr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="Res" SIGNAME="debug_pktDetOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debug"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="4.00.a" INSTANCE="rate_change_filters_plbw_0" IPTYPE="PERIPHERAL" MHS_INDEX="36" MODCLASS="PERIPHERAL" MODTYPE="rate_change_filters_txrx_2ch_plbw">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0xc5200000">
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0xc520ffff"/>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="5" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="8" NAME="C_MEMMAP_COEFCOUNTER" TYPE="integer" VALUE="0x804">
          <DESCRIPTION>C_MEMMAP_COEFCOUNTER</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_COEFCOUNTER</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_MEMMAP_COEFCOUNTER_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="10" NAME="C_MEMMAP_COEFCOUNTER_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="11" NAME="C_MEMMAP_FILTEROPTIONS" TYPE="integer" VALUE="0x800">
          <DESCRIPTION>C_MEMMAP_FILTEROPTIONS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_FILTEROPTIONS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_MEMMAP_FILTEROPTIONS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="13" NAME="C_MEMMAP_FILTEROPTIONS_BIN_PT" TYPE="integer" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="80000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="sysgen_clk" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="1" MPD_INDEX="5" MSB="0" NAME="rxa_i_40m" RIGHT="13" SIGNAME="RFA_ADC_I_14b" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv2_14_16_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFA_RXD_I_14b_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="2" MPD_INDEX="6" MSB="0" NAME="rxa_q_40m" RIGHT="13" SIGNAME="RFA_ADC_Q_14b" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv2_14_16_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFA_RXD_Q_14b_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="3" MPD_INDEX="7" MSB="0" NAME="rxb_i_40m" RIGHT="13" SIGNAME="RFB_ADC_I_14b" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv2_14_16_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFB_RXD_I_14b_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="4" MPD_INDEX="8" MSB="0" NAME="rxb_q_40m" RIGHT="13" SIGNAME="RFB_ADC_Q_14b" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv2_14_16_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFB_RXD_Q_14b_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="5" MPD_INDEX="26" MSB="0" NAME="txa_i_40m" RIGHT="15" SIGNAME="ofdmtx_postfilt_anta_i" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_anta_i_div1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="6" MPD_INDEX="27" MSB="0" NAME="txa_q_40m" RIGHT="15" SIGNAME="ofdmtx_postfilt_anta_q" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_anta_q_div1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="7" MPD_INDEX="28" MSB="0" NAME="txb_i_40m" RIGHT="15" SIGNAME="ofdmtx_postfilt_antb_i" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_antb_i_div1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="8" MPD_INDEX="29" MSB="0" NAME="txb_q_40m" RIGHT="15" SIGNAME="ofdmtx_postfilt_antb_q" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_antb_q_div1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="9" MPD_INDEX="15" MSB="0" NAME="rxa_i_10m" RIGHT="13" SIGNAME="radio_bridge_slot_2_user_ADC_I_filt" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="i_in_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="10" MPD_INDEX="16" MSB="0" NAME="rxa_q_10m" RIGHT="13" SIGNAME="radio_bridge_slot_2_user_ADC_Q_filt" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="q_in_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="11" MPD_INDEX="17" MSB="0" NAME="rxb_i_10m" RIGHT="13" SIGNAME="radio_bridge_slot_3_user_ADC_I_filt" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="i_in_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="12" MPD_INDEX="18" MSB="0" NAME="rxb_q_10m" RIGHT="13" SIGNAME="radio_bridge_slot_3_user_ADC_Q_filt" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="q_in_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="13" MPD_INDEX="10" MSB="0" NAME="txa_i_10m" RIGHT="15" SIGNAME="ofdmtx_prefilt_anta_i" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_anta_i_div4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="14" MPD_INDEX="11" MSB="0" NAME="txa_q_10m" RIGHT="15" SIGNAME="ofdmtx_prefilt_anta_q" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_anta_q_div4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="15" MPD_INDEX="12" MSB="0" NAME="txb_i_10m" RIGHT="15" SIGNAME="ofdmtx_prefilt_antb_i" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_antb_i_div4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="16" MPD_INDEX="13" MSB="0" NAME="txb_q_10m" RIGHT="15" SIGNAME="ofdmtx_prefilt_antb_q" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_antb_q_div4"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_plb_abus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="1" MSB="0" NAME="plb_abus" RIGHT="31" SIGNAME="plb_secondary_80MHz_plb_abus" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_plb_pavalid" DIR="I" MPD_INDEX="2" NAME="plb_pavalid" SIGNAME="plb_secondary_80MHz_plb_pavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_plb_rnw" DIR="I" MPD_INDEX="3" NAME="plb_rnw" SIGNAME="plb_secondary_80MHz_plb_rnw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_plb_wrdbus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="plb_wrdbus" RIGHT="31" SIGNAME="plb_secondary_80MHz_plb_wrdbus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_splb_rst" DIR="I" MPD_INDEX="9" NAME="splb_rst" SIGIS="RST" SIGNAME="plb_secondary_80MHz_splb_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="80000000" DEF_SIGNAME="clk_80MHz" DIR="I" MPD_INDEX="14" NAME="splb_clk" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_addrack" DIR="O" MPD_INDEX="19" NAME="sl_addrack" SIGNAME="plb_secondary_80MHz_sl_addrack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_rdcomp" DIR="O" MPD_INDEX="20" NAME="sl_rdcomp" SIGNAME="plb_secondary_80MHz_sl_rdcomp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_rddack" DIR="O" MPD_INDEX="21" NAME="sl_rddack" SIGNAME="plb_secondary_80MHz_sl_rddack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_rddbus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="22" MSB="0" NAME="sl_rddbus" RIGHT="31" SIGNAME="plb_secondary_80MHz_sl_rddbus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_wait" DIR="O" MPD_INDEX="23" NAME="sl_wait" SIGNAME="plb_secondary_80MHz_sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_wrcomp" DIR="O" MPD_INDEX="24" NAME="sl_wrcomp" SIGNAME="plb_secondary_80MHz_sl_wrcomp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_wrdack" DIR="O" MPD_INDEX="25" NAME="sl_wrdack" SIGNAME="plb_secondary_80MHz_sl_wrdack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_secondary_80MHz" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="plb_abus"/>
            <PORTMAP DIR="I" PHYSICAL="plb_pavalid"/>
            <PORTMAP DIR="I" PHYSICAL="plb_rnw"/>
            <PORTMAP DIR="I" PHYSICAL="plb_wrdbus"/>
            <PORTMAP DIR="I" PHYSICAL="splb_rst"/>
            <PORTMAP DIR="I" PHYSICAL="splb_clk"/>
            <PORTMAP DIR="O" PHYSICAL="sl_addrack"/>
            <PORTMAP DIR="O" PHYSICAL="sl_rdcomp"/>
            <PORTMAP DIR="O" PHYSICAL="sl_rddack"/>
            <PORTMAP DIR="O" PHYSICAL="sl_rddbus"/>
            <PORTMAP DIR="O" PHYSICAL="sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="sl_wrcomp"/>
            <PORTMAP DIR="O" PHYSICAL="sl_wrdack"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3307208704" BASENAME="C_BASEADDR" BASEVALUE="0xc5200000" HIGHDECIMAL="3307274239" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xc520ffff" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="4.01.e" INSTANCE="ofdm_txrx_mimo_plbw_0" IPTYPE="PERIPHERAL" MHS_INDEX="37" MODCLASS="PERIPHERAL" MODTYPE="ofdm_txrx_supermimo_coded_plbw">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0xcda00000">
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0xcda0ffff"/>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="5" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="8" NAME="C_MEMMAP_MIDPACKETRSSI" TYPE="integer" VALUE="0x80A4">
          <DESCRIPTION>C_MEMMAP_MIDPACKETRSSI</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_MIDPACKETRSSI</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_MEMMAP_MIDPACKETRSSI_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="10" NAME="C_MEMMAP_MIDPACKETRSSI_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="11" NAME="C_MEMMAP_TX_PKTRUNNING" TYPE="integer" VALUE="0x80A8">
          <DESCRIPTION>C_MEMMAP_TX_PKTRUNNING</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TX_PKTRUNNING</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_MEMMAP_TX_PKTRUNNING_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="13" NAME="C_MEMMAP_TX_PKTRUNNING_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="14" NAME="C_MEMMAP_RX_PKTDETEVENTCOUNT" TYPE="integer" VALUE="0x80AC">
          <DESCRIPTION>C_MEMMAP_RX_PKTDETEVENTCOUNT</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_PKTDETEVENTCOUNT</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_MEMMAP_RX_PKTDETEVENTCOUNT_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="16" NAME="C_MEMMAP_RX_PKTDETEVENTCOUNT_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="17" NAME="C_MEMMAP_RX_COARSECFOEST" TYPE="integer" VALUE="0x80B0">
          <DESCRIPTION>C_MEMMAP_RX_COARSECFOEST</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_COARSECFOEST</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_MEMMAP_RX_COARSECFOEST_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="19" NAME="C_MEMMAP_RX_COARSECFOEST_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="20" NAME="C_MEMMAP_RX_PILOTCFOEST" TYPE="integer" VALUE="0x80B4">
          <DESCRIPTION>C_MEMMAP_RX_PILOTCFOEST</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_PILOTCFOEST</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="21" NAME="C_MEMMAP_RX_PILOTCFOEST_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="22" NAME="C_MEMMAP_RX_PILOTCFOEST_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="23" NAME="C_MEMMAP_RX_PKTDONE_INTERRUPTSTATUS" TYPE="integer" VALUE="0x80B8">
          <DESCRIPTION>C_MEMMAP_RX_PKTDONE_INTERRUPTSTATUS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_PKTDONE_INTERRUPTSTATUS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_MEMMAP_RX_PKTDONE_INTERRUPTSTATUS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="25" NAME="C_MEMMAP_RX_PKTDONE_INTERRUPTSTATUS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="26" NAME="C_MEMMAP_RX_BER_TOTALBITS" TYPE="integer" VALUE="0x80BC">
          <DESCRIPTION>C_MEMMAP_RX_BER_TOTALBITS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_BER_TOTALBITS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="27" NAME="C_MEMMAP_RX_BER_TOTALBITS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="28" NAME="C_MEMMAP_RX_BER_TOTALBITS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="29" NAME="C_MEMMAP_RX_BER_ERRORS" TYPE="integer" VALUE="0x80C0">
          <DESCRIPTION>C_MEMMAP_RX_BER_ERRORS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_BER_ERRORS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="30" NAME="C_MEMMAP_RX_BER_ERRORS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="31" NAME="C_MEMMAP_RX_BER_ERRORS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="32" NAME="C_MEMMAP_RX_GAINS" TYPE="integer" VALUE="0x80C4">
          <DESCRIPTION>C_MEMMAP_RX_GAINS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_GAINS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="33" NAME="C_MEMMAP_RX_GAINS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="34" NAME="C_MEMMAP_RX_GAINS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="35" NAME="C_MEMMAP_PKTDET_STATUS" TYPE="integer" VALUE="0x80C8">
          <DESCRIPTION>C_MEMMAP_PKTDET_STATUS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_PKTDET_STATUS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="36" NAME="C_MEMMAP_PKTDET_STATUS_N_BITS" TYPE="integer" VALUE="14"/>
        <PARAMETER MPD_INDEX="37" NAME="C_MEMMAP_PKTDET_STATUS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="38" NAME="C_MEMMAP_FEC_CONFIG" TYPE="integer" VALUE="0x8000">
          <DESCRIPTION>C_MEMMAP_FEC_CONFIG</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_FEC_CONFIG</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="39" NAME="C_MEMMAP_FEC_CONFIG_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="40" NAME="C_MEMMAP_FEC_CONFIG_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="41" NAME="C_MEMMAP_TX_OFDM_SYMCOUNTS" TYPE="integer" VALUE="0x8004">
          <DESCRIPTION>C_MEMMAP_TX_OFDM_SYMCOUNTS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TX_OFDM_SYMCOUNTS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="42" NAME="C_MEMMAP_TX_OFDM_SYMCOUNTS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="43" NAME="C_MEMMAP_TX_OFDM_SYMCOUNTS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="44" NAME="C_MEMMAP_RX_OFDM_SYMBOLCOUNTS" TYPE="integer" VALUE="0x8008">
          <DESCRIPTION>C_MEMMAP_RX_OFDM_SYMBOLCOUNTS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_OFDM_SYMBOLCOUNTS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="45" NAME="C_MEMMAP_RX_OFDM_SYMBOLCOUNTS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="46" NAME="C_MEMMAP_RX_OFDM_SYMBOLCOUNTS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="47" NAME="C_MEMMAP_TXRX_PILOTS_VALUES" TYPE="integer" VALUE="0x800C">
          <DESCRIPTION>C_MEMMAP_TXRX_PILOTS_VALUES</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_PILOTS_VALUES</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="48" NAME="C_MEMMAP_TXRX_PILOTS_VALUES_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="49" NAME="C_MEMMAP_TXRX_PILOTS_VALUES_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="50" NAME="C_MEMMAP_TXRX_PILOTS_INDEX" TYPE="integer" VALUE="0x8010">
          <DESCRIPTION>C_MEMMAP_TXRX_PILOTS_INDEX</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_PILOTS_INDEX</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="51" NAME="C_MEMMAP_TXRX_PILOTS_INDEX_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="52" NAME="C_MEMMAP_TXRX_PILOTS_INDEX_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="53" NAME="C_MEMMAP_TXRX_INTERRUPT_PKTBUF_CTRL" TYPE="integer" VALUE="0x8014">
          <DESCRIPTION>C_MEMMAP_TXRX_INTERRUPT_PKTBUF_CTRL</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_INTERRUPT_PKTBUF_CTRL</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="54" NAME="C_MEMMAP_TXRX_INTERRUPT_PKTBUF_CTRL_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="55" NAME="C_MEMMAP_TXRX_INTERRUPT_PKTBUF_CTRL_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="56" NAME="C_MEMMAP_TXRX_FFT_SCALING" TYPE="integer" VALUE="0x8018">
          <DESCRIPTION>C_MEMMAP_TXRX_FFT_SCALING</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_FFT_SCALING</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="57" NAME="C_MEMMAP_TXRX_FFT_SCALING_N_BITS" TYPE="integer" VALUE="12"/>
        <PARAMETER MPD_INDEX="58" NAME="C_MEMMAP_TXRX_FFT_SCALING_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="59" NAME="C_MEMMAP_TX_START_RESET_CONTROL" TYPE="integer" VALUE="0x801C">
          <DESCRIPTION>C_MEMMAP_TX_START_RESET_CONTROL</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TX_START_RESET_CONTROL</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="60" NAME="C_MEMMAP_TX_START_RESET_CONTROL_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="61" NAME="C_MEMMAP_TX_START_RESET_CONTROL_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="62" NAME="C_MEMMAP_TX_CONTROLBITS" TYPE="integer" VALUE="0x8020">
          <DESCRIPTION>C_MEMMAP_TX_CONTROLBITS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TX_CONTROLBITS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="63" NAME="C_MEMMAP_TX_CONTROLBITS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="64" NAME="C_MEMMAP_TX_CONTROLBITS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="65" NAME="C_MEMMAP_TX_DELAYS" TYPE="integer" VALUE="0x8024">
          <DESCRIPTION>C_MEMMAP_TX_DELAYS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TX_DELAYS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="66" NAME="C_MEMMAP_TX_DELAYS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="67" NAME="C_MEMMAP_TX_DELAYS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="68" NAME="C_MEMMAP_TX_SCALING" TYPE="integer" VALUE="0x8028">
          <DESCRIPTION>C_MEMMAP_TX_SCALING</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TX_SCALING</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="69" NAME="C_MEMMAP_TX_SCALING_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="70" NAME="C_MEMMAP_TX_SCALING_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="71" NAME="C_MEMMAP_PKTDET_THRESHOLDS" TYPE="integer" VALUE="0x802C">
          <DESCRIPTION>C_MEMMAP_PKTDET_THRESHOLDS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_PKTDET_THRESHOLDS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="72" NAME="C_MEMMAP_PKTDET_THRESHOLDS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="73" NAME="C_MEMMAP_PKTDET_THRESHOLDS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="74" NAME="C_MEMMAP_PKTDET_DURATIONS" TYPE="integer" VALUE="0x8030">
          <DESCRIPTION>C_MEMMAP_PKTDET_DURATIONS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_PKTDET_DURATIONS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="75" NAME="C_MEMMAP_PKTDET_DURATIONS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="76" NAME="C_MEMMAP_PKTDET_DURATIONS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="77" NAME="C_MEMMAP_PKTDET_AUTOCORRPARAMS" TYPE="integer" VALUE="0x8034">
          <DESCRIPTION>C_MEMMAP_PKTDET_AUTOCORRPARAMS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_PKTDET_AUTOCORRPARAMS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="78" NAME="C_MEMMAP_PKTDET_AUTOCORRPARAMS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="79" NAME="C_MEMMAP_PKTDET_AUTOCORRPARAMS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="80" NAME="C_MEMMAP_PKTDET_CONTROLBITS" TYPE="integer" VALUE="0x8038">
          <DESCRIPTION>C_MEMMAP_PKTDET_CONTROLBITS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_PKTDET_CONTROLBITS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="81" NAME="C_MEMMAP_PKTDET_CONTROLBITS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="82" NAME="C_MEMMAP_PKTDET_CONTROLBITS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="83" NAME="C_MEMMAP_RX_AF_TXSCALING" TYPE="integer" VALUE="0x803C">
          <DESCRIPTION>C_MEMMAP_RX_AF_TXSCALING</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_AF_TXSCALING</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="84" NAME="C_MEMMAP_RX_AF_TXSCALING_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="85" NAME="C_MEMMAP_RX_AF_TXSCALING_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="86" NAME="C_MEMMAP_RX_AF_BLANKING" TYPE="integer" VALUE="0x8040">
          <DESCRIPTION>C_MEMMAP_RX_AF_BLANKING</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_AF_BLANKING</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="87" NAME="C_MEMMAP_RX_AF_BLANKING_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="88" NAME="C_MEMMAP_RX_AF_BLANKING_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="89" NAME="C_MEMMAP_RX_PILOTCALCPARAMS" TYPE="integer" VALUE="0x8044">
          <DESCRIPTION>C_MEMMAP_RX_PILOTCALCPARAMS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_PILOTCALCPARAMS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="90" NAME="C_MEMMAP_RX_PILOTCALCPARAMS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="91" NAME="C_MEMMAP_RX_PILOTCALCPARAMS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="92" NAME="C_MEMMAP_RX_CONSTELLATION_SCALING" TYPE="integer" VALUE="0x8048">
          <DESCRIPTION>C_MEMMAP_RX_CONSTELLATION_SCALING</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_CONSTELLATION_SCALING</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="93" NAME="C_MEMMAP_RX_CONSTELLATION_SCALING_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="94" NAME="C_MEMMAP_RX_CONSTELLATION_SCALING_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="95" NAME="C_MEMMAP_RX_PKTDET_DELAY" TYPE="integer" VALUE="0x804C">
          <DESCRIPTION>C_MEMMAP_RX_PKTDET_DELAY</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_PKTDET_DELAY</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="96" NAME="C_MEMMAP_RX_PKTDET_DELAY_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="97" NAME="C_MEMMAP_RX_PKTDET_DELAY_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="98" NAME="C_MEMMAP_RX_CHANEST_MINMAG" TYPE="integer" VALUE="0x8050">
          <DESCRIPTION>C_MEMMAP_RX_CHANEST_MINMAG</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_CHANEST_MINMAG</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="99" NAME="C_MEMMAP_RX_CHANEST_MINMAG_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="100" NAME="C_MEMMAP_RX_CHANEST_MINMAG_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="101" NAME="C_MEMMAP_RX_PKTBYTENUMS" TYPE="integer" VALUE="0x8054">
          <DESCRIPTION>C_MEMMAP_RX_PKTBYTENUMS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_PKTBYTENUMS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="102" NAME="C_MEMMAP_RX_PKTBYTENUMS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="103" NAME="C_MEMMAP_RX_PKTBYTENUMS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="104" NAME="C_MEMMAP_RX_FIXEDPKTLEN" TYPE="integer" VALUE="0x8058">
          <DESCRIPTION>C_MEMMAP_RX_FIXEDPKTLEN</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_FIXEDPKTLEN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="105" NAME="C_MEMMAP_RX_FIXEDPKTLEN_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="106" NAME="C_MEMMAP_RX_FIXEDPKTLEN_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="107" NAME="C_MEMMAP_RX_PKTDET_LONGCORR_THRESHOLDS" TYPE="integer" VALUE="0x805C">
          <DESCRIPTION>C_MEMMAP_RX_PKTDET_LONGCORR_THRESHOLDS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_PKTDET_LONGCORR_THRESHOLDS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="108" NAME="C_MEMMAP_RX_PKTDET_LONGCORR_THRESHOLDS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="109" NAME="C_MEMMAP_RX_PKTDET_LONGCORR_THRESHOLDS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="110" NAME="C_MEMMAP_RX_PKTDET_LONGCORR_PARAMS" TYPE="integer" VALUE="0x8060">
          <DESCRIPTION>C_MEMMAP_RX_PKTDET_LONGCORR_PARAMS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_PKTDET_LONGCORR_PARAMS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="111" NAME="C_MEMMAP_RX_PKTDET_LONGCORR_PARAMS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="112" NAME="C_MEMMAP_RX_PKTDET_LONGCORR_PARAMS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="113" NAME="C_MEMMAP_RX_COARSECFO_CORRECTION" TYPE="integer" VALUE="0x8064">
          <DESCRIPTION>C_MEMMAP_RX_COARSECFO_CORRECTION</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_COARSECFO_CORRECTION</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="114" NAME="C_MEMMAP_RX_COARSECFO_CORRECTION_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="115" NAME="C_MEMMAP_RX_COARSECFO_CORRECTION_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="116" NAME="C_MEMMAP_RX_PRECFO_PILOTCALCCORRECTION" TYPE="integer" VALUE="0x8068">
          <DESCRIPTION>C_MEMMAP_RX_PRECFO_PILOTCALCCORRECTION</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_PRECFO_PILOTCALCCORRECTION</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="117" NAME="C_MEMMAP_RX_PRECFO_PILOTCALCCORRECTION_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="118" NAME="C_MEMMAP_RX_PRECFO_PILOTCALCCORRECTION_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="119" NAME="C_MEMMAP_RX_PRECFO_OPTIONS" TYPE="integer" VALUE="0x806C">
          <DESCRIPTION>C_MEMMAP_RX_PRECFO_OPTIONS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_PRECFO_OPTIONS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="120" NAME="C_MEMMAP_RX_PRECFO_OPTIONS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="121" NAME="C_MEMMAP_RX_PRECFO_OPTIONS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="122" NAME="C_MEMMAP_RX_CONTROLBITS" TYPE="integer" VALUE="0x8070">
          <DESCRIPTION>C_MEMMAP_RX_CONTROLBITS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RX_CONTROLBITS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="123" NAME="C_MEMMAP_RX_CONTROLBITS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="124" NAME="C_MEMMAP_RX_CONTROLBITS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="125" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION3" TYPE="integer" VALUE="0x8074">
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_ACTION3</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_ACTION3</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="126" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION3_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="127" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION3_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="128" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION2" TYPE="integer" VALUE="0x8078">
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_ACTION2</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_ACTION2</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="129" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION2_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="130" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION2_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="131" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION1" TYPE="integer" VALUE="0x807C">
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_ACTION1</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_ACTION1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="132" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION1_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="133" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION1_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="134" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION0" TYPE="integer" VALUE="0x8080">
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_ACTION0</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_ACTION0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="135" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION0_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="136" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION0_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="137" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH5" TYPE="integer" VALUE="0x8084">
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_MATCH5</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_MATCH5</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="138" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH5_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="139" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH5_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="140" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH4" TYPE="integer" VALUE="0x8088">
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_MATCH4</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_MATCH4</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="141" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH4_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="142" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH4_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="143" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH3" TYPE="integer" VALUE="0x808C">
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_MATCH3</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_MATCH3</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="144" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH3_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="145" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH3_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="146" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH2" TYPE="integer" VALUE="0x8090">
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_MATCH2</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_MATCH2</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="147" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH2_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="148" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH2_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="149" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION5" TYPE="integer" VALUE="0x8094">
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_ACTION5</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_ACTION5</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="150" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION5_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="151" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION5_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="152" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION4" TYPE="integer" VALUE="0x8098">
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_ACTION4</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_ACTION4</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="153" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION4_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="154" NAME="C_MEMMAP_TXRX_AUTOREPLY_ACTION4_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="155" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH1" TYPE="integer" VALUE="0x809C">
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_MATCH1</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_MATCH1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="156" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH1_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="157" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH1_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="158" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH0" TYPE="integer" VALUE="0x80A0">
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_MATCH0</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXRX_AUTOREPLY_MATCH0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="159" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH0_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="160" NAME="C_MEMMAP_TXRX_AUTOREPLY_MATCH0_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="161" NAME="C_MEMMAP_TXMODULATION" TYPE="integer" VALUE="0x1000">
          <DESCRIPTION>C_MEMMAP_TXMODULATION</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXMODULATION</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="162" NAME="C_MEMMAP_TXMODULATION_N_BITS" TYPE="integer" VALUE="4"/>
        <PARAMETER MPD_INDEX="163" NAME="C_MEMMAP_TXMODULATION_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="164" NAME="C_MEMMAP_TXMODULATION_DEPTH" TYPE="integer" VALUE="192"/>
        <PARAMETER MPD_INDEX="165" NAME="C_MEMMAP_TXHEADERTRANSLATE" TYPE="integer" VALUE="0x0000">
          <DESCRIPTION>C_MEMMAP_TXHEADERTRANSLATE</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TXHEADERTRANSLATE</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="166" NAME="C_MEMMAP_TXHEADERTRANSLATE_N_BITS" TYPE="integer" VALUE="10"/>
        <PARAMETER MPD_INDEX="167" NAME="C_MEMMAP_TXHEADERTRANSLATE_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="168" NAME="C_MEMMAP_TXHEADERTRANSLATE_DEPTH" TYPE="integer" VALUE="1024"/>
        <PARAMETER MPD_INDEX="169" NAME="C_MEMMAP_CHANNELESTIMATES" TYPE="integer" VALUE="0x1400">
          <DESCRIPTION>C_MEMMAP_CHANNELESTIMATES</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_CHANNELESTIMATES</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="170" NAME="C_MEMMAP_CHANNELESTIMATES_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="171" NAME="C_MEMMAP_CHANNELESTIMATES_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="172" NAME="C_MEMMAP_CHANNELESTIMATES_DEPTH" TYPE="integer" VALUE="256"/>
        <PARAMETER MPD_INDEX="173" NAME="C_MEMMAP_RXMODULATION" TYPE="integer" VALUE="0x1800">
          <DESCRIPTION>C_MEMMAP_RXMODULATION</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_RXMODULATION</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="174" NAME="C_MEMMAP_RXMODULATION_N_BITS" TYPE="integer" VALUE="4"/>
        <PARAMETER MPD_INDEX="175" NAME="C_MEMMAP_RXMODULATION_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="176" NAME="C_MEMMAP_RXMODULATION_DEPTH" TYPE="integer" VALUE="192"/>
        <PARAMETER MPD_INDEX="177" NAME="C_MEMMAP_EVM_PERSYM" TYPE="integer" VALUE="0x1C00">
          <DESCRIPTION>C_MEMMAP_EVM_PERSYM</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_EVM_PERSYM</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="178" NAME="C_MEMMAP_EVM_PERSYM_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="179" NAME="C_MEMMAP_EVM_PERSYM_BIN_PT" TYPE="integer" VALUE="14"/>
        <PARAMETER MPD_INDEX="180" NAME="C_MEMMAP_EVM_PERSYM_DEPTH" TYPE="integer" VALUE="256"/>
        <PARAMETER MPD_INDEX="181" NAME="C_MEMMAP_EVM_PERSC" TYPE="integer" VALUE="0x2000">
          <DESCRIPTION>C_MEMMAP_EVM_PERSC</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_EVM_PERSC</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="182" NAME="C_MEMMAP_EVM_PERSC_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="183" NAME="C_MEMMAP_EVM_PERSC_BIN_PT" TYPE="integer" VALUE="22"/>
        <PARAMETER MPD_INDEX="184" NAME="C_MEMMAP_EVM_PERSC_DEPTH" TYPE="integer" VALUE="64"/>
        <PARAMETER MPD_INDEX="185" NAME="C_MEMMAP_PKTBUFFREQOFFSETS" TYPE="integer" VALUE="0x2100">
          <DESCRIPTION>C_MEMMAP_PKTBUFFREQOFFSETS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_PKTBUFFREQOFFSETS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="186" NAME="C_MEMMAP_PKTBUFFREQOFFSETS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="187" NAME="C_MEMMAP_PKTBUFFREQOFFSETS_BIN_PT" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="188" NAME="C_MEMMAP_PKTBUFFREQOFFSETS_DEPTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="40000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="sysgen_clk" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="1" MPD_INDEX="12" MSB="0" NAME="rx_anta_adci" RIGHT="13" SIGNAME="ofdmRx_antA_ADC_I" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="i_out_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="2" MPD_INDEX="13" MSB="0" NAME="rx_anta_adcq" RIGHT="13" SIGNAME="ofdmRx_antA_ADC_Q" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="q_out_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="3" MPD_INDEX="17" MSB="0" NAME="rx_antb_adci" RIGHT="13" SIGNAME="ofdmRx_antB_ADC_I" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="i_out_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="4" MPD_INDEX="18" MSB="0" NAME="rx_antb_adcq" RIGHT="13" SIGNAME="ofdmRx_antB_ADC_Q" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="q_out_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="23" NAME="rx_reset" SIGNAME="sys_periph_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Peripheral_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="29" NAME="tx_reset" SIGNAME="sys_periph_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="Peripheral_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="30" NAME="tx_starttransmit" SIGNAME="txPHYStart">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_Misc]" INSTANCE="radio_controller_0" PORT="usr_any_PHYStart"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="53" NAME="rx_int_badpkt" SIGNAME="rx_int_badpkt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debug"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="55" NAME="rx_int_goodpkt" SIGNAME="rx_int_goodpkt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debug"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="54" NAME="rx_int_goodheader" SIGNAME="rx_int_goodheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debug"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="56" NAME="rx_pktdetreset" SIGNAME="rx_pktdetreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="12" MPD_INDEX="64" MSB="0" NAME="tx_anta_dac_i" RIGHT="15" SIGNAME="RFA_DAC_I_16b" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv2_14_16_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFA_TXD_I_16b_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="13" MPD_INDEX="65" MSB="0" NAME="tx_anta_dac_q" RIGHT="15" SIGNAME="RFA_DAC_Q_16b" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv2_14_16_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFA_TXD_Q_16b_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="14" MPD_INDEX="68" MSB="0" NAME="tx_antb_dac_i" RIGHT="15" SIGNAME="RFB_DAC_I_16b" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv2_14_16_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFB_TXD_I_16b_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="15" MPD_INDEX="69" MSB="0" NAME="tx_antb_dac_q" RIGHT="15" SIGNAME="RFB_DAC_Q_16b" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[warpv2_14_16_bit_ports]" INSTANCE="radio_io_shim_0" PORT="RFB_TXD_Q_16b_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="16" MPD_INDEX="25" MSB="0" NAME="tx_anta_i_div1" RIGHT="15" SIGNAME="ofdmtx_postfilt_anta_i" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="txa_i_40m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="17" MPD_INDEX="26" MSB="0" NAME="tx_anta_q_div1" RIGHT="15" SIGNAME="ofdmtx_postfilt_anta_q" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="txa_q_40m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="18" MPD_INDEX="27" MSB="0" NAME="tx_antb_i_div1" RIGHT="15" SIGNAME="ofdmtx_postfilt_antb_i" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="txb_i_40m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="19" MPD_INDEX="28" MSB="0" NAME="tx_antb_q_div1" RIGHT="15" SIGNAME="ofdmtx_postfilt_antb_q" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="txb_q_40m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="20" MPD_INDEX="66" MSB="0" NAME="tx_anta_i_div4" RIGHT="15" SIGNAME="ofdmtx_prefilt_anta_i" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="txa_i_10m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="21" MPD_INDEX="67" MSB="0" NAME="tx_anta_q_div4" RIGHT="15" SIGNAME="ofdmtx_prefilt_anta_q" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="txa_q_10m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="22" MPD_INDEX="70" MSB="0" NAME="tx_antb_i_div4" RIGHT="15" SIGNAME="ofdmtx_prefilt_antb_i" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="txb_i_10m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="15" MHS_INDEX="23" MPD_INDEX="71" MSB="0" NAME="tx_antb_q_div4" RIGHT="15" SIGNAME="ofdmtx_prefilt_antb_q" VECFORMULA="[0:(16-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="txb_q_10m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="24" MPD_INDEX="72" NAME="tx_debug_pktrunning" SIGNAME="debug_tx_pktrunning">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debug"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="25" MPD_INDEX="2" NAME="debug_chipscopetrig1" SIGNAME="debug_chipscopetrig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debug_chipscopetrig_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="26" MPD_INDEX="48" NAME="rx_debug_payload" SIGNAME="debug_rx_payload">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debug"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="27" MPD_INDEX="14" NAME="rx_anta_agc_done" SIGNAME="agc_done_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="done_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="4" MHS_INDEX="28" MPD_INDEX="15" MSB="0" NAME="rx_anta_gainbb" RIGHT="4" SIGNAME="agc_g_bb_a" VECFORMULA="[0:(5-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="g_bb_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="1" MHS_INDEX="29" MPD_INDEX="16" MSB="0" NAME="rx_anta_gainrf" RIGHT="1" SIGNAME="agc_g_rf_a" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="g_rf_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="30" MPD_INDEX="19" NAME="rx_antb_agc_done" SIGNAME="agc_done_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="done_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="4" MHS_INDEX="31" MPD_INDEX="20" MSB="0" NAME="rx_antb_gainbb" RIGHT="4" SIGNAME="agc_g_bb_b" VECFORMULA="[0:(5-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="g_bb_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="1" MHS_INDEX="32" MPD_INDEX="21" MSB="0" NAME="rx_antb_gainrf" RIGHT="1" SIGNAME="agc_g_rf_b" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="g_rf_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="33" MPD_INDEX="52" NAME="rx_int_badheader" SIGNAME="ofdm_txrx_mimo_plbw_0_rx_int_badheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debug"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="9" MHS_INDEX="34" MPD_INDEX="10" MSB="0" NAME="rssi_anta" RIGHT="9" SIGNAME="RFA_RSSI_D" VECFORMULA="[0:(10-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_RSSI_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="9" MHS_INDEX="35" MPD_INDEX="11" MSB="0" NAME="rssi_antb" RIGHT="9" SIGNAME="RFB_RSSI_D" VECFORMULA="[0:(10-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_RSSI_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="36" MPD_INDEX="43" NAME="rssi_clk_out" SIGNAME="rssi_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RF_RSSI_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="37" MPD_INDEX="39" NAME="idlefordifs" SIGNAME="ofdm_pktDetector_mimo_plbw_0_idlefordifs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="warp_timer_plbw_0" PORT="idlefordifs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="38" MPD_INDEX="42" NAME="radio_txen" SIGNAME="ofdm_txen">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_RFA]" INSTANCE="radio_controller_0" PORT="usr_RFA_TxEn"/>
            <CONNECTION BUSINTERFACE="[User_Ports_RFB]" INSTANCE="radio_controller_0" PORT="usr_RFB_TxEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="39" MPD_INDEX="41" NAME="radio_rxen" SIGNAME="ofdm_rxen">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_RFA]" INSTANCE="radio_controller_0" PORT="usr_RFA_RxEn"/>
            <CONNECTION BUSINTERFACE="[User_Ports_RFB]" INSTANCE="radio_controller_0" PORT="usr_RFB_RxEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="40" MPD_INDEX="22" NAME="rx_pktdetreset_in" SIGNAME="net_gnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_gnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="41" MPD_INDEX="3" NAME="ext_pktdet" SIGNAME="net_gnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_gnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="42" MPD_INDEX="74" NAME="tx_pktrunning_d0" SIGNAME="tx_running_d0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="tx_running_d0_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="43" MPD_INDEX="37" NAME="debug_pktDetAutoCorr" SIGNAME="debug_pktDetAutoCorr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debug"/>
            <CONNECTION INSTANCE="util_reduced_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="44" MPD_INDEX="38" NAME="debug_pktDetRSSI" SIGNAME="debug_pktDetRSSI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debug"/>
            <CONNECTION INSTANCE="util_reduced_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="45" MPD_INDEX="40" NAME="pktdet" SIGNAME="phy_pktdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_agc_mimo_plbw_0" PORT="packet_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="packet_buffers_PORTB_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="0" MSB="0" NAME="bram_datain" RIGHT="63" SIGNAME="packet_buffers_PORTB_BRAM_Din" VECFORMULA="[0:(64-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="bram_block_packet_buffers" PORT="BRAM_Din_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="4" NAME="ext_txen" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="5" NAME="idlefordifs_disable" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_plb_abus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="6" MSB="0" NAME="plb_abus" RIGHT="31" SIGNAME="plb_secondary_40MHz_plb_abus" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_plb_pavalid" DIR="I" MPD_INDEX="7" NAME="plb_pavalid" SIGNAME="plb_secondary_40MHz_plb_pavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_plb_rnw" DIR="I" MPD_INDEX="8" NAME="plb_rnw" SIGNAME="plb_secondary_40MHz_plb_rnw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_plb_wrdbus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="9" MSB="0" NAME="plb_wrdbus" RIGHT="31" SIGNAME="plb_secondary_40MHz_plb_wrdbus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_splb_rst" DIR="I" MPD_INDEX="24" NAME="splb_rst" SIGIS="RST" SIGNAME="plb_secondary_40MHz_splb_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="40000000" DEF_SIGNAME="clk_40MHz" DIR="I" MPD_INDEX="31" NAME="splb_clk" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="packet_buffers_PORTB_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="32" MSB="0" NAME="bram_addr" RIGHT="31" SIGNAME="packet_buffers_PORTB_BRAM_Addr" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="bram_block_packet_buffers" PORT="BRAM_Addr_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="packet_buffers_PORTB_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="33" MSB="0" NAME="bram_dout" RIGHT="63" SIGNAME="packet_buffers_PORTB_BRAM_Dout" VECFORMULA="[0:(64-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="bram_block_packet_buffers" PORT="BRAM_Dout_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="packet_buffers_PORTB_BRAM_En" DIR="O" MPD_INDEX="34" NAME="bram_en" SIGNAME="packet_buffers_PORTB_BRAM_En">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="packet_buffers_PORTB_BRAM_Rst" DIR="O" MPD_INDEX="35" NAME="bram_reset" SIGNAME="packet_buffers_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="bram_block_packet_buffers" PORT="BRAM_Rst_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="packet_buffers_PORTB_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="36" MSB="0" NAME="bram_wen" RIGHT="7" SIGNAME="packet_buffers_PORTB_BRAM_WEN" VECFORMULA="[0:(8-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="bram_block_packet_buffers" PORT="BRAM_WEN_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="44" NAME="rx_debug_antsel" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="13" MPD_INDEX="45" MSB="0" NAME="rx_debug_eq_i" RIGHT="13" SIGNAME="__NOC__" VECFORMULA="[0:(14-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="13" MPD_INDEX="46" MSB="0" NAME="rx_debug_eq_q" RIGHT="13" SIGNAME="__NOC__" VECFORMULA="[0:(14-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="13" MPD_INDEX="47" MSB="0" NAME="rx_debug_evm" RIGHT="13" SIGNAME="__NOC__" VECFORMULA="[0:(14-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="13" MPD_INDEX="49" MSB="0" NAME="rx_debug_phasecorrect" RIGHT="13" SIGNAME="__NOC__" VECFORMULA="[0:(14-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="13" MPD_INDEX="50" MSB="0" NAME="rx_debug_phaseerror" RIGHT="13" SIGNAME="__NOC__" VECFORMULA="[0:(14-1)]"/>
        <PORT DIR="O" MPD_INDEX="51" NAME="rx_debug_pktdone" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_addrack" DIR="O" MPD_INDEX="57" NAME="sl_addrack" SIGNAME="plb_secondary_40MHz_sl_addrack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_rdcomp" DIR="O" MPD_INDEX="58" NAME="sl_rdcomp" SIGNAME="plb_secondary_40MHz_sl_rdcomp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_rddack" DIR="O" MPD_INDEX="59" NAME="sl_rddack" SIGNAME="plb_secondary_40MHz_sl_rddack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_rddbus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="60" MSB="0" NAME="sl_rddbus" RIGHT="31" SIGNAME="plb_secondary_40MHz_sl_rddbus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_wait" DIR="O" MPD_INDEX="61" NAME="sl_wait" SIGNAME="plb_secondary_40MHz_sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_wrcomp" DIR="O" MPD_INDEX="62" NAME="sl_wrcomp" SIGNAME="plb_secondary_40MHz_sl_wrcomp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_wrdack" DIR="O" MPD_INDEX="63" NAME="sl_wrdack" SIGNAME="plb_secondary_40MHz_sl_wrdack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="73" NAME="tx_pktdone" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="75" NAME="tx_pktrunning_d1" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="packet_buffers_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTB" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="bram_datain"/>
            <PORTMAP DIR="O" PHYSICAL="bram_addr"/>
            <PORTMAP DIR="O" PHYSICAL="bram_dout"/>
            <PORTMAP DIR="O" PHYSICAL="bram_en"/>
            <PORTMAP DIR="O" PHYSICAL="bram_reset"/>
            <PORTMAP DIR="O" PHYSICAL="bram_wen"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="plb_secondary_40MHz" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="plb_abus"/>
            <PORTMAP DIR="I" PHYSICAL="plb_pavalid"/>
            <PORTMAP DIR="I" PHYSICAL="plb_rnw"/>
            <PORTMAP DIR="I" PHYSICAL="plb_wrdbus"/>
            <PORTMAP DIR="I" PHYSICAL="splb_rst"/>
            <PORTMAP DIR="I" PHYSICAL="splb_clk"/>
            <PORTMAP DIR="O" PHYSICAL="sl_addrack"/>
            <PORTMAP DIR="O" PHYSICAL="sl_rdcomp"/>
            <PORTMAP DIR="O" PHYSICAL="sl_rddack"/>
            <PORTMAP DIR="O" PHYSICAL="sl_rddbus"/>
            <PORTMAP DIR="O" PHYSICAL="sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="sl_wrcomp"/>
            <PORTMAP DIR="O" PHYSICAL="sl_wrdack"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3449815040" BASENAME="C_BASEADDR" BASEVALUE="0xcda00000" HIGHDECIMAL="3449880575" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xcda0ffff" MEMTYPE="REGISTER" MINSIZE="0x10000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="4.00.a" INSTANCE="ofdm_agc_mimo_plbw_0" IPTYPE="PERIPHERAL" MHS_INDEX="38" MODCLASS="PERIPHERAL" MODTYPE="ofdm_agc_mimo_plbw">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0xc4000000">
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0xc400ffff"/>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="5" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="8" NAME="C_MEMMAP_GRF_A" TYPE="integer" VALUE="0x834">
          <DESCRIPTION>C_MEMMAP_GRF_A</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_GRF_A</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_MEMMAP_GRF_A_N_BITS" TYPE="integer" VALUE="2"/>
        <PARAMETER MPD_INDEX="10" NAME="C_MEMMAP_GRF_A_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="11" NAME="C_MEMMAP_GRF_B" TYPE="integer" VALUE="0x838">
          <DESCRIPTION>C_MEMMAP_GRF_B</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_GRF_B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_MEMMAP_GRF_B_N_BITS" TYPE="integer" VALUE="2"/>
        <PARAMETER MPD_INDEX="13" NAME="C_MEMMAP_GRF_B_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="14" NAME="C_MEMMAP_GBB_B" TYPE="integer" VALUE="0x83C">
          <DESCRIPTION>C_MEMMAP_GBB_B</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_GBB_B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_MEMMAP_GBB_B_N_BITS" TYPE="integer" VALUE="5"/>
        <PARAMETER MPD_INDEX="16" NAME="C_MEMMAP_GBB_B_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="17" NAME="C_MEMMAP_GBB_A" TYPE="integer" VALUE="0x840">
          <DESCRIPTION>C_MEMMAP_GBB_A</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_GBB_A</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_MEMMAP_GBB_A_N_BITS" TYPE="integer" VALUE="5"/>
        <PARAMETER MPD_INDEX="19" NAME="C_MEMMAP_GBB_A_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="20" NAME="C_MEMMAP_BITS_R" TYPE="integer" VALUE="0x844">
          <DESCRIPTION>C_MEMMAP_BITS_R</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_BITS_R</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="21" NAME="C_MEMMAP_BITS_R_N_BITS" TYPE="integer" VALUE="10"/>
        <PARAMETER MPD_INDEX="22" NAME="C_MEMMAP_BITS_R_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="23" NAME="C_MEMMAP_BITS_W" TYPE="integer" VALUE="0x800">
          <DESCRIPTION>C_MEMMAP_BITS_W</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_BITS_W</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_MEMMAP_BITS_W_N_BITS" TYPE="integer" VALUE="10"/>
        <PARAMETER MPD_INDEX="25" NAME="C_MEMMAP_BITS_W_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="26" NAME="C_MEMMAP_GBB_INIT" TYPE="integer" VALUE="0x804">
          <DESCRIPTION>C_MEMMAP_GBB_INIT</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_GBB_INIT</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="27" NAME="C_MEMMAP_GBB_INIT_N_BITS" TYPE="integer" VALUE="16"/>
        <PARAMETER MPD_INDEX="28" NAME="C_MEMMAP_GBB_INIT_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="29" NAME="C_MEMMAP_ADJ" TYPE="integer" VALUE="0x808">
          <DESCRIPTION>C_MEMMAP_ADJ</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_ADJ</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="30" NAME="C_MEMMAP_ADJ_N_BITS" TYPE="integer" VALUE="16"/>
        <PARAMETER MPD_INDEX="31" NAME="C_MEMMAP_ADJ_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="32" NAME="C_MEMMAP_DCO_IIR_COEF_FB" TYPE="integer" VALUE="0x80C">
          <DESCRIPTION>C_MEMMAP_DCO_IIR_COEF_FB</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_DCO_IIR_COEF_FB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="33" NAME="C_MEMMAP_DCO_IIR_COEF_FB_N_BITS" TYPE="integer" VALUE="18"/>
        <PARAMETER MPD_INDEX="34" NAME="C_MEMMAP_DCO_IIR_COEF_FB_BIN_PT" TYPE="integer" VALUE="17"/>
        <PARAMETER MPD_INDEX="35" NAME="C_MEMMAP_THRESHOLDS" TYPE="integer" VALUE="0x810">
          <DESCRIPTION>C_MEMMAP_THRESHOLDS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_THRESHOLDS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="36" NAME="C_MEMMAP_THRESHOLDS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="37" NAME="C_MEMMAP_THRESHOLDS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="38" NAME="C_MEMMAP_TIMING" TYPE="integer" VALUE="0x814">
          <DESCRIPTION>C_MEMMAP_TIMING</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMING</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="39" NAME="C_MEMMAP_TIMING_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="40" NAME="C_MEMMAP_TIMING_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="41" NAME="C_MEMMAP_DCO_IIR_COEF_GAIN" TYPE="integer" VALUE="0x818">
          <DESCRIPTION>C_MEMMAP_DCO_IIR_COEF_GAIN</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_DCO_IIR_COEF_GAIN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="42" NAME="C_MEMMAP_DCO_IIR_COEF_GAIN_N_BITS" TYPE="integer" VALUE="18"/>
        <PARAMETER MPD_INDEX="43" NAME="C_MEMMAP_DCO_IIR_COEF_GAIN_BIN_PT" TYPE="integer" VALUE="17"/>
        <PARAMETER MPD_INDEX="44" NAME="C_MEMMAP_AVG_LEN" TYPE="integer" VALUE="0x81C">
          <DESCRIPTION>C_MEMMAP_AVG_LEN</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_AVG_LEN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="45" NAME="C_MEMMAP_AVG_LEN_N_BITS" TYPE="integer" VALUE="16"/>
        <PARAMETER MPD_INDEX="46" NAME="C_MEMMAP_AVG_LEN_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="47" NAME="C_MEMMAP_AGC_EN" TYPE="integer" VALUE="0x820">
          <DESCRIPTION>C_MEMMAP_AGC_EN</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_AGC_EN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="48" NAME="C_MEMMAP_AGC_EN_N_BITS" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="49" NAME="C_MEMMAP_AGC_EN_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="50" NAME="C_MEMMAP_DCO_TIMING" TYPE="integer" VALUE="0x824">
          <DESCRIPTION>C_MEMMAP_DCO_TIMING</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_DCO_TIMING</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="51" NAME="C_MEMMAP_DCO_TIMING_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="52" NAME="C_MEMMAP_DCO_TIMING_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="53" NAME="C_MEMMAP_T_DB" TYPE="integer" VALUE="0x828">
          <DESCRIPTION>C_MEMMAP_T_DB</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_T_DB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="54" NAME="C_MEMMAP_T_DB_N_BITS" TYPE="integer" VALUE="16"/>
        <PARAMETER MPD_INDEX="55" NAME="C_MEMMAP_T_DB_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="56" NAME="C_MEMMAP_MRESET_IN" TYPE="integer" VALUE="0x82C">
          <DESCRIPTION>C_MEMMAP_MRESET_IN</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_MRESET_IN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="57" NAME="C_MEMMAP_MRESET_IN_N_BITS" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="58" NAME="C_MEMMAP_MRESET_IN_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="59" NAME="C_MEMMAP_SRESET_IN" TYPE="integer" VALUE="0x830">
          <DESCRIPTION>C_MEMMAP_SRESET_IN</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_SRESET_IN</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="60" NAME="C_MEMMAP_SRESET_IN_N_BITS" TYPE="integer" VALUE="1"/>
        <PARAMETER MPD_INDEX="61" NAME="C_MEMMAP_SRESET_IN_BIN_PT" TYPE="integer" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="40000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="sysgen_clk" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="1" MPD_INDEX="1" MSB="0" NAME="i_in_a" RIGHT="13" SIGNAME="radio_bridge_slot_2_user_ADC_I_filt" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="rxa_i_10m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="2" MPD_INDEX="8" MSB="0" NAME="q_in_a" RIGHT="13" SIGNAME="radio_bridge_slot_2_user_ADC_Q_filt" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="rxa_q_10m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="3" MPD_INDEX="2" MSB="0" NAME="i_in_b" RIGHT="13" SIGNAME="radio_bridge_slot_3_user_ADC_I_filt" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="rxb_i_10m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="4" MPD_INDEX="9" MSB="0" NAME="q_in_b" RIGHT="13" SIGNAME="radio_bridge_slot_3_user_ADC_Q_filt" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="rxb_q_10m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="5" MPD_INDEX="21" MSB="0" NAME="i_out_a" RIGHT="13" SIGNAME="ofdmRx_antA_ADC_I" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rx_anta_adci"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="6" MPD_INDEX="23" MSB="0" NAME="q_out_a" RIGHT="13" SIGNAME="ofdmRx_antA_ADC_Q" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rx_anta_adcq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="7" MPD_INDEX="22" MSB="0" NAME="i_out_b" RIGHT="13" SIGNAME="ofdmRx_antB_ADC_I" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rx_antb_adci"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="13" MHS_INDEX="8" MPD_INDEX="24" MSB="0" NAME="q_out_b" RIGHT="13" SIGNAME="ofdmRx_antB_ADC_Q" VECFORMULA="[0:(14-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rx_antb_adcq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="3" NAME="packet_in" SIGNAME="phy_pktdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="pktdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="9" MHS_INDEX="10" MPD_INDEX="11" MSB="0" NAME="rssi_in_a" RIGHT="9" SIGNAME="RFA_RSSI_D" VECFORMULA="[0:(10-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFA_RSSI_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="9" MHS_INDEX="11" MPD_INDEX="12" MSB="0" NAME="rssi_in_b" RIGHT="9" SIGNAME="RFB_RSSI_D" VECFORMULA="[0:(10-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="RFB_RSSI_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="25" NAME="rxhp_a" SIGNAME="agc_rxhp_a">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_RFA]" INSTANCE="radio_controller_0" PORT="usr_RFA_RxHP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="26" NAME="rxhp_b" SIGNAME="agc_rxhp_b">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_RFB]" INSTANCE="radio_controller_0" PORT="usr_RFB_RxHP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="4" MHS_INDEX="14" MPD_INDEX="17" MSB="0" NAME="g_bb_a" RIGHT="4" SIGNAME="agc_g_bb_a" VECFORMULA="[0:(5-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_RFA]" INSTANCE="radio_controller_0" PORT="usr_RFA_RxGainBB"/>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rx_anta_gainbb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="1" MHS_INDEX="15" MPD_INDEX="19" MSB="0" NAME="g_rf_a" RIGHT="1" SIGNAME="agc_g_rf_a" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_RFA]" INSTANCE="radio_controller_0" PORT="usr_RFA_RxGainRF"/>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rx_anta_gainrf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="4" MHS_INDEX="16" MPD_INDEX="18" MSB="0" NAME="g_bb_b" RIGHT="4" SIGNAME="agc_g_bb_b" VECFORMULA="[0:(5-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_RFB]" INSTANCE="radio_controller_0" PORT="usr_RFB_RxGainBB"/>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rx_antb_gainbb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="1" MHS_INDEX="17" MPD_INDEX="20" MSB="0" NAME="g_rf_b" RIGHT="1" SIGNAME="agc_g_rf_b" VECFORMULA="[0:(2-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[User_Ports_RFB]" INSTANCE="radio_controller_0" PORT="usr_RFB_RxGainRF"/>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rx_antb_gainrf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="10" NAME="reset_in" SIGNAME="rx_pktdetreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rx_pktdetreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="15" NAME="done_a" SIGNAME="agc_done_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rx_anta_agc_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="20" MPD_INDEX="16" NAME="done_b" SIGNAME="agc_done_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="rx_antb_agc_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_plb_abus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="plb_abus" RIGHT="31" SIGNAME="plb_secondary_40MHz_plb_abus" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_plb_pavalid" DIR="I" MPD_INDEX="5" NAME="plb_pavalid" SIGNAME="plb_secondary_40MHz_plb_pavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_plb_rnw" DIR="I" MPD_INDEX="6" NAME="plb_rnw" SIGNAME="plb_secondary_40MHz_plb_rnw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_plb_wrdbus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="7" MSB="0" NAME="plb_wrdbus" RIGHT="31" SIGNAME="plb_secondary_40MHz_plb_wrdbus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_splb_rst" DIR="I" MPD_INDEX="13" NAME="splb_rst" SIGIS="RST" SIGNAME="plb_secondary_40MHz_splb_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="40000000" DEF_SIGNAME="clk_40MHz" DIR="I" MPD_INDEX="14" NAME="splb_clk" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_addrack" DIR="O" MPD_INDEX="27" NAME="sl_addrack" SIGNAME="plb_secondary_40MHz_sl_addrack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_rdcomp" DIR="O" MPD_INDEX="28" NAME="sl_rdcomp" SIGNAME="plb_secondary_40MHz_sl_rdcomp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_rddack" DIR="O" MPD_INDEX="29" NAME="sl_rddack" SIGNAME="plb_secondary_40MHz_sl_rddack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_rddbus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="30" MSB="0" NAME="sl_rddbus" RIGHT="31" SIGNAME="plb_secondary_40MHz_sl_rddbus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_wait" DIR="O" MPD_INDEX="31" NAME="sl_wait" SIGNAME="plb_secondary_40MHz_sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_wrcomp" DIR="O" MPD_INDEX="32" NAME="sl_wrcomp" SIGNAME="plb_secondary_40MHz_sl_wrcomp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_40MHz_sl_wrdack" DIR="O" MPD_INDEX="33" NAME="sl_wrdack" SIGNAME="plb_secondary_40MHz_sl_wrdack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_40MHz" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_secondary_40MHz" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="plb_abus"/>
            <PORTMAP DIR="I" PHYSICAL="plb_pavalid"/>
            <PORTMAP DIR="I" PHYSICAL="plb_rnw"/>
            <PORTMAP DIR="I" PHYSICAL="plb_wrdbus"/>
            <PORTMAP DIR="I" PHYSICAL="splb_rst"/>
            <PORTMAP DIR="I" PHYSICAL="splb_clk"/>
            <PORTMAP DIR="O" PHYSICAL="sl_addrack"/>
            <PORTMAP DIR="O" PHYSICAL="sl_rdcomp"/>
            <PORTMAP DIR="O" PHYSICAL="sl_rddack"/>
            <PORTMAP DIR="O" PHYSICAL="sl_rddbus"/>
            <PORTMAP DIR="O" PHYSICAL="sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="sl_wrcomp"/>
            <PORTMAP DIR="O" PHYSICAL="sl_wrdack"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3288334336" BASENAME="C_BASEADDR" BASEVALUE="0xc4000000" HIGHDECIMAL="3288399871" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xc400ffff" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="4.00.a" INSTANCE="warp_timer_plbw_0" IPTYPE="PERIPHERAL" MHS_INDEX="39" MODCLASS="PERIPHERAL" MODTYPE="warp_timer_plbw">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0xcd400000">
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
          <DESCRIPTION>C_BASEADDR</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0xcd40ffff"/>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="5" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="8" NAME="C_MEMMAP_TIMER_STATUS" TYPE="integer" VALUE="0x834">
          <DESCRIPTION>C_MEMMAP_TIMER_STATUS</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMER_STATUS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_MEMMAP_TIMER_STATUS_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="10" NAME="C_MEMMAP_TIMER_STATUS_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="11" NAME="C_MEMMAP_TIMER0_SLOTCOUNT" TYPE="integer" VALUE="0x800">
          <DESCRIPTION>C_MEMMAP_TIMER0_SLOTCOUNT</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMER0_SLOTCOUNT</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_MEMMAP_TIMER0_SLOTCOUNT_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="13" NAME="C_MEMMAP_TIMER0_SLOTCOUNT_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="14" NAME="C_MEMMAP_TIMER_CONTROL" TYPE="integer" VALUE="0x804">
          <DESCRIPTION>C_MEMMAP_TIMER_CONTROL</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMER_CONTROL</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_MEMMAP_TIMER_CONTROL_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="16" NAME="C_MEMMAP_TIMER_CONTROL_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="17" NAME="C_MEMMAP_TIMER4_SLOTCOUNT" TYPE="integer" VALUE="0x808">
          <DESCRIPTION>C_MEMMAP_TIMER4_SLOTCOUNT</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMER4_SLOTCOUNT</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_MEMMAP_TIMER4_SLOTCOUNT_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="19" NAME="C_MEMMAP_TIMER4_SLOTCOUNT_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="20" NAME="C_MEMMAP_TIMER6_SLOTCOUNT" TYPE="integer" VALUE="0x80C">
          <DESCRIPTION>C_MEMMAP_TIMER6_SLOTCOUNT</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMER6_SLOTCOUNT</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="21" NAME="C_MEMMAP_TIMER6_SLOTCOUNT_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="22" NAME="C_MEMMAP_TIMER6_SLOTCOUNT_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="23" NAME="C_MEMMAP_TIMER7_SLOTCOUNT" TYPE="integer" VALUE="0x810">
          <DESCRIPTION>C_MEMMAP_TIMER7_SLOTCOUNT</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMER7_SLOTCOUNT</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_MEMMAP_TIMER7_SLOTCOUNT_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="25" NAME="C_MEMMAP_TIMER7_SLOTCOUNT_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="26" NAME="C_MEMMAP_TIMER5_SLOTCOUNT" TYPE="integer" VALUE="0x814">
          <DESCRIPTION>C_MEMMAP_TIMER5_SLOTCOUNT</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMER5_SLOTCOUNT</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="27" NAME="C_MEMMAP_TIMER5_SLOTCOUNT_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="28" NAME="C_MEMMAP_TIMER5_SLOTCOUNT_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="29" NAME="C_MEMMAP_TIMER2_SLOTCOUNT" TYPE="integer" VALUE="0x818">
          <DESCRIPTION>C_MEMMAP_TIMER2_SLOTCOUNT</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMER2_SLOTCOUNT</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="30" NAME="C_MEMMAP_TIMER2_SLOTCOUNT_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="31" NAME="C_MEMMAP_TIMER2_SLOTCOUNT_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="32" NAME="C_MEMMAP_TIMER3_SLOTCOUNT" TYPE="integer" VALUE="0x81C">
          <DESCRIPTION>C_MEMMAP_TIMER3_SLOTCOUNT</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMER3_SLOTCOUNT</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="33" NAME="C_MEMMAP_TIMER3_SLOTCOUNT_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="34" NAME="C_MEMMAP_TIMER3_SLOTCOUNT_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="35" NAME="C_MEMMAP_TIMERS67_SLOTTIME" TYPE="integer" VALUE="0x820">
          <DESCRIPTION>C_MEMMAP_TIMERS67_SLOTTIME</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMERS67_SLOTTIME</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="36" NAME="C_MEMMAP_TIMERS67_SLOTTIME_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="37" NAME="C_MEMMAP_TIMERS67_SLOTTIME_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="38" NAME="C_MEMMAP_TIMERS45_SLOTTIME" TYPE="integer" VALUE="0x824">
          <DESCRIPTION>C_MEMMAP_TIMERS45_SLOTTIME</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMERS45_SLOTTIME</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="39" NAME="C_MEMMAP_TIMERS45_SLOTTIME_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="40" NAME="C_MEMMAP_TIMERS45_SLOTTIME_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="41" NAME="C_MEMMAP_TIMERS23_SLOTTIME" TYPE="integer" VALUE="0x828">
          <DESCRIPTION>C_MEMMAP_TIMERS23_SLOTTIME</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMERS23_SLOTTIME</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="42" NAME="C_MEMMAP_TIMERS23_SLOTTIME_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="43" NAME="C_MEMMAP_TIMERS23_SLOTTIME_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="44" NAME="C_MEMMAP_TIMERS01_SLOTTIME" TYPE="integer" VALUE="0x82C">
          <DESCRIPTION>C_MEMMAP_TIMERS01_SLOTTIME</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMERS01_SLOTTIME</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="45" NAME="C_MEMMAP_TIMERS01_SLOTTIME_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="46" NAME="C_MEMMAP_TIMERS01_SLOTTIME_BIN_PT" TYPE="integer" VALUE="0"/>
        <PARAMETER MPD_INDEX="47" NAME="C_MEMMAP_TIMER1_SLOTCOUNT" TYPE="integer" VALUE="0x830">
          <DESCRIPTION>C_MEMMAP_TIMER1_SLOTCOUNT</DESCRIPTION>
          <DESCRIPTION>C_MEMMAP_TIMER1_SLOTCOUNT</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="48" NAME="C_MEMMAP_TIMER1_SLOTCOUNT_N_BITS" TYPE="integer" VALUE="32"/>
        <PARAMETER MPD_INDEX="49" NAME="C_MEMMAP_TIMER1_SLOTCOUNT_BIN_PT" TYPE="integer" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="80000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="sysgen_clk" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="idlefordifs" SIGNAME="ofdm_pktDetector_mimo_plbw_0_idlefordifs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="idlefordifs"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_plb_abus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="plb_abus" RIGHT="31" SIGNAME="plb_secondary_80MHz_plb_abus" VECFORMULA="[0:(32-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_plb_pavalid" DIR="I" MPD_INDEX="3" NAME="plb_pavalid" SIGNAME="plb_secondary_80MHz_plb_pavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_plb_rnw" DIR="I" MPD_INDEX="4" NAME="plb_rnw" SIGNAME="plb_secondary_80MHz_plb_rnw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_plb_wrdbus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="5" MSB="0" NAME="plb_wrdbus" RIGHT="31" SIGNAME="plb_secondary_80MHz_plb_wrdbus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_splb_rst" DIR="I" MPD_INDEX="6" NAME="splb_rst" SIGIS="RST" SIGNAME="plb_secondary_80MHz_splb_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="80000000" DEF_SIGNAME="clk_80MHz" DIR="I" MPD_INDEX="7" NAME="splb_clk" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_addrack" DIR="O" MPD_INDEX="8" NAME="sl_addrack" SIGNAME="plb_secondary_80MHz_sl_addrack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_rdcomp" DIR="O" MPD_INDEX="9" NAME="sl_rdcomp" SIGNAME="plb_secondary_80MHz_sl_rdcomp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_rddack" DIR="O" MPD_INDEX="10" NAME="sl_rddack" SIGNAME="plb_secondary_80MHz_sl_rddack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_rddbus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="sl_rddbus" RIGHT="31" SIGNAME="plb_secondary_80MHz_sl_rddbus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_wait" DIR="O" MPD_INDEX="12" NAME="sl_wait" SIGNAME="plb_secondary_80MHz_sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_wrcomp" DIR="O" MPD_INDEX="13" NAME="sl_wrcomp" SIGNAME="plb_secondary_80MHz_sl_wrcomp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_sl_wrdack" DIR="O" MPD_INDEX="14" NAME="sl_wrdack" SIGNAME="plb_secondary_80MHz_sl_wrdack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="15" NAME="timer0_active" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="16" NAME="timer1_active" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="17" NAME="timer2_active" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="18" NAME="timer3_active" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="19" NAME="timer4_active" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="20" NAME="timer5_active" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="21" NAME="timer6_active" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="22" NAME="timer7_active" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="23" NAME="timerexpire" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_secondary_80MHz" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="plb_abus"/>
            <PORTMAP DIR="I" PHYSICAL="plb_pavalid"/>
            <PORTMAP DIR="I" PHYSICAL="plb_rnw"/>
            <PORTMAP DIR="I" PHYSICAL="plb_wrdbus"/>
            <PORTMAP DIR="I" PHYSICAL="splb_rst"/>
            <PORTMAP DIR="I" PHYSICAL="splb_clk"/>
            <PORTMAP DIR="O" PHYSICAL="sl_addrack"/>
            <PORTMAP DIR="O" PHYSICAL="sl_rdcomp"/>
            <PORTMAP DIR="O" PHYSICAL="sl_rddack"/>
            <PORTMAP DIR="O" PHYSICAL="sl_rddbus"/>
            <PORTMAP DIR="O" PHYSICAL="sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="sl_wrcomp"/>
            <PORTMAP DIR="O" PHYSICAL="sl_wrdack"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3443523584" BASENAME="C_BASEADDR" BASEVALUE="0xcd400000" HIGHDECIMAL="3443589119" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xcd40ffff" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.03.a" INSTANCE="xps_central_dma_0" IPTYPE="PERIPHERAL" MHS_INDEX="40" MODCLASS="PERIPHERAL" MODTYPE="xps_central_dma">
      <DESCRIPTION TYPE="SHORT">XPS Central DMA Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Simple Direct Memory Access (DMA) services for PLBV46</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/doc/xps_central_dma.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_FIFO_DEPTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>FIFO Depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_RD_BURST_SIZE" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Read Burst Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="2" NAME="C_WR_BURST_SIZE" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Write Burst Size</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="3" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x80200000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="4" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8020ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="7" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_MPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Master</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_MPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Address Bus Width of Master PLB Bus</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_MPLB_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Data Bus Width of Master PLB Bus</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="15" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="2" NAME="MPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_MPLB_Rst" DIR="I" MPD_INDEX="3" NAME="MPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_MPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="MPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="SPLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:(C_SPLB_AWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="5" MSB="0" NAME="SPLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="6" MSB="0" NAME="SPLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="7" NAME="SPLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="8" NAME="SPLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="9" NAME="SPLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="10" NAME="SPLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="11" MSB="0" NAME="SPLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="12" NAME="SPLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="13" NAME="SPLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="14" NAME="SPLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="15" MSB="0" NAME="SPLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="16" MSB="0" NAME="SPLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="17" MSB="0" NAME="SPLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="18" NAME="SPLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="19" MSB="0" NAME="SPLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="20" NAME="SPLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="21" NAME="SPLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="22" NAME="SPLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="23" NAME="SPLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="SPLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="25" MSB="0" NAME="SPLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="26" MSB="0" NAME="SPLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="27" MSB="0" NAME="SPLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="28" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="29" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="30" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="31" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="32" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="33" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="34" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="35" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="36" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="37" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="38" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="39" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="42" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="43" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="44" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MAddrAck" DIR="I" MPD_INDEX="45" NAME="MPLB_MAddrAck" SIGNAME="plb_primary_PLB_MAddrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MAddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MSSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="46" MSB="0" NAME="MPLB_MSSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MRearbitrate" DIR="I" MPD_INDEX="47" NAME="MPLB_MRearbitrate" SIGNAME="plb_primary_PLB_MRearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MTimeout" DIR="I" MPD_INDEX="48" NAME="MPLB_MTimeout" SIGNAME="plb_primary_PLB_MTimeout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MTimeout"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MBusy" DIR="I" MPD_INDEX="49" NAME="MPLB_MBusy" SIGNAME="plb_primary_PLB_MBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MRdErr" DIR="I" MPD_INDEX="50" NAME="MPLB_MRdErr" SIGNAME="plb_primary_PLB_MRdErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MWrErr" DIR="I" MPD_INDEX="51" NAME="MPLB_MWrErr" SIGNAME="plb_primary_PLB_MWrErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MIRQ" DIR="I" MPD_INDEX="52" NAME="MPLB_MIRQ" SIGNAME="plb_primary_PLB_MIRQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MRdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="53" MSB="0" NAME="MPLB_MRdDBus" RIGHT="63" SIGNAME="plb_primary_PLB_MRdDBus" VECFORMULA="[0:(C_MPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MRdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="54" MSB="0" NAME="MPLB_MRdWdAddr" RIGHT="3" SIGNAME="plb_primary_PLB_MRdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MRdDAck" DIR="I" MPD_INDEX="55" NAME="MPLB_MRdDAck" SIGNAME="plb_primary_PLB_MRdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MRdBTerm" DIR="I" MPD_INDEX="56" NAME="MPLB_MRdBTerm" SIGNAME="plb_primary_PLB_MRdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MRdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MWrDAck" DIR="I" MPD_INDEX="57" NAME="MPLB_MWrDAck" SIGNAME="plb_primary_PLB_MWrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MWrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_PLB_MWrBTerm" DIR="I" MPD_INDEX="58" NAME="MPLB_MWrBTerm" SIGNAME="plb_primary_PLB_MWrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MWrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_request" DIR="O" MPD_INDEX="59" NAME="M_request" SIGNAME="plb_primary_M_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_priority" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="60" MSB="0" NAME="M_priority" RIGHT="1" SIGNAME="plb_primary_M_priority" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_priority"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_busLock" DIR="O" MPD_INDEX="61" NAME="M_busLock" SIGNAME="plb_primary_M_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_RNW" DIR="O" MPD_INDEX="62" NAME="M_RNW" SIGNAME="plb_primary_M_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="63" MSB="0" NAME="M_BE" RIGHT="7" SIGNAME="plb_primary_M_BE" VECFORMULA="[0:((C_MPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="64" MSB="0" NAME="M_MSize" RIGHT="1" SIGNAME="plb_primary_M_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="65" MSB="0" NAME="M_size" RIGHT="3" SIGNAME="plb_primary_M_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="66" MSB="0" NAME="M_type" RIGHT="2" SIGNAME="plb_primary_M_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="67" MSB="0" NAME="M_TAttribute" RIGHT="15" SIGNAME="plb_primary_M_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_lockErr" DIR="O" MPD_INDEX="68" NAME="M_lockErr" SIGNAME="plb_primary_M_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_abort" DIR="O" MPD_INDEX="69" NAME="M_abort" SIGNAME="plb_primary_M_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="70" MSB="0" NAME="M_UABus" RIGHT="31" SIGNAME="plb_primary_M_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="71" MSB="0" NAME="M_ABus" RIGHT="31" SIGNAME="plb_primary_M_ABus" VECFORMULA="[0:(C_MPLB_AWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="72" MSB="0" NAME="M_wrDBus" RIGHT="63" SIGNAME="plb_primary_M_wrDBus" VECFORMULA="[0:(C_MPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_wrBurst" DIR="O" MPD_INDEX="73" NAME="M_wrBurst" SIGNAME="plb_primary_M_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_primary_M_rdBurst" DIR="O" MPD_INDEX="74" NAME="M_rdBurst" SIGNAME="plb_primary_M_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="M_rdBurst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="MPLB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MSSize"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MTimeout"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MRdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MRdWdAddr"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_MWrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="M_request"/>
            <PORTMAP DIR="O" PHYSICAL="M_priority"/>
            <PORTMAP DIR="O" PHYSICAL="M_busLock"/>
            <PORTMAP DIR="O" PHYSICAL="M_RNW"/>
            <PORTMAP DIR="O" PHYSICAL="M_BE"/>
            <PORTMAP DIR="O" PHYSICAL="M_MSize"/>
            <PORTMAP DIR="O" PHYSICAL="M_size"/>
            <PORTMAP DIR="O" PHYSICAL="M_type"/>
            <PORTMAP DIR="O" PHYSICAL="M_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="M_lockErr"/>
            <PORTMAP DIR="O" PHYSICAL="M_abort"/>
            <PORTMAP DIR="O" PHYSICAL="M_UABus"/>
            <PORTMAP DIR="O" PHYSICAL="M_ABus"/>
            <PORTMAP DIR="O" PHYSICAL="M_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="M_wrBurst"/>
            <PORTMAP DIR="O" PHYSICAL="M_rdBurst"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2149580800" BASENAME="C_BASEADDR" BASEVALUE="0x80200000" HIGHDECIMAL="2149646335" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8020ffff" MEMTYPE="REGISTER" MINSIZE="0x40" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="radio_io_shim_0" IPTYPE="PERIPHERAL" MHS_INDEX="41" MODCLASS="IP" MODTYPE="w3_w2_radio_io_shim">
      <DESCRIPTION TYPE="SHORT">WARP v3 to WARP v2 Radio IO Shim</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="warpv3_12_bit_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="0" MPD_INDEX="0" MSB="11" NAME="RFA_RXD_I_12b_i" RIGHT="0" SIGNAME="RFA_ADC_I_12b" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_0" PORT="user_RFA_RXD_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="warpv3_12_bit_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="1" MPD_INDEX="1" MSB="11" NAME="RFA_RXD_Q_12b_i" RIGHT="0" SIGNAME="RFA_ADC_Q_12b" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_0" PORT="user_RFA_RXD_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="warpv2_14_16_bit_ports" IS_INSTANTIATED="TRUE" LEFT="13" LSB="0" MHS_INDEX="2" MPD_INDEX="2" MSB="13" NAME="RFA_RXD_I_14b_o" RIGHT="0" SIGNAME="RFA_ADC_I_14b" VECFORMULA="[13:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="rxa_i_40m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="warpv2_14_16_bit_ports" IS_INSTANTIATED="TRUE" LEFT="13" LSB="0" MHS_INDEX="3" MPD_INDEX="3" MSB="13" NAME="RFA_RXD_Q_14b_o" RIGHT="0" SIGNAME="RFA_ADC_Q_14b" VECFORMULA="[13:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="rxa_q_40m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="warpv3_12_bit_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="4" MPD_INDEX="4" MSB="11" NAME="RFA_TXD_I_12b_o" RIGHT="0" SIGNAME="RFA_DAC_I_12b" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_0" PORT="user_RFA_TXD_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="warpv3_12_bit_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="5" MPD_INDEX="5" MSB="11" NAME="RFA_TXD_Q_12b_o" RIGHT="0" SIGNAME="RFA_DAC_Q_12b" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_0" PORT="user_RFA_TXD_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="warpv2_14_16_bit_ports" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="6" MPD_INDEX="6" MSB="15" NAME="RFA_TXD_I_16b_i" RIGHT="0" SIGNAME="RFA_DAC_I_16b" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_anta_dac_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="warpv2_14_16_bit_ports" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="7" MPD_INDEX="7" MSB="15" NAME="RFA_TXD_Q_16b_i" RIGHT="0" SIGNAME="RFA_DAC_Q_16b" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_anta_dac_q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="warpv3_12_bit_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="8" MPD_INDEX="8" MSB="11" NAME="RFB_RXD_I_12b_i" RIGHT="0" SIGNAME="RFB_ADC_I_12b" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_0" PORT="user_RFB_RXD_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="warpv3_12_bit_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="9" MPD_INDEX="9" MSB="11" NAME="RFB_RXD_Q_12b_i" RIGHT="0" SIGNAME="RFB_ADC_Q_12b" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_0" PORT="user_RFB_RXD_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="warpv2_14_16_bit_ports" IS_INSTANTIATED="TRUE" LEFT="13" LSB="0" MHS_INDEX="10" MPD_INDEX="10" MSB="13" NAME="RFB_RXD_I_14b_o" RIGHT="0" SIGNAME="RFB_ADC_I_14b" VECFORMULA="[13:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="rxb_i_40m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="warpv2_14_16_bit_ports" IS_INSTANTIATED="TRUE" LEFT="13" LSB="0" MHS_INDEX="11" MPD_INDEX="11" MSB="13" NAME="RFB_RXD_Q_14b_o" RIGHT="0" SIGNAME="RFB_ADC_Q_14b" VECFORMULA="[13:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rate_change_filters_plbw_0" PORT="rxb_q_40m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="warpv3_12_bit_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="12" MPD_INDEX="12" MSB="11" NAME="RFB_TXD_I_12b_o" RIGHT="0" SIGNAME="RFB_DAC_I_12b" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_0" PORT="user_RFB_TXD_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="warpv3_12_bit_ports" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="13" MPD_INDEX="13" MSB="11" NAME="RFB_TXD_Q_12b_o" RIGHT="0" SIGNAME="RFB_DAC_Q_12b" VECFORMULA="[11:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[user_ports]" INSTANCE="w3_ad_bridge_0" PORT="user_RFB_TXD_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="warpv2_14_16_bit_ports" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="14" MPD_INDEX="14" MSB="15" NAME="RFB_TXD_I_16b_i" RIGHT="0" SIGNAME="RFB_DAC_I_16b" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_antb_dac_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="warpv2_14_16_bit_ports" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="15" MPD_INDEX="15" MSB="15" NAME="RFB_TXD_Q_16b_i" RIGHT="0" SIGNAME="RFB_DAC_Q_16b" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="tx_antb_dac_q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="warpv3_12_bit_ports" TYPE="W3_W2_RADIO_SHIM">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="RFA_RXD_I_12b_i"/>
            <PORTMAP DIR="I" PHYSICAL="RFA_RXD_Q_12b_i"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_TXD_I_12b_o"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_TXD_Q_12b_o"/>
            <PORTMAP DIR="I" PHYSICAL="RFB_RXD_I_12b_i"/>
            <PORTMAP DIR="I" PHYSICAL="RFB_RXD_Q_12b_i"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_TXD_I_12b_o"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_TXD_Q_12b_o"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="warpv2_14_16_bit_ports" TYPE="W3_W2_RADIO_SHIM">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="RFA_RXD_I_14b_o"/>
            <PORTMAP DIR="O" PHYSICAL="RFA_RXD_Q_14b_o"/>
            <PORTMAP DIR="I" PHYSICAL="RFA_TXD_I_16b_i"/>
            <PORTMAP DIR="I" PHYSICAL="RFA_TXD_Q_16b_i"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_RXD_I_14b_o"/>
            <PORTMAP DIR="O" PHYSICAL="RFB_RXD_Q_14b_o"/>
            <PORTMAP DIR="I" PHYSICAL="RFB_TXD_I_16b_i"/>
            <PORTMAP DIR="I" PHYSICAL="RFB_TXD_Q_16b_i"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.b" INSTANCE="xps_bram_if_cntlr_2" IPTYPE="PERIPHERAL" MHS_INDEX="42" MODCLASS="MEMORY_CNTLR" MODTYPE="xps_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">XPS BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the PLBV46</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b/doc/xps_bram_if_cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x20050000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x2005ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="64">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_DWIDTH" TYPE="integer" VALUE="64">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_NUM_MASTERS" TYPE="integer" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_MID_WIDTH" TYPE="integer" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="integer" VALUE="1">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="integer" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="160000000" DEF_SIGNAME="clk_160MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_160MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_primary_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_primary_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_primary_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_primary_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_primary_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_primary_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_primary_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_primary_PLB_masterID" VECFORMULA="[0:C_SPLB_MID_WIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_primary_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_primary_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_primary_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="7" SIGNAME="plb_primary_PLB_BE" VECFORMULA="[0:(C_SPLB_DWIDTH/8)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_primary_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_primary_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_primary_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_primary_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="63" SIGNAME="plb_primary_PLB_wrDBus" VECFORMULA="[0:C_SPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_primary_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_primary_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_primary_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_primary_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_primary_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_primary_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_primary_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_primary_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_primary_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_primary_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_primary_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_primary_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_primary_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_primary_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="63" SIGNAME="plb_primary_Sl_rdDBus" VECFORMULA="[0:C_SPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_primary_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_primary_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_primary_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_primary_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_primary_Sl_MBusy" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_primary_Sl_MWrErr" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_primary_Sl_MRdErr" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_primary_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_primary_Sl_MIRQ" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_primary" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="packet_buffers_PORTA_BRAM_Rst" DIR="O" MPD_INDEX="42" NAME="BRAM_Rst" SIGNAME="packet_buffers_PORTA_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_packet_buffers" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="packet_buffers_PORTA_BRAM_Clk" DIR="O" MPD_INDEX="43" NAME="BRAM_Clk" SIGNAME="packet_buffers_PORTA_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_packet_buffers" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="packet_buffers_PORTA_BRAM_EN" DIR="O" MPD_INDEX="44" NAME="BRAM_EN" SIGNAME="packet_buffers_PORTA_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_packet_buffers" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="packet_buffers_PORTA_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="45" MSB="0" NAME="BRAM_WEN" RIGHT="7" SIGNAME="packet_buffers_PORTA_BRAM_WEN" VECFORMULA="[0:(C_SPLB_NATIVE_DWIDTH/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_packet_buffers" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="packet_buffers_PORTA_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="BRAM_Addr" RIGHT="31" SIGNAME="packet_buffers_PORTA_BRAM_Addr" VECFORMULA="[0:C_SPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_packet_buffers" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="packet_buffers_PORTA_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="47" MSB="0" NAME="BRAM_Din" RIGHT="63" SIGNAME="packet_buffers_PORTA_BRAM_Din" VECFORMULA="[0:C_SPLB_NATIVE_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_packet_buffers" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="packet_buffers_PORTA_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="48" MSB="0" NAME="BRAM_Dout" RIGHT="63" SIGNAME="packet_buffers_PORTA_BRAM_Dout" VECFORMULA="[0:C_SPLB_NATIVE_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_block_packet_buffers" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_primary" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="packet_buffers_PORTA" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_EN"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WEN"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Din"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Dout"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="537198592" BASENAME="C_BASEADDR" BASEVALUE="0x20050000" HIGHDECIMAL="537264127" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2005ffff" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="bram_block_packet_buffers" IPTYPE="PERIPHERAL" MHS_INDEX="43" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x10000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="64">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="8">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTB" CLKFREQUENCY="40000000" DEF_SIGNAME="BRAM_Clk" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="clk_40MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="BRAM_EN" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="net_vcc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_vcc"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="packet_buffers_PORTA_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="packet_buffers_PORTA_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_2" PORT="BRAM_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="160000000" DEF_SIGNAME="packet_buffers_PORTA_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="packet_buffers_PORTA_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_2" PORT="BRAM_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="packet_buffers_PORTA_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="packet_buffers_PORTA_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_2" PORT="BRAM_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="packet_buffers_PORTA_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="7" SIGNAME="packet_buffers_PORTA_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_2" PORT="BRAM_WEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="packet_buffers_PORTA_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="packet_buffers_PORTA_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_2" PORT="BRAM_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="packet_buffers_PORTA_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="63" SIGNAME="packet_buffers_PORTA_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_2" PORT="BRAM_Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="packet_buffers_PORTA_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="63" SIGNAME="packet_buffers_PORTA_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="xps_bram_if_cntlr_2" PORT="BRAM_Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="packet_buffers_PORTB_BRAM_Rst" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="packet_buffers_PORTB_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="bram_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="packet_buffers_PORTB_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="7" SIGNAME="packet_buffers_PORTB_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="bram_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="packet_buffers_PORTB_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="packet_buffers_PORTB_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="bram_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="packet_buffers_PORTB_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="63" SIGNAME="packet_buffers_PORTB_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="bram_datain"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="packet_buffers_PORTB_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="63" SIGNAME="packet_buffers_PORTB_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTB]" INSTANCE="ofdm_txrx_mimo_plbw_0" PORT="bram_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="packet_buffers_PORTB" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="packet_buffers_PORTA" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="debugOutputs" IPTYPE="PERIPHERAL" MHS_INDEX="44" MODCLASS="PERIPHERAL" MODTYPE="xps_gpio">
      <DESCRIPTION TYPE="SHORT">XPS General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the PLBV46 bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="S:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/doc/xps_gpio.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="4" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x81400000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="5" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8140ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="9" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex6">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="10" NAME="C_ALL_INPUTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_ALL_INPUTS_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="12" NAME="C_GPIO_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>GPIO Data Channel Width</DESCRIPTION>
          <DESCRIPTION>GPIO Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_GPIO2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>GPIO2 Data Channel Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_INTERRUPT_PRESENT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>GPIO Supports Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_DOUT_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_TRI_DEFAULT" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 1 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="17" NAME="C_IS_DUAL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_DOUT_DEFAULT_2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 2 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_TRI_DEFAULT_2" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 2 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="0" MPD_INDEX="44" MSB="0" NAME="GPIO_IO_O" RIGHT="3" SIGNAME="debug_GPIO_out" VECFORMULA="[0:(C_GPIO_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="debug_GPIO_out_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="80000000" DEF_SIGNAME="clk_80MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_80MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_generator_ProcBusSamp_Clocks" PORT="CLKOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_secondary_80MHz_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_secondary_80MHz_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_secondary_80MHz_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_secondary_80MHz_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_secondary_80MHz_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_secondary_80MHz_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_secondary_80MHz_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_masterID" DIR="I" MPD_INDEX="8" NAME="PLB_masterID" SIGNAME="plb_secondary_80MHz_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_secondary_80MHz_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_secondary_80MHz_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_secondary_80MHz_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="3" SIGNAME="plb_secondary_80MHz_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_secondary_80MHz_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_secondary_80MHz_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_secondary_80MHz_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_secondary_80MHz_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="31" SIGNAME="plb_secondary_80MHz_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_secondary_80MHz_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_secondary_80MHz_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_secondary_80MHz_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_secondary_80MHz_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_secondary_80MHz_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_secondary_80MHz_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_secondary_80MHz_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_secondary_80MHz_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_secondary_80MHz_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_secondary_80MHz_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_secondary_80MHz_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_secondary_80MHz_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_secondary_80MHz_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_secondary_80MHz_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_secondary_80MHz_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="31" SIGNAME="plb_secondary_80MHz_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_secondary_80MHz_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_secondary_80MHz_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_secondary_80MHz_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_secondary_80MHz_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_MBusy" DIR="O" MPD_INDEX="38" NAME="Sl_MBusy" SIGNAME="plb_secondary_80MHz_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_MWrErr" DIR="O" MPD_INDEX="39" NAME="Sl_MWrErr" SIGNAME="plb_secondary_80MHz_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_MRdErr" DIR="O" MPD_INDEX="40" NAME="Sl_MRdErr" SIGNAME="plb_secondary_80MHz_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_secondary_80MHz_Sl_MIRQ" DIR="O" MPD_INDEX="41" NAME="Sl_MIRQ" SIGNAME="plb_secondary_80MHz_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb_secondary_80MHz" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="42" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="3" MPD_INDEX="43" MSB="0" NAME="GPIO_IO_I" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="3" MPD_INDEX="45" MSB="0" NAME="GPIO_IO_T" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="GPIO2_IO_I" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="47" MSB="0" NAME="GPIO2_IO_O" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="48" MSB="0" NAME="GPIO2_IO_T" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_THREE_STATE="TRUE" LEFT="0" LSB="3" MPD_INDEX="49" MSB="0" NAME="GPIO_IO" RIGHT="3" SIGNAME="__NOC__" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[0:(C_GPIO_WIDTH-1)]">
          <DESCRIPTION>GPIO1 Data IO</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="GPIO2_IO" RIGHT="31" SIGNAME="__NOC__" TRI_I="GPIO2_IO_I" TRI_O="GPIO2_IO_O" TRI_T="GPIO2_IO_T" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]">
          <DESCRIPTION>GPIO2 Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_secondary_80MHz" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_O"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_T"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO2_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO2_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2168455168" BASENAME="C_BASEADDR" BASEVALUE="0x81400000" HIGHDECIMAL="2168520703" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8140ffff" MEMTYPE="REGISTER" MINSIZE="0x200" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
  </MODULES>

</EDKSYSTEM>