// Generated by HSAILTestGen (version 3.1) with the following options: -package=single -iset=amd:gcn -model=small -profile=full
module &module:1:0:$full:$small:$default;
extension "amd:gcn";

function &TestFunc()()
{

@aux_label_0:
	ret;
};
indirect function &TestIndirFunc()()
{

@aux_label_1:
	ret;
};

kernel &TestKernel()
{

@aux_label_2:
	ret;
};
signature &TestSignature()();
global_s32 &GlobalVar[16];
group_s32 &GroupVar[16];
private_s32 &PrivateVar[16];
readonly_s32 &ReadonlyVar[16];
global_sig32 &GlobalSig32[8];
readonly_sig32 &ReadonlySig32[8];
fbarrier &Fbarrier;

kernel &Test()
{
	spill_s32 %SpillVar[16];
	// 
	// Next sample
	// 
	amd_gcn_madu	$d0, $s0, $s0, $d0;
	// 
	amd_gcn_madu	$d0, -1, $s0, $d0;
	amd_gcn_madu	$d0, WAVESIZE, $s0, $d0;
	amd_gcn_madu	$d0, $s0, -1, $d0;
	amd_gcn_madu	$d0, $s0, WAVESIZE, $d0;
	amd_gcn_madu	$d0, $s0, $s0, -1;
	amd_gcn_madu	$d0, $s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_mads	$d0, $s0, $s0, $d0;
	// 
	amd_gcn_mads	$d0, -1, $s0, $d0;
	amd_gcn_mads	$d0, WAVESIZE, $s0, $d0;
	amd_gcn_mads	$d0, $s0, -1, $d0;
	amd_gcn_mads	$d0, $s0, WAVESIZE, $d0;
	amd_gcn_mads	$d0, $s0, $s0, -1;
	amd_gcn_mads	$d0, $s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_min_u32	$s0, $s0, $s0;
	// 
	amd_gcn_min_u32	$s0, -1, $s0;
	amd_gcn_min_u32	$s0, WAVESIZE, $s0;
	amd_gcn_min_u32	$s0, $s0, -1;
	amd_gcn_min_u32	$s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_min_s32	$s0, $s0, $s0;
	// 
	amd_gcn_min_s32	$s0, -1, $s0;
	amd_gcn_min_s32	$s0, WAVESIZE, $s0;
	amd_gcn_min_s32	$s0, $s0, -1;
	amd_gcn_min_s32	$s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_min_f16	$s0, $s0, $s0;
	// 
	amd_gcn_min_f16	$s0, 0Hffff, $s0;
	amd_gcn_min_f16	$s0, $s0, 0Hffff;
	// 
	// Next sample
	// 
	amd_gcn_min_f32	$s0, $s0, $s0;
	// 
	amd_gcn_min_f32	$s0, 0Fffffffff, $s0;
	amd_gcn_min_f32	$s0, $s0, 0Fffffffff;
	// 
	// Next sample
	// 
	amd_gcn_min_f64	$d0, $d0, $d0;
	// 
	amd_gcn_min_f64	$d0, 0Dffffffffffffffff, $d0;
	amd_gcn_min_f64	$d0, $d0, 0Dffffffffffffffff;
	// 
	// Next sample
	// 
	amd_gcn_max_u32	$s0, $s0, $s0;
	// 
	amd_gcn_max_u32	$s0, -1, $s0;
	amd_gcn_max_u32	$s0, WAVESIZE, $s0;
	amd_gcn_max_u32	$s0, $s0, -1;
	amd_gcn_max_u32	$s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_max_s32	$s0, $s0, $s0;
	// 
	amd_gcn_max_s32	$s0, -1, $s0;
	amd_gcn_max_s32	$s0, WAVESIZE, $s0;
	amd_gcn_max_s32	$s0, $s0, -1;
	amd_gcn_max_s32	$s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_max_f16	$s0, $s0, $s0;
	// 
	amd_gcn_max_f16	$s0, 0Hffff, $s0;
	amd_gcn_max_f16	$s0, $s0, 0Hffff;
	// 
	// Next sample
	// 
	amd_gcn_max_f32	$s0, $s0, $s0;
	// 
	amd_gcn_max_f32	$s0, 0Fffffffff, $s0;
	amd_gcn_max_f32	$s0, $s0, 0Fffffffff;
	// 
	// Next sample
	// 
	amd_gcn_max_f64	$d0, $d0, $d0;
	// 
	amd_gcn_max_f64	$d0, 0Dffffffffffffffff, $d0;
	amd_gcn_max_f64	$d0, $d0, 0Dffffffffffffffff;
	// 
	// Next sample
	// 
	amd_gcn_min3_u32	$s0, $s0, $s0, $s0;
	// 
	amd_gcn_min3_u32	$s0, -1, $s0, $s0;
	amd_gcn_min3_u32	$s0, WAVESIZE, $s0, $s0;
	amd_gcn_min3_u32	$s0, $s0, -1, $s0;
	amd_gcn_min3_u32	$s0, $s0, WAVESIZE, $s0;
	amd_gcn_min3_u32	$s0, $s0, $s0, -1;
	amd_gcn_min3_u32	$s0, $s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_min3_s32	$s0, $s0, $s0, $s0;
	// 
	amd_gcn_min3_s32	$s0, -1, $s0, $s0;
	amd_gcn_min3_s32	$s0, WAVESIZE, $s0, $s0;
	amd_gcn_min3_s32	$s0, $s0, -1, $s0;
	amd_gcn_min3_s32	$s0, $s0, WAVESIZE, $s0;
	amd_gcn_min3_s32	$s0, $s0, $s0, -1;
	amd_gcn_min3_s32	$s0, $s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_min3_f32	$s0, $s0, $s0, $s0;
	// 
	amd_gcn_min3_f32	$s0, 0Fffffffff, $s0, $s0;
	amd_gcn_min3_f32	$s0, $s0, 0Fffffffff, $s0;
	amd_gcn_min3_f32	$s0, $s0, $s0, 0Fffffffff;
	// 
	// Next sample
	// 
	amd_gcn_med3_u32	$s0, $s0, $s0, $s0;
	// 
	amd_gcn_med3_u32	$s0, -1, $s0, $s0;
	amd_gcn_med3_u32	$s0, WAVESIZE, $s0, $s0;
	amd_gcn_med3_u32	$s0, $s0, -1, $s0;
	amd_gcn_med3_u32	$s0, $s0, WAVESIZE, $s0;
	amd_gcn_med3_u32	$s0, $s0, $s0, -1;
	amd_gcn_med3_u32	$s0, $s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_med3_s32	$s0, $s0, $s0, $s0;
	// 
	amd_gcn_med3_s32	$s0, -1, $s0, $s0;
	amd_gcn_med3_s32	$s0, WAVESIZE, $s0, $s0;
	amd_gcn_med3_s32	$s0, $s0, -1, $s0;
	amd_gcn_med3_s32	$s0, $s0, WAVESIZE, $s0;
	amd_gcn_med3_s32	$s0, $s0, $s0, -1;
	amd_gcn_med3_s32	$s0, $s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_med3_f32	$s0, $s0, $s0, $s0;
	// 
	amd_gcn_med3_f32	$s0, 0Fffffffff, $s0, $s0;
	amd_gcn_med3_f32	$s0, $s0, 0Fffffffff, $s0;
	amd_gcn_med3_f32	$s0, $s0, $s0, 0Fffffffff;
	// 
	// Next sample
	// 
	amd_gcn_max3_u32	$s0, $s0, $s0, $s0;
	// 
	amd_gcn_max3_u32	$s0, -1, $s0, $s0;
	amd_gcn_max3_u32	$s0, WAVESIZE, $s0, $s0;
	amd_gcn_max3_u32	$s0, $s0, -1, $s0;
	amd_gcn_max3_u32	$s0, $s0, WAVESIZE, $s0;
	amd_gcn_max3_u32	$s0, $s0, $s0, -1;
	amd_gcn_max3_u32	$s0, $s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_max3_s32	$s0, $s0, $s0, $s0;
	// 
	amd_gcn_max3_s32	$s0, -1, $s0, $s0;
	amd_gcn_max3_s32	$s0, WAVESIZE, $s0, $s0;
	amd_gcn_max3_s32	$s0, $s0, -1, $s0;
	amd_gcn_max3_s32	$s0, $s0, WAVESIZE, $s0;
	amd_gcn_max3_s32	$s0, $s0, $s0, -1;
	amd_gcn_max3_s32	$s0, $s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_max3_f32	$s0, $s0, $s0, $s0;
	// 
	amd_gcn_max3_f32	$s0, 0Fffffffff, $s0, $s0;
	amd_gcn_max3_f32	$s0, $s0, 0Fffffffff, $s0;
	amd_gcn_max3_f32	$s0, $s0, $s0, 0Fffffffff;
	// 
	// Next sample
	// 
	amd_gcn_bfm_b32	$s0, $s0, $s0;
	// 
	amd_gcn_bfm_b32	$s0, -1, $s0;
	amd_gcn_bfm_b32	$s0, WAVESIZE, $s0;
	amd_gcn_bfm_b32	$s0, $s0, -1;
	amd_gcn_bfm_b32	$s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_divrelaxed_f32	$s0, $s0, $s0;
	// 
	amd_gcn_divrelaxed_f32	$s0, 0Fffffffff, $s0;
	amd_gcn_divrelaxed_f32	$s0, $s0, 0Fffffffff;
	amd_gcn_divrelaxed_ftz_f32	$s0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_gcn_divrelaxednarrow_f32	$s0, $s0, $s0;
	// 
	amd_gcn_divrelaxednarrow_f32	$s0, 0Fffffffff, $s0;
	amd_gcn_divrelaxednarrow_f32	$s0, $s0, 0Fffffffff;
	// 
	// Next sample
	// 
	amd_gcn_fldexp_f16	$s0, $s0, $s0;
	// 
	amd_gcn_fldexp_f16	$s0, 0Hffff, $s0;
	amd_gcn_fldexp_f16	$s0, $s0, -1;
	amd_gcn_fldexp_f16	$s0, $s0, WAVESIZE;
	amd_gcn_fldexp_ftz_f16	$s0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_gcn_fldexp_f32	$s0, $s0, $s0;
	// 
	amd_gcn_fldexp_f32	$s0, 0Fffffffff, $s0;
	amd_gcn_fldexp_f32	$s0, $s0, -1;
	amd_gcn_fldexp_f32	$s0, $s0, WAVESIZE;
	amd_gcn_fldexp_ftz_f32	$s0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_gcn_fldexp_f64	$d0, $d0, $s0;
	// 
	amd_gcn_fldexp_f64	$d0, 0Dffffffffffffffff, $s0;
	amd_gcn_fldexp_f64	$d0, $d0, -1;
	amd_gcn_fldexp_f64	$d0, $d0, WAVESIZE;
	amd_gcn_fldexp_ftz_f64	$d0, $d0, $s0;
	// 
	// Next sample
	// 
	amd_gcn_frexp_exp_f16	$s0, $s0;
	// 
	amd_gcn_frexp_exp_f16	$s0, 0Hffff;
	amd_gcn_frexp_exp_ftz_f16	$s0, $s0;
	// 
	// Next sample
	// 
	amd_gcn_frexp_exp_f32	$s0, $s0;
	// 
	amd_gcn_frexp_exp_f32	$s0, 0Fffffffff;
	amd_gcn_frexp_exp_ftz_f32	$s0, $s0;
	// 
	// Next sample
	// 
	amd_gcn_frexp_exp_f64	$s0, $d0;
	// 
	amd_gcn_frexp_exp_f64	$s0, 0Dffffffffffffffff;
	amd_gcn_frexp_exp_ftz_f64	$s0, $d0;
	// 
	// Next sample
	// 
	amd_gcn_frexp_mant_f16	$s0, $s0;
	// 
	amd_gcn_frexp_mant_f16	$s0, 0Hffff;
	amd_gcn_frexp_mant_ftz_f16	$s0, $s0;
	// 
	// Next sample
	// 
	amd_gcn_frexp_mant_f32	$s0, $s0;
	// 
	amd_gcn_frexp_mant_f32	$s0, 0Fffffffff;
	amd_gcn_frexp_mant_ftz_f32	$s0, $s0;
	// 
	// Next sample
	// 
	amd_gcn_frexp_mant_f64	$d0, $d0;
	// 
	amd_gcn_frexp_mant_f64	$d0, 0Dffffffffffffffff;
	amd_gcn_frexp_mant_ftz_f64	$d0, $d0;
	// 
	// Next sample
	// 
	amd_gcn_trig_preop_f64	$d0, $d0, $s0;
	// 
	amd_gcn_trig_preop_f64	$d0, 0Dffffffffffffffff, $s0;
	amd_gcn_trig_preop_f64	$d0, $d0, -1;
	amd_gcn_trig_preop_f64	$d0, $d0, WAVESIZE;
	amd_gcn_trig_preop_ftz_f64	$d0, $d0, $s0;
	// 
	// Next sample
	// 
	amd_gcn_region_alloc	-1;
	// 
	amd_gcn_region_alloc	WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_ld_region_u8	$s0, [$s0+2];
	// 
	amd_gcn_ld_v2_region_u8	($s0, $s1), [$s0+2];
	amd_gcn_ld_v3_region_u8	($s0, $s1, $s2), [$s0+2];
	amd_gcn_ld_v4_region_u8	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_ld_region_u8	$s0, [$s0+3];
	amd_gcn_ld_region_u8	$s0, [$s0+5];
	amd_gcn_ld_region_u8	$s0, [$s0+6];
	amd_gcn_ld_region_u8	$s0, [0];
	amd_gcn_ld_region_align(2)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_align(4)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_align(8)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_align(16)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_align(32)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_align(64)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_align(128)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_align(256)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(1)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(2)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(255)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(2)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(4)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(8)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(16)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(32)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(64)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(128)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(256)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(512)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(1024)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(2048)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(4096)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(8192)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(16384)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(32768)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(65536)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(131072)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(262144)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(524288)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(1048576)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(2097152)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(4194304)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(8388608)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(16777216)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(33554432)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(67108864)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(134217728)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(268435456)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(536870912)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(1073741824)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(2147483648)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(WAVESIZE)_u8	$s0, [$s0+2];
	amd_gcn_ld_region_width(all)_u8	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_ld_region_u16	$s0, [$s0+2];
	// 
	amd_gcn_ld_v2_region_u16	($s0, $s1), [$s0+2];
	amd_gcn_ld_v3_region_u16	($s0, $s1, $s2), [$s0+2];
	amd_gcn_ld_v4_region_u16	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_ld_region_u16	$s0, [$s0+3];
	amd_gcn_ld_region_u16	$s0, [$s0+5];
	amd_gcn_ld_region_u16	$s0, [$s0+6];
	amd_gcn_ld_region_u16	$s0, [0];
	amd_gcn_ld_region_align(2)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_align(4)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_align(8)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_align(16)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_align(32)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_align(64)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_align(128)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_align(256)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(1)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(2)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(255)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(2)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(4)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(8)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(16)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(32)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(64)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(128)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(256)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(512)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(1024)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(2048)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(4096)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(8192)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(16384)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(32768)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(65536)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(131072)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(262144)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(524288)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(1048576)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(2097152)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(4194304)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(8388608)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(16777216)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(33554432)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(67108864)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(134217728)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(268435456)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(536870912)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(1073741824)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(2147483648)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(WAVESIZE)_u16	$s0, [$s0+2];
	amd_gcn_ld_region_width(all)_u16	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_ld_region_u32	$s0, [$s0+2];
	// 
	amd_gcn_ld_v2_region_u32	($s0, $s1), [$s0+2];
	amd_gcn_ld_v3_region_u32	($s0, $s1, $s2), [$s0+2];
	amd_gcn_ld_v4_region_u32	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_ld_region_u32	$s0, [$s0+3];
	amd_gcn_ld_region_u32	$s0, [$s0+5];
	amd_gcn_ld_region_u32	$s0, [$s0+6];
	amd_gcn_ld_region_u32	$s0, [0];
	amd_gcn_ld_region_align(2)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_align(4)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_align(8)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_align(16)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_align(32)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_align(64)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_align(128)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_align(256)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(1)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(2)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(255)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(2)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(4)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(8)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(16)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(32)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(64)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(128)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(256)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(512)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(1024)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(2048)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(4096)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(8192)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(16384)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(32768)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(65536)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(131072)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(262144)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(524288)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(1048576)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(2097152)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(4194304)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(8388608)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(16777216)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(33554432)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(67108864)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(134217728)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(268435456)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(536870912)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(1073741824)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(2147483648)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(WAVESIZE)_u32	$s0, [$s0+2];
	amd_gcn_ld_region_width(all)_u32	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_ld_region_u64	$d0, [$s0+2];
	// 
	amd_gcn_ld_v2_region_u64	($d0, $d1), [$s0+2];
	amd_gcn_ld_v3_region_u64	($d0, $d1, $d2), [$s0+2];
	amd_gcn_ld_v4_region_u64	($d0, $d1, $d2, $d3), [$s0+2];
	amd_gcn_ld_region_u64	$d0, [$s0+3];
	amd_gcn_ld_region_u64	$d0, [$s0+5];
	amd_gcn_ld_region_u64	$d0, [$s0+6];
	amd_gcn_ld_region_u64	$d0, [0];
	amd_gcn_ld_region_align(2)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_align(4)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_align(8)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_align(16)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_align(32)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_align(64)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_align(128)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_align(256)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_equiv(1)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_equiv(2)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_equiv(255)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(2)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(4)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(8)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(16)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(32)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(64)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(128)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(256)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(512)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(1024)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(2048)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(4096)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(8192)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(16384)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(32768)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(65536)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(131072)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(262144)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(524288)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(1048576)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(2097152)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(4194304)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(8388608)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(16777216)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(33554432)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(67108864)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(134217728)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(268435456)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(536870912)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(1073741824)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(2147483648)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(WAVESIZE)_u64	$d0, [$s0+2];
	amd_gcn_ld_region_width(all)_u64	$d0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_ld_region_s8	$s0, [$s0+2];
	// 
	amd_gcn_ld_v2_region_s8	($s0, $s1), [$s0+2];
	amd_gcn_ld_v3_region_s8	($s0, $s1, $s2), [$s0+2];
	amd_gcn_ld_v4_region_s8	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_ld_region_s8	$s0, [$s0+3];
	amd_gcn_ld_region_s8	$s0, [$s0+5];
	amd_gcn_ld_region_s8	$s0, [$s0+6];
	amd_gcn_ld_region_s8	$s0, [0];
	amd_gcn_ld_region_align(2)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_align(4)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_align(8)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_align(16)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_align(32)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_align(64)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_align(128)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_align(256)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(1)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(2)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(255)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(2)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(4)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(8)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(16)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(32)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(64)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(128)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(256)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(512)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(1024)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(2048)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(4096)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(8192)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(16384)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(32768)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(65536)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(131072)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(262144)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(524288)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(1048576)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(2097152)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(4194304)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(8388608)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(16777216)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(33554432)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(67108864)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(134217728)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(268435456)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(536870912)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(1073741824)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(2147483648)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(WAVESIZE)_s8	$s0, [$s0+2];
	amd_gcn_ld_region_width(all)_s8	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_ld_region_s16	$s0, [$s0+2];
	// 
	amd_gcn_ld_v2_region_s16	($s0, $s1), [$s0+2];
	amd_gcn_ld_v3_region_s16	($s0, $s1, $s2), [$s0+2];
	amd_gcn_ld_v4_region_s16	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_ld_region_s16	$s0, [$s0+3];
	amd_gcn_ld_region_s16	$s0, [$s0+5];
	amd_gcn_ld_region_s16	$s0, [$s0+6];
	amd_gcn_ld_region_s16	$s0, [0];
	amd_gcn_ld_region_align(2)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_align(4)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_align(8)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_align(16)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_align(32)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_align(64)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_align(128)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_align(256)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(1)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(2)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(255)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(2)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(4)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(8)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(16)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(32)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(64)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(128)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(256)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(512)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(1024)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(2048)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(4096)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(8192)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(16384)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(32768)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(65536)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(131072)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(262144)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(524288)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(1048576)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(2097152)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(4194304)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(8388608)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(16777216)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(33554432)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(67108864)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(134217728)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(268435456)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(536870912)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(1073741824)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(2147483648)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(WAVESIZE)_s16	$s0, [$s0+2];
	amd_gcn_ld_region_width(all)_s16	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_ld_region_s32	$s0, [$s0+2];
	// 
	amd_gcn_ld_v2_region_s32	($s0, $s1), [$s0+2];
	amd_gcn_ld_v3_region_s32	($s0, $s1, $s2), [$s0+2];
	amd_gcn_ld_v4_region_s32	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_ld_region_s32	$s0, [$s0+3];
	amd_gcn_ld_region_s32	$s0, [$s0+5];
	amd_gcn_ld_region_s32	$s0, [$s0+6];
	amd_gcn_ld_region_s32	$s0, [0];
	amd_gcn_ld_region_align(2)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_align(4)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_align(8)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_align(16)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_align(32)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_align(64)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_align(128)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_align(256)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(1)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(2)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(255)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(2)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(4)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(8)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(16)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(32)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(64)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(128)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(256)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(512)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(1024)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(2048)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(4096)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(8192)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(16384)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(32768)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(65536)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(131072)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(262144)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(524288)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(1048576)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(2097152)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(4194304)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(8388608)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(16777216)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(33554432)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(67108864)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(134217728)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(268435456)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(536870912)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(1073741824)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(2147483648)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(WAVESIZE)_s32	$s0, [$s0+2];
	amd_gcn_ld_region_width(all)_s32	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_ld_region_s64	$d0, [$s0+2];
	// 
	amd_gcn_ld_v2_region_s64	($d0, $d1), [$s0+2];
	amd_gcn_ld_v3_region_s64	($d0, $d1, $d2), [$s0+2];
	amd_gcn_ld_v4_region_s64	($d0, $d1, $d2, $d3), [$s0+2];
	amd_gcn_ld_region_s64	$d0, [$s0+3];
	amd_gcn_ld_region_s64	$d0, [$s0+5];
	amd_gcn_ld_region_s64	$d0, [$s0+6];
	amd_gcn_ld_region_s64	$d0, [0];
	amd_gcn_ld_region_align(2)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_align(4)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_align(8)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_align(16)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_align(32)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_align(64)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_align(128)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_align(256)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_equiv(1)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_equiv(2)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_equiv(255)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(2)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(4)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(8)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(16)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(32)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(64)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(128)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(256)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(512)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(1024)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(2048)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(4096)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(8192)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(16384)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(32768)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(65536)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(131072)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(262144)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(524288)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(1048576)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(2097152)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(4194304)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(8388608)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(16777216)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(33554432)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(67108864)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(134217728)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(268435456)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(536870912)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(1073741824)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(2147483648)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(WAVESIZE)_s64	$d0, [$s0+2];
	amd_gcn_ld_region_width(all)_s64	$d0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_ld_region_f16	$s0, [$s0+2];
	// 
	amd_gcn_ld_v2_region_f16	($s0, $s1), [$s0+2];
	amd_gcn_ld_v3_region_f16	($s0, $s1, $s2), [$s0+2];
	amd_gcn_ld_v4_region_f16	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_ld_region_f16	$s0, [$s0+3];
	amd_gcn_ld_region_f16	$s0, [$s0+5];
	amd_gcn_ld_region_f16	$s0, [$s0+6];
	amd_gcn_ld_region_f16	$s0, [0];
	amd_gcn_ld_region_align(2)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_align(4)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_align(8)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_align(16)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_align(32)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_align(64)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_align(128)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_align(256)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(1)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(2)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(255)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(2)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(4)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(8)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(16)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(32)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(64)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(128)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(256)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(512)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(1024)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(2048)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(4096)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(8192)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(16384)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(32768)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(65536)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(131072)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(262144)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(524288)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(1048576)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(2097152)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(4194304)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(8388608)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(16777216)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(33554432)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(67108864)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(134217728)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(268435456)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(536870912)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(1073741824)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(2147483648)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(WAVESIZE)_f16	$s0, [$s0+2];
	amd_gcn_ld_region_width(all)_f16	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_ld_region_f32	$s0, [$s0+2];
	// 
	amd_gcn_ld_v2_region_f32	($s0, $s1), [$s0+2];
	amd_gcn_ld_v3_region_f32	($s0, $s1, $s2), [$s0+2];
	amd_gcn_ld_v4_region_f32	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_ld_region_f32	$s0, [$s0+3];
	amd_gcn_ld_region_f32	$s0, [$s0+5];
	amd_gcn_ld_region_f32	$s0, [$s0+6];
	amd_gcn_ld_region_f32	$s0, [0];
	amd_gcn_ld_region_align(2)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_align(4)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_align(8)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_align(16)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_align(32)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_align(64)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_align(128)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_align(256)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(1)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(2)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_equiv(255)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(2)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(4)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(8)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(16)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(32)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(64)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(128)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(256)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(512)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(1024)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(2048)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(4096)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(8192)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(16384)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(32768)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(65536)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(131072)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(262144)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(524288)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(1048576)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(2097152)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(4194304)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(8388608)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(16777216)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(33554432)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(67108864)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(134217728)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(268435456)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(536870912)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(1073741824)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(2147483648)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(WAVESIZE)_f32	$s0, [$s0+2];
	amd_gcn_ld_region_width(all)_f32	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_ld_region_f64	$d0, [$s0+2];
	// 
	amd_gcn_ld_v2_region_f64	($d0, $d1), [$s0+2];
	amd_gcn_ld_v3_region_f64	($d0, $d1, $d2), [$s0+2];
	amd_gcn_ld_v4_region_f64	($d0, $d1, $d2, $d3), [$s0+2];
	amd_gcn_ld_region_f64	$d0, [$s0+3];
	amd_gcn_ld_region_f64	$d0, [$s0+5];
	amd_gcn_ld_region_f64	$d0, [$s0+6];
	amd_gcn_ld_region_f64	$d0, [0];
	amd_gcn_ld_region_align(2)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_align(4)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_align(8)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_align(16)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_align(32)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_align(64)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_align(128)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_align(256)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_equiv(1)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_equiv(2)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_equiv(255)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(2)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(4)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(8)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(16)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(32)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(64)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(128)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(256)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(512)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(1024)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(2048)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(4096)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(8192)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(16384)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(32768)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(65536)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(131072)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(262144)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(524288)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(1048576)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(2097152)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(4194304)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(8388608)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(16777216)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(33554432)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(67108864)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(134217728)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(268435456)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(536870912)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(1073741824)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(2147483648)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(WAVESIZE)_f64	$d0, [$s0+2];
	amd_gcn_ld_region_width(all)_f64	$d0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_ld_region_b128	$q0, [$s0+2];
	// 
	amd_gcn_ld_v2_region_b128	($q0, $q1), [$s0+2];
	amd_gcn_ld_v3_region_b128	($q0, $q1, $q2), [$s0+2];
	amd_gcn_ld_v4_region_b128	($q0, $q1, $q2, $q3), [$s0+2];
	amd_gcn_ld_region_b128	$q0, [$s0+3];
	amd_gcn_ld_region_b128	$q0, [$s0+5];
	amd_gcn_ld_region_b128	$q0, [$s0+6];
	amd_gcn_ld_region_b128	$q0, [0];
	amd_gcn_ld_region_align(2)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_align(4)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_align(8)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_align(16)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_align(32)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_align(64)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_align(128)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_align(256)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_equiv(1)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_equiv(2)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_equiv(255)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(2)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(4)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(8)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(16)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(32)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(64)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(128)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(256)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(512)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(1024)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(2048)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(4096)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(8192)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(16384)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(32768)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(65536)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(131072)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(262144)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(524288)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(1048576)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(2097152)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(4194304)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(8388608)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(16777216)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(33554432)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(67108864)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(134217728)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(268435456)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(536870912)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(1073741824)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(2147483648)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(WAVESIZE)_b128	$q0, [$s0+2];
	amd_gcn_ld_region_width(all)_b128	$q0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_st_region_u8	$s0, [$s0+2];
	// 
	amd_gcn_st_v2_region_u8	($s0, $s0), [$s0+2];
	amd_gcn_st_v3_region_u8	($s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v4_region_u8	($s0, $s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_u8	(WAVESIZE, 255), [$s0+2];
	amd_gcn_st_v3_region_u8	(WAVESIZE, 255, 255), [$s0+2];
	amd_gcn_st_v4_region_u8	(WAVESIZE, 255, 255, 255), [$s0+2];
	amd_gcn_st_v2_region_u8	(0, $s0), [$s0+2];
	amd_gcn_st_v3_region_u8	(0, 255, $s0), [$s0+2];
	amd_gcn_st_v4_region_u8	(0, 255, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_u8	($s0, $s1), [$s0+2];
	amd_gcn_st_v3_region_u8	($s0, $s1, $s2), [$s0+2];
	amd_gcn_st_v4_region_u8	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_st_region_u8	1, [$s0+2];
	amd_gcn_st_region_u8	WAVESIZE, [$s0+2];
	amd_gcn_st_region_u8	$s0, [$s0+3];
	amd_gcn_st_region_u8	$s0, [$s0+5];
	amd_gcn_st_region_u8	$s0, [$s0+6];
	amd_gcn_st_region_u8	$s0, [0];
	amd_gcn_st_region_align(2)_u8	$s0, [$s0+2];
	amd_gcn_st_region_align(4)_u8	$s0, [$s0+2];
	amd_gcn_st_region_align(8)_u8	$s0, [$s0+2];
	amd_gcn_st_region_align(16)_u8	$s0, [$s0+2];
	amd_gcn_st_region_align(32)_u8	$s0, [$s0+2];
	amd_gcn_st_region_align(64)_u8	$s0, [$s0+2];
	amd_gcn_st_region_align(128)_u8	$s0, [$s0+2];
	amd_gcn_st_region_align(256)_u8	$s0, [$s0+2];
	amd_gcn_st_region_equiv(1)_u8	$s0, [$s0+2];
	amd_gcn_st_region_equiv(2)_u8	$s0, [$s0+2];
	amd_gcn_st_region_equiv(255)_u8	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_st_region_u16	$s0, [$s0+2];
	// 
	amd_gcn_st_v2_region_u16	($s0, $s0), [$s0+2];
	amd_gcn_st_v3_region_u16	($s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v4_region_u16	($s0, $s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_u16	(WAVESIZE, -1), [$s0+2];
	amd_gcn_st_v3_region_u16	(WAVESIZE, -1, -1), [$s0+2];
	amd_gcn_st_v4_region_u16	(WAVESIZE, -1, -1, -1), [$s0+2];
	amd_gcn_st_v2_region_u16	(0, $s0), [$s0+2];
	amd_gcn_st_v3_region_u16	(0, -1, $s0), [$s0+2];
	amd_gcn_st_v4_region_u16	(0, -1, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_u16	($s0, $s1), [$s0+2];
	amd_gcn_st_v3_region_u16	($s0, $s1, $s2), [$s0+2];
	amd_gcn_st_v4_region_u16	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_st_region_u16	-1, [$s0+2];
	amd_gcn_st_region_u16	WAVESIZE, [$s0+2];
	amd_gcn_st_region_u16	$s0, [$s0+3];
	amd_gcn_st_region_u16	$s0, [$s0+5];
	amd_gcn_st_region_u16	$s0, [$s0+6];
	amd_gcn_st_region_u16	$s0, [0];
	amd_gcn_st_region_align(2)_u16	$s0, [$s0+2];
	amd_gcn_st_region_align(4)_u16	$s0, [$s0+2];
	amd_gcn_st_region_align(8)_u16	$s0, [$s0+2];
	amd_gcn_st_region_align(16)_u16	$s0, [$s0+2];
	amd_gcn_st_region_align(32)_u16	$s0, [$s0+2];
	amd_gcn_st_region_align(64)_u16	$s0, [$s0+2];
	amd_gcn_st_region_align(128)_u16	$s0, [$s0+2];
	amd_gcn_st_region_align(256)_u16	$s0, [$s0+2];
	amd_gcn_st_region_equiv(1)_u16	$s0, [$s0+2];
	amd_gcn_st_region_equiv(2)_u16	$s0, [$s0+2];
	amd_gcn_st_region_equiv(255)_u16	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_st_region_u32	$s0, [$s0+2];
	// 
	amd_gcn_st_v2_region_u32	($s0, $s0), [$s0+2];
	amd_gcn_st_v3_region_u32	($s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v4_region_u32	($s0, $s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_u32	(WAVESIZE, -1), [$s0+2];
	amd_gcn_st_v3_region_u32	(WAVESIZE, -1, -1), [$s0+2];
	amd_gcn_st_v4_region_u32	(WAVESIZE, -1, -1, -1), [$s0+2];
	amd_gcn_st_v2_region_u32	(0, $s0), [$s0+2];
	amd_gcn_st_v3_region_u32	(0, -1, $s0), [$s0+2];
	amd_gcn_st_v4_region_u32	(0, -1, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_u32	($s0, $s1), [$s0+2];
	amd_gcn_st_v3_region_u32	($s0, $s1, $s2), [$s0+2];
	amd_gcn_st_v4_region_u32	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_st_region_u32	-1, [$s0+2];
	amd_gcn_st_region_u32	WAVESIZE, [$s0+2];
	amd_gcn_st_region_u32	$s0, [$s0+3];
	amd_gcn_st_region_u32	$s0, [$s0+5];
	amd_gcn_st_region_u32	$s0, [$s0+6];
	amd_gcn_st_region_u32	$s0, [0];
	amd_gcn_st_region_align(2)_u32	$s0, [$s0+2];
	amd_gcn_st_region_align(4)_u32	$s0, [$s0+2];
	amd_gcn_st_region_align(8)_u32	$s0, [$s0+2];
	amd_gcn_st_region_align(16)_u32	$s0, [$s0+2];
	amd_gcn_st_region_align(32)_u32	$s0, [$s0+2];
	amd_gcn_st_region_align(64)_u32	$s0, [$s0+2];
	amd_gcn_st_region_align(128)_u32	$s0, [$s0+2];
	amd_gcn_st_region_align(256)_u32	$s0, [$s0+2];
	amd_gcn_st_region_equiv(1)_u32	$s0, [$s0+2];
	amd_gcn_st_region_equiv(2)_u32	$s0, [$s0+2];
	amd_gcn_st_region_equiv(255)_u32	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_st_region_u64	$d0, [$s0+2];
	// 
	amd_gcn_st_v2_region_u64	($d0, $d0), [$s0+2];
	amd_gcn_st_v3_region_u64	($d0, $d0, $d0), [$s0+2];
	amd_gcn_st_v4_region_u64	($d0, $d0, $d0, $d0), [$s0+2];
	amd_gcn_st_v2_region_u64	(WAVESIZE, -1), [$s0+2];
	amd_gcn_st_v3_region_u64	(WAVESIZE, -1, -1), [$s0+2];
	amd_gcn_st_v4_region_u64	(WAVESIZE, -1, -1, -1), [$s0+2];
	amd_gcn_st_v2_region_u64	(0, $d0), [$s0+2];
	amd_gcn_st_v3_region_u64	(0, -1, $d0), [$s0+2];
	amd_gcn_st_v4_region_u64	(0, -1, $d0, $d0), [$s0+2];
	amd_gcn_st_v2_region_u64	($d0, $d1), [$s0+2];
	amd_gcn_st_v3_region_u64	($d0, $d1, $d2), [$s0+2];
	amd_gcn_st_v4_region_u64	($d0, $d1, $d2, $d3), [$s0+2];
	amd_gcn_st_region_u64	-1, [$s0+2];
	amd_gcn_st_region_u64	WAVESIZE, [$s0+2];
	amd_gcn_st_region_u64	$d0, [$s0+3];
	amd_gcn_st_region_u64	$d0, [$s0+5];
	amd_gcn_st_region_u64	$d0, [$s0+6];
	amd_gcn_st_region_u64	$d0, [0];
	amd_gcn_st_region_align(2)_u64	$d0, [$s0+2];
	amd_gcn_st_region_align(4)_u64	$d0, [$s0+2];
	amd_gcn_st_region_align(8)_u64	$d0, [$s0+2];
	amd_gcn_st_region_align(16)_u64	$d0, [$s0+2];
	amd_gcn_st_region_align(32)_u64	$d0, [$s0+2];
	amd_gcn_st_region_align(64)_u64	$d0, [$s0+2];
	amd_gcn_st_region_align(128)_u64	$d0, [$s0+2];
	amd_gcn_st_region_align(256)_u64	$d0, [$s0+2];
	amd_gcn_st_region_equiv(1)_u64	$d0, [$s0+2];
	amd_gcn_st_region_equiv(2)_u64	$d0, [$s0+2];
	amd_gcn_st_region_equiv(255)_u64	$d0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_st_region_s8	$s0, [$s0+2];
	// 
	amd_gcn_st_v2_region_s8	($s0, $s0), [$s0+2];
	amd_gcn_st_v3_region_s8	($s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v4_region_s8	($s0, $s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_s8	(WAVESIZE, -1), [$s0+2];
	amd_gcn_st_v3_region_s8	(WAVESIZE, -1, -1), [$s0+2];
	amd_gcn_st_v4_region_s8	(WAVESIZE, -1, -1, -1), [$s0+2];
	amd_gcn_st_v2_region_s8	(0, $s0), [$s0+2];
	amd_gcn_st_v3_region_s8	(0, -1, $s0), [$s0+2];
	amd_gcn_st_v4_region_s8	(0, -1, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_s8	($s0, $s1), [$s0+2];
	amd_gcn_st_v3_region_s8	($s0, $s1, $s2), [$s0+2];
	amd_gcn_st_v4_region_s8	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_st_region_s8	1, [$s0+2];
	amd_gcn_st_region_s8	WAVESIZE, [$s0+2];
	amd_gcn_st_region_s8	$s0, [$s0+3];
	amd_gcn_st_region_s8	$s0, [$s0+5];
	amd_gcn_st_region_s8	$s0, [$s0+6];
	amd_gcn_st_region_s8	$s0, [0];
	amd_gcn_st_region_align(2)_s8	$s0, [$s0+2];
	amd_gcn_st_region_align(4)_s8	$s0, [$s0+2];
	amd_gcn_st_region_align(8)_s8	$s0, [$s0+2];
	amd_gcn_st_region_align(16)_s8	$s0, [$s0+2];
	amd_gcn_st_region_align(32)_s8	$s0, [$s0+2];
	amd_gcn_st_region_align(64)_s8	$s0, [$s0+2];
	amd_gcn_st_region_align(128)_s8	$s0, [$s0+2];
	amd_gcn_st_region_align(256)_s8	$s0, [$s0+2];
	amd_gcn_st_region_equiv(1)_s8	$s0, [$s0+2];
	amd_gcn_st_region_equiv(2)_s8	$s0, [$s0+2];
	amd_gcn_st_region_equiv(255)_s8	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_st_region_s16	$s0, [$s0+2];
	// 
	amd_gcn_st_v2_region_s16	($s0, $s0), [$s0+2];
	amd_gcn_st_v3_region_s16	($s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v4_region_s16	($s0, $s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_s16	(WAVESIZE, -1), [$s0+2];
	amd_gcn_st_v3_region_s16	(WAVESIZE, -1, -1), [$s0+2];
	amd_gcn_st_v4_region_s16	(WAVESIZE, -1, -1, -1), [$s0+2];
	amd_gcn_st_v2_region_s16	(0, $s0), [$s0+2];
	amd_gcn_st_v3_region_s16	(0, -1, $s0), [$s0+2];
	amd_gcn_st_v4_region_s16	(0, -1, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_s16	($s0, $s1), [$s0+2];
	amd_gcn_st_v3_region_s16	($s0, $s1, $s2), [$s0+2];
	amd_gcn_st_v4_region_s16	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_st_region_s16	-1, [$s0+2];
	amd_gcn_st_region_s16	WAVESIZE, [$s0+2];
	amd_gcn_st_region_s16	$s0, [$s0+3];
	amd_gcn_st_region_s16	$s0, [$s0+5];
	amd_gcn_st_region_s16	$s0, [$s0+6];
	amd_gcn_st_region_s16	$s0, [0];
	amd_gcn_st_region_align(2)_s16	$s0, [$s0+2];
	amd_gcn_st_region_align(4)_s16	$s0, [$s0+2];
	amd_gcn_st_region_align(8)_s16	$s0, [$s0+2];
	amd_gcn_st_region_align(16)_s16	$s0, [$s0+2];
	amd_gcn_st_region_align(32)_s16	$s0, [$s0+2];
	amd_gcn_st_region_align(64)_s16	$s0, [$s0+2];
	amd_gcn_st_region_align(128)_s16	$s0, [$s0+2];
	amd_gcn_st_region_align(256)_s16	$s0, [$s0+2];
	amd_gcn_st_region_equiv(1)_s16	$s0, [$s0+2];
	amd_gcn_st_region_equiv(2)_s16	$s0, [$s0+2];
	amd_gcn_st_region_equiv(255)_s16	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_st_region_s32	$s0, [$s0+2];
	// 
	amd_gcn_st_v2_region_s32	($s0, $s0), [$s0+2];
	amd_gcn_st_v3_region_s32	($s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v4_region_s32	($s0, $s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_s32	(WAVESIZE, -1), [$s0+2];
	amd_gcn_st_v3_region_s32	(WAVESIZE, -1, -1), [$s0+2];
	amd_gcn_st_v4_region_s32	(WAVESIZE, -1, -1, -1), [$s0+2];
	amd_gcn_st_v2_region_s32	(0, $s0), [$s0+2];
	amd_gcn_st_v3_region_s32	(0, -1, $s0), [$s0+2];
	amd_gcn_st_v4_region_s32	(0, -1, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_s32	($s0, $s1), [$s0+2];
	amd_gcn_st_v3_region_s32	($s0, $s1, $s2), [$s0+2];
	amd_gcn_st_v4_region_s32	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_st_region_s32	-1, [$s0+2];
	amd_gcn_st_region_s32	WAVESIZE, [$s0+2];
	amd_gcn_st_region_s32	$s0, [$s0+3];
	amd_gcn_st_region_s32	$s0, [$s0+5];
	amd_gcn_st_region_s32	$s0, [$s0+6];
	amd_gcn_st_region_s32	$s0, [0];
	amd_gcn_st_region_align(2)_s32	$s0, [$s0+2];
	amd_gcn_st_region_align(4)_s32	$s0, [$s0+2];
	amd_gcn_st_region_align(8)_s32	$s0, [$s0+2];
	amd_gcn_st_region_align(16)_s32	$s0, [$s0+2];
	amd_gcn_st_region_align(32)_s32	$s0, [$s0+2];
	amd_gcn_st_region_align(64)_s32	$s0, [$s0+2];
	amd_gcn_st_region_align(128)_s32	$s0, [$s0+2];
	amd_gcn_st_region_align(256)_s32	$s0, [$s0+2];
	amd_gcn_st_region_equiv(1)_s32	$s0, [$s0+2];
	amd_gcn_st_region_equiv(2)_s32	$s0, [$s0+2];
	amd_gcn_st_region_equiv(255)_s32	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_st_region_s64	$d0, [$s0+2];
	// 
	amd_gcn_st_v2_region_s64	($d0, $d0), [$s0+2];
	amd_gcn_st_v3_region_s64	($d0, $d0, $d0), [$s0+2];
	amd_gcn_st_v4_region_s64	($d0, $d0, $d0, $d0), [$s0+2];
	amd_gcn_st_v2_region_s64	(WAVESIZE, -1), [$s0+2];
	amd_gcn_st_v3_region_s64	(WAVESIZE, -1, -1), [$s0+2];
	amd_gcn_st_v4_region_s64	(WAVESIZE, -1, -1, -1), [$s0+2];
	amd_gcn_st_v2_region_s64	(0, $d0), [$s0+2];
	amd_gcn_st_v3_region_s64	(0, -1, $d0), [$s0+2];
	amd_gcn_st_v4_region_s64	(0, -1, $d0, $d0), [$s0+2];
	amd_gcn_st_v2_region_s64	($d0, $d1), [$s0+2];
	amd_gcn_st_v3_region_s64	($d0, $d1, $d2), [$s0+2];
	amd_gcn_st_v4_region_s64	($d0, $d1, $d2, $d3), [$s0+2];
	amd_gcn_st_region_s64	-1, [$s0+2];
	amd_gcn_st_region_s64	WAVESIZE, [$s0+2];
	amd_gcn_st_region_s64	$d0, [$s0+3];
	amd_gcn_st_region_s64	$d0, [$s0+5];
	amd_gcn_st_region_s64	$d0, [$s0+6];
	amd_gcn_st_region_s64	$d0, [0];
	amd_gcn_st_region_align(2)_s64	$d0, [$s0+2];
	amd_gcn_st_region_align(4)_s64	$d0, [$s0+2];
	amd_gcn_st_region_align(8)_s64	$d0, [$s0+2];
	amd_gcn_st_region_align(16)_s64	$d0, [$s0+2];
	amd_gcn_st_region_align(32)_s64	$d0, [$s0+2];
	amd_gcn_st_region_align(64)_s64	$d0, [$s0+2];
	amd_gcn_st_region_align(128)_s64	$d0, [$s0+2];
	amd_gcn_st_region_align(256)_s64	$d0, [$s0+2];
	amd_gcn_st_region_equiv(1)_s64	$d0, [$s0+2];
	amd_gcn_st_region_equiv(2)_s64	$d0, [$s0+2];
	amd_gcn_st_region_equiv(255)_s64	$d0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_st_region_f16	$s0, [$s0+2];
	// 
	amd_gcn_st_v2_region_f16	($s0, $s0), [$s0+2];
	amd_gcn_st_v3_region_f16	($s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v4_region_f16	($s0, $s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_f16	(0H0000, $s0), [$s0+2];
	amd_gcn_st_v3_region_f16	(0H0000, 0Hffff, $s0), [$s0+2];
	amd_gcn_st_v4_region_f16	(0H0000, 0Hffff, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_f16	($s0, $s1), [$s0+2];
	amd_gcn_st_v3_region_f16	($s0, $s1, $s2), [$s0+2];
	amd_gcn_st_v4_region_f16	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_st_region_f16	0Hffff, [$s0+2];
	amd_gcn_st_region_f16	$s0, [$s0+3];
	amd_gcn_st_region_f16	$s0, [$s0+5];
	amd_gcn_st_region_f16	$s0, [$s0+6];
	amd_gcn_st_region_f16	$s0, [0];
	amd_gcn_st_region_align(2)_f16	$s0, [$s0+2];
	amd_gcn_st_region_align(4)_f16	$s0, [$s0+2];
	amd_gcn_st_region_align(8)_f16	$s0, [$s0+2];
	amd_gcn_st_region_align(16)_f16	$s0, [$s0+2];
	amd_gcn_st_region_align(32)_f16	$s0, [$s0+2];
	amd_gcn_st_region_align(64)_f16	$s0, [$s0+2];
	amd_gcn_st_region_align(128)_f16	$s0, [$s0+2];
	amd_gcn_st_region_align(256)_f16	$s0, [$s0+2];
	amd_gcn_st_region_equiv(1)_f16	$s0, [$s0+2];
	amd_gcn_st_region_equiv(2)_f16	$s0, [$s0+2];
	amd_gcn_st_region_equiv(255)_f16	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_st_region_f32	$s0, [$s0+2];
	// 
	amd_gcn_st_v2_region_f32	($s0, $s0), [$s0+2];
	amd_gcn_st_v3_region_f32	($s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v4_region_f32	($s0, $s0, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_f32	(0F00000000, $s0), [$s0+2];
	amd_gcn_st_v3_region_f32	(0F00000000, 0Fffffffff, $s0), [$s0+2];
	amd_gcn_st_v4_region_f32	(0F00000000, 0Fffffffff, $s0, $s0), [$s0+2];
	amd_gcn_st_v2_region_f32	($s0, $s1), [$s0+2];
	amd_gcn_st_v3_region_f32	($s0, $s1, $s2), [$s0+2];
	amd_gcn_st_v4_region_f32	($s0, $s1, $s2, $s3), [$s0+2];
	amd_gcn_st_region_f32	0Fffffffff, [$s0+2];
	amd_gcn_st_region_f32	$s0, [$s0+3];
	amd_gcn_st_region_f32	$s0, [$s0+5];
	amd_gcn_st_region_f32	$s0, [$s0+6];
	amd_gcn_st_region_f32	$s0, [0];
	amd_gcn_st_region_align(2)_f32	$s0, [$s0+2];
	amd_gcn_st_region_align(4)_f32	$s0, [$s0+2];
	amd_gcn_st_region_align(8)_f32	$s0, [$s0+2];
	amd_gcn_st_region_align(16)_f32	$s0, [$s0+2];
	amd_gcn_st_region_align(32)_f32	$s0, [$s0+2];
	amd_gcn_st_region_align(64)_f32	$s0, [$s0+2];
	amd_gcn_st_region_align(128)_f32	$s0, [$s0+2];
	amd_gcn_st_region_align(256)_f32	$s0, [$s0+2];
	amd_gcn_st_region_equiv(1)_f32	$s0, [$s0+2];
	amd_gcn_st_region_equiv(2)_f32	$s0, [$s0+2];
	amd_gcn_st_region_equiv(255)_f32	$s0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_st_region_f64	$d0, [$s0+2];
	// 
	amd_gcn_st_v2_region_f64	($d0, $d0), [$s0+2];
	amd_gcn_st_v3_region_f64	($d0, $d0, $d0), [$s0+2];
	amd_gcn_st_v4_region_f64	($d0, $d0, $d0, $d0), [$s0+2];
	amd_gcn_st_v2_region_f64	(0D0000000000000000, $d0), [$s0+2];
	amd_gcn_st_v3_region_f64	(0D0000000000000000, 0Dffffffffffffffff, $d0), [$s0+2];
	amd_gcn_st_v4_region_f64	(0D0000000000000000, 0Dffffffffffffffff, $d0, $d0), [$s0+2];
	amd_gcn_st_v2_region_f64	($d0, $d1), [$s0+2];
	amd_gcn_st_v3_region_f64	($d0, $d1, $d2), [$s0+2];
	amd_gcn_st_v4_region_f64	($d0, $d1, $d2, $d3), [$s0+2];
	amd_gcn_st_region_f64	0Dffffffffffffffff, [$s0+2];
	amd_gcn_st_region_f64	$d0, [$s0+3];
	amd_gcn_st_region_f64	$d0, [$s0+5];
	amd_gcn_st_region_f64	$d0, [$s0+6];
	amd_gcn_st_region_f64	$d0, [0];
	amd_gcn_st_region_align(2)_f64	$d0, [$s0+2];
	amd_gcn_st_region_align(4)_f64	$d0, [$s0+2];
	amd_gcn_st_region_align(8)_f64	$d0, [$s0+2];
	amd_gcn_st_region_align(16)_f64	$d0, [$s0+2];
	amd_gcn_st_region_align(32)_f64	$d0, [$s0+2];
	amd_gcn_st_region_align(64)_f64	$d0, [$s0+2];
	amd_gcn_st_region_align(128)_f64	$d0, [$s0+2];
	amd_gcn_st_region_align(256)_f64	$d0, [$s0+2];
	amd_gcn_st_region_equiv(1)_f64	$d0, [$s0+2];
	amd_gcn_st_region_equiv(2)_f64	$d0, [$s0+2];
	amd_gcn_st_region_equiv(255)_f64	$d0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_st_region_b128	$q0, [$s0+2];
	// 
	amd_gcn_st_v2_region_b128	($q0, $q0), [$s0+2];
	amd_gcn_st_v3_region_b128	($q0, $q0, $q0), [$s0+2];
	amd_gcn_st_v4_region_b128	($q0, $q0, $q0, $q0), [$s0+2];
	amd_gcn_st_v2_region_b128	(u8x16(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0), u8x16(0,0,0,0,0,0,0,0,255,255,255,255,255,255,255,255)), [$s0+2];
	amd_gcn_st_v3_region_b128	(u8x16(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0), u8x16(0,0,0,0,0,0,0,0,255,255,255,255,255,255,255,255), u8x16(0,0,0,0,0,0,0,0,255,255,255,255,255,255,255,255)), [$s0+2];
	amd_gcn_st_v4_region_b128	(u8x16(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0), u8x16(0,0,0,0,0,0,0,0,255,255,255,255,255,255,255,255), u8x16(0,0,0,0,0,0,0,0,255,255,255,255,255,255,255,255), u8x16(0,0,0,0,0,0,0,0,255,255,255,255,255,255,255,255)), [$s0+2];
	amd_gcn_st_v2_region_b128	(u8x16(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0), $q0), [$s0+2];
	amd_gcn_st_v3_region_b128	(u8x16(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0), u8x16(0,0,0,0,0,0,0,0,255,255,255,255,255,255,255,255), $q0), [$s0+2];
	amd_gcn_st_v4_region_b128	(u8x16(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0), u8x16(0,0,0,0,0,0,0,0,255,255,255,255,255,255,255,255), $q0, $q0), [$s0+2];
	amd_gcn_st_v2_region_b128	($q0, $q1), [$s0+2];
	amd_gcn_st_v3_region_b128	($q0, $q1, $q2), [$s0+2];
	amd_gcn_st_v4_region_b128	($q0, $q1, $q2, $q3), [$s0+2];
	amd_gcn_st_region_b128	u8x16(0,0,0,0,0,0,0,0,107,240,55,174,50,95,28,113), [$s0+2];
	amd_gcn_st_region_b128	$q0, [$s0+3];
	amd_gcn_st_region_b128	$q0, [$s0+5];
	amd_gcn_st_region_b128	$q0, [$s0+6];
	amd_gcn_st_region_b128	$q0, [0];
	amd_gcn_st_region_align(2)_b128	$q0, [$s0+2];
	amd_gcn_st_region_align(4)_b128	$q0, [$s0+2];
	amd_gcn_st_region_align(8)_b128	$q0, [$s0+2];
	amd_gcn_st_region_align(16)_b128	$q0, [$s0+2];
	amd_gcn_st_region_align(32)_b128	$q0, [$s0+2];
	amd_gcn_st_region_align(64)_b128	$q0, [$s0+2];
	amd_gcn_st_region_align(128)_b128	$q0, [$s0+2];
	amd_gcn_st_region_align(256)_b128	$q0, [$s0+2];
	amd_gcn_st_region_equiv(1)_b128	$q0, [$s0+2];
	amd_gcn_st_region_equiv(2)_b128	$q0, [$s0+2];
	amd_gcn_st_region_equiv(255)_b128	$q0, [$s0+2];
	// 
	// Next sample
	// 
	amd_gcn_atomic_add_group_rlx_wave_f32	$s0, [&GroupVar], $s0;
	// 
	amd_gcn_atomic_max_group_rlx_wave_f32	$s0, [&GroupVar], $s0;
	amd_gcn_atomic_min_group_rlx_wave_f32	$s0, [&GroupVar], $s0;
	amd_gcn_atomic_add_group_rlx_wave_f32	$s0, [$s0+2], $s0;
	amd_gcn_atomic_add_group_rlx_wave_f32	$s0, [$s0+3], $s0;
	amd_gcn_atomic_add_group_rlx_wave_f32	$s0, [$s0+5], $s0;
	amd_gcn_atomic_add_group_rlx_wave_f32	$s0, [$s0+6], $s0;
	amd_gcn_atomic_add_group_rlx_wave_f32	$s0, [0], $s0;
	amd_gcn_atomic_add_group_rlx_wave_f32	$s0, [&GroupVar], 0Fffffffff;
	amd_gcn_atomic_add_group_rlx_wave_equiv(1)_f32	$s0, [&GroupVar], $s0;
	amd_gcn_atomic_add_group_rlx_wave_equiv(2)_f32	$s0, [&GroupVar], $s0;
	amd_gcn_atomic_add_group_rlx_wave_equiv(255)_f32	$s0, [&GroupVar], $s0;
	amd_gcn_atomic_add_group_scacq_wave_f32	$s0, [&GroupVar], $s0;
	amd_gcn_atomic_add_group_screl_wave_f32	$s0, [&GroupVar], $s0;
	amd_gcn_atomic_add_group_scar_wave_f32	$s0, [&GroupVar], $s0;
	amd_gcn_atomic_add_group_rlx_wg_f32	$s0, [&GroupVar], $s0;
	// 
	// Next sample
	// 
	amd_gcn_atomic_max_group_rlx_wave_f64	$d0, [&GroupVar], $d0;
	// 
	amd_gcn_atomic_min_group_rlx_wave_f64	$d0, [&GroupVar], $d0;
	amd_gcn_atomic_max_group_rlx_wave_f64	$d0, [$s0+2], $d0;
	amd_gcn_atomic_max_group_rlx_wave_f64	$d0, [$s0+3], $d0;
	amd_gcn_atomic_max_group_rlx_wave_f64	$d0, [$s0+5], $d0;
	amd_gcn_atomic_max_group_rlx_wave_f64	$d0, [$s0+6], $d0;
	amd_gcn_atomic_max_group_rlx_wave_f64	$d0, [0], $d0;
	amd_gcn_atomic_max_group_rlx_wave_f64	$d0, [&GroupVar], 0Dffffffffffffffff;
	amd_gcn_atomic_max_group_rlx_wave_equiv(1)_f64	$d0, [&GroupVar], $d0;
	amd_gcn_atomic_max_group_rlx_wave_equiv(2)_f64	$d0, [&GroupVar], $d0;
	amd_gcn_atomic_max_group_rlx_wave_equiv(255)_f64	$d0, [&GroupVar], $d0;
	amd_gcn_atomic_max_group_scacq_wave_f64	$d0, [&GroupVar], $d0;
	amd_gcn_atomic_max_group_screl_wave_f64	$d0, [&GroupVar], $d0;
	amd_gcn_atomic_max_group_scar_wave_f64	$d0, [&GroupVar], $d0;
	amd_gcn_atomic_max_group_rlx_wg_f64	$d0, [&GroupVar], $d0;
	// 
	// Next sample
	// 
	amd_gcn_atomicNoRet_add_group_rlx_wave_f32	[&GroupVar], $s0;
	// 
	amd_gcn_atomicNoRet_max_group_rlx_wave_f32	[&GroupVar], $s0;
	amd_gcn_atomicNoRet_min_group_rlx_wave_f32	[&GroupVar], $s0;
	amd_gcn_atomicNoRet_add_group_rlx_wave_f32	[$s0+2], $s0;
	amd_gcn_atomicNoRet_add_group_rlx_wave_f32	[$s0+3], $s0;
	amd_gcn_atomicNoRet_add_group_rlx_wave_f32	[$s0+5], $s0;
	amd_gcn_atomicNoRet_add_group_rlx_wave_f32	[$s0+6], $s0;
	amd_gcn_atomicNoRet_add_group_rlx_wave_f32	[0], $s0;
	amd_gcn_atomicNoRet_add_group_rlx_wave_f32	[&GroupVar], 0Fffffffff;
	amd_gcn_atomicNoRet_add_group_rlx_wave_equiv(1)_f32	[&GroupVar], $s0;
	amd_gcn_atomicNoRet_add_group_rlx_wave_equiv(2)_f32	[&GroupVar], $s0;
	amd_gcn_atomicNoRet_add_group_rlx_wave_equiv(255)_f32	[&GroupVar], $s0;
	amd_gcn_atomicNoRet_add_group_scacq_wave_f32	[&GroupVar], $s0;
	amd_gcn_atomicNoRet_add_group_screl_wave_f32	[&GroupVar], $s0;
	amd_gcn_atomicNoRet_add_group_scar_wave_f32	[&GroupVar], $s0;
	amd_gcn_atomicNoRet_add_group_rlx_wg_f32	[&GroupVar], $s0;
	// 
	// Next sample
	// 
	amd_gcn_atomicNoRet_max_group_rlx_wave_f64	[&GroupVar], $d0;
	// 
	amd_gcn_atomicNoRet_min_group_rlx_wave_f64	[&GroupVar], $d0;
	amd_gcn_atomicNoRet_max_group_rlx_wave_f64	[$s0+2], $d0;
	amd_gcn_atomicNoRet_max_group_rlx_wave_f64	[$s0+3], $d0;
	amd_gcn_atomicNoRet_max_group_rlx_wave_f64	[$s0+5], $d0;
	amd_gcn_atomicNoRet_max_group_rlx_wave_f64	[$s0+6], $d0;
	amd_gcn_atomicNoRet_max_group_rlx_wave_f64	[0], $d0;
	amd_gcn_atomicNoRet_max_group_rlx_wave_f64	[&GroupVar], 0Dffffffffffffffff;
	amd_gcn_atomicNoRet_max_group_rlx_wave_equiv(1)_f64	[&GroupVar], $d0;
	amd_gcn_atomicNoRet_max_group_rlx_wave_equiv(2)_f64	[&GroupVar], $d0;
	amd_gcn_atomicNoRet_max_group_rlx_wave_equiv(255)_f64	[&GroupVar], $d0;
	amd_gcn_atomicNoRet_max_group_scacq_wave_f64	[&GroupVar], $d0;
	amd_gcn_atomicNoRet_max_group_screl_wave_f64	[&GroupVar], $d0;
	amd_gcn_atomicNoRet_max_group_scar_wave_f64	[&GroupVar], $d0;
	amd_gcn_atomicNoRet_max_group_rlx_wg_f64	[&GroupVar], $d0;
	// 
	// Next sample
	// 
	amd_gcn_atomic_append_u32	$s0, [$s0+2];
	// 
	amd_gcn_atomic_append_u32	$s0, [$s0+3];
	amd_gcn_atomic_append_u32	$s0, [$s0+5];
	amd_gcn_atomic_append_u32	$s0, [$s0+6];
	amd_gcn_atomic_append_u32	$s0, [0];
	// 
	// Next sample
	// 
	amd_gcn_atomic_consume_u32	$s0, [$s0+2];
	// 
	amd_gcn_atomic_consume_u32	$s0, [$s0+3];
	amd_gcn_atomic_consume_u32	$s0, [$s0+5];
	amd_gcn_atomic_consume_u32	$s0, [$s0+6];
	amd_gcn_atomic_consume_u32	$s0, [0];
	// 
	// Next sample
	// 
	amd_gcn_msad_b32	$s0, $s0, $s0, $s0;
	// 
	amd_gcn_msad_b32	$s0, -1, $s0, $s0;
	amd_gcn_msad_b32	$s0, WAVESIZE, $s0, $s0;
	amd_gcn_msad_b32	$s0, $s0, -1, $s0;
	amd_gcn_msad_b32	$s0, $s0, WAVESIZE, $s0;
	amd_gcn_msad_b32	$s0, $s0, $s0, -1;
	amd_gcn_msad_b32	$s0, $s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_sadw_b32	$s0, $s0, $s0, $s0;
	// 
	amd_gcn_sadw_b32	$s0, -1, $s0, $s0;
	amd_gcn_sadw_b32	$s0, WAVESIZE, $s0, $s0;
	amd_gcn_sadw_b32	$s0, $s0, -1, $s0;
	amd_gcn_sadw_b32	$s0, $s0, WAVESIZE, $s0;
	amd_gcn_sadw_b32	$s0, $s0, $s0, -1;
	amd_gcn_sadw_b32	$s0, $s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_sadd_b32	$s0, $s0, $s0, $s0;
	// 
	amd_gcn_sadd_b32	$s0, -1, $s0, $s0;
	amd_gcn_sadd_b32	$s0, WAVESIZE, $s0, $s0;
	amd_gcn_sadd_b32	$s0, $s0, -1, $s0;
	amd_gcn_sadd_b32	$s0, $s0, WAVESIZE, $s0;
	amd_gcn_sadd_b32	$s0, $s0, $s0, -1;
	amd_gcn_sadd_b32	$s0, $s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_qsad_b64	$d0, $d0, $s0, $d0;
	// 
	amd_gcn_qsad_b64	$d0, -1, $s0, $d0;
	amd_gcn_qsad_b64	$d0, WAVESIZE, $s0, $d0;
	amd_gcn_qsad_b64	$d0, $d0, -1, $d0;
	amd_gcn_qsad_b64	$d0, $d0, WAVESIZE, $d0;
	amd_gcn_qsad_b64	$d0, $d0, $s0, -1;
	amd_gcn_qsad_b64	$d0, $d0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_mqsad_b64	$d0, $d0, $s0, $d0;
	// 
	amd_gcn_mqsad_b64	$d0, -1, $s0, $d0;
	amd_gcn_mqsad_b64	$d0, WAVESIZE, $s0, $d0;
	amd_gcn_mqsad_b64	$d0, $d0, -1, $d0;
	amd_gcn_mqsad_b64	$d0, $d0, WAVESIZE, $d0;
	// 
	// Next sample
	// 
	amd_gcn_mqsad4	($s0, $s1, $s2, $s3), $d0, $s0, ($s0, $s0, $s0, $s0);
	// 
	amd_gcn_mqsad4	($s0, $s1, $s2, $s3), -1, $s0, ($s0, $s0, $s0, $s0);
	amd_gcn_mqsad4	($s0, $s1, $s2, $s3), WAVESIZE, $s0, ($s0, $s0, $s0, $s0);
	amd_gcn_mqsad4	($s0, $s1, $s2, $s3), $d0, -1, ($s0, $s0, $s0, $s0);
	amd_gcn_mqsad4	($s0, $s1, $s2, $s3), $d0, WAVESIZE, ($s0, $s0, $s0, $s0);
	amd_gcn_mqsad4	($s0, $s1, $s2, $s3), $d0, $s0, (WAVESIZE, -1, -1, -1);
	amd_gcn_mqsad4	($s0, $s1, $s2, $s3), $d0, $s0, (0, -1, $s0, $s0);
	amd_gcn_mqsad4	($s0, $s1, $s2, $s3), $d0, $s0, ($s0, $s1, $s2, $s3);
	// 
	// Next sample
	// 
	amd_gcn_sleep_u32	$s0;
	// 
	amd_gcn_sleep_u32	-1;
	amd_gcn_sleep_u32	WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_priority_u32	$s0;
	// 
	amd_gcn_priority_u32	-1;
	amd_gcn_priority_u32	WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_b4xchg_b32	$s0, $s0, -1;
	// 
	amd_gcn_b4xchg_b32	$s0, $s0, WAVESIZE;
	// 
	// Next sample
	// 
	amd_gcn_b32xchg_b32	$s0, $s0, -1;
	// 
	amd_gcn_b32xchg_b32	$s0, $s0, WAVESIZE;

@aux_label_3:
	ret;
};
